-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
-- Date        : Thu Apr 25 16:01:35 2024
-- Host        : WFXA4BB6DBB3E15 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/iqbal.ha/project_1/project_1.gen/sources_1/bd/AES_PowerMon/ip/AES_PowerMon_Power_Monitor_0_0/AES_PowerMon_Power_Monitor_0_0_sim_netlist.vhdl
-- Design      : AES_PowerMon_Power_Monitor_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_PowerMon_Power_Monitor_0_0_and_1 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    \out\ : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_PowerMon_Power_Monitor_0_0_and_1 : entity is "and_1";
  attribute dont_touch : string;
  attribute dont_touch of AES_PowerMon_Power_Monitor_0_0_and_1 : entity is "yes";
end AES_PowerMon_Power_Monitor_0_0_and_1;

architecture STRUCTURE of AES_PowerMon_Power_Monitor_0_0_and_1 is
begin
out_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a,
      I1 => b,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_and_1__1\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    \out\ : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_and_1__1\ : entity is "and_1";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_and_1__1\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_and_1__1\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_and_1__1\ is
begin
out_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a,
      I1 => b,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_and_1__2\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    \out\ : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_and_1__2\ : entity is "and_1";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_and_1__2\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_and_1__2\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_and_1__2\ is
begin
out_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a,
      I1 => b,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_and_1__3\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    \out\ : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_and_1__3\ : entity is "and_1";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_and_1__3\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_and_1__3\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_and_1__3\ is
begin
out_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a,
      I1 => b,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_and_1__4\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    \out\ : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_and_1__4\ : entity is "and_1";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_and_1__4\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_and_1__4\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_and_1__4\ is
begin
out_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a,
      I1 => b,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_and_1__5\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    \out\ : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_and_1__5\ : entity is "and_1";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_and_1__5\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_and_1__5\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_and_1__5\ is
begin
out_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a,
      I1 => b,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_and_1__6\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    \out\ : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_and_1__6\ : entity is "and_1";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_and_1__6\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_and_1__6\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_and_1__6\ is
begin
out_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a,
      I1 => b,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_and_1__7\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    \out\ : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_and_1__7\ : entity is "and_1";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_and_1__7\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_and_1__7\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_and_1__7\ is
begin
out_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a,
      I1 => b,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_and_1__8\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    \out\ : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_and_1__8\ : entity is "and_1";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_and_1__8\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_and_1__8\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_and_1__8\ is
begin
out_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a,
      I1 => b,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_and_1__9\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    \out\ : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_and_1__9\ : entity is "and_1";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_and_1__9\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_and_1__9\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_and_1__9\ is
begin
out_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a,
      I1 => b,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_PowerMon_Power_Monitor_0_0_calc_avg is
  port (
    \power_readings[9]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \power_readings[8]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \power_readings[7]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \power_readings[6]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \power_readings[5]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \power_readings[4]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \power_readings[3]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \power_readings[2]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \power_readings[1]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \power_readings[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    power_avg : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_PowerMon_Power_Monitor_0_0_calc_avg : entity is "calc_avg";
  attribute dont_touch : string;
  attribute dont_touch of AES_PowerMon_Power_Monitor_0_0_calc_avg : entity is "yes";
end AES_PowerMon_Power_Monitor_0_0_calc_avg;

architecture STRUCTURE of AES_PowerMon_Power_Monitor_0_0_calc_avg is
  signal power_avg_inferred_i_1000_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1001_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1002_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1003_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1004_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1005_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1006_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1007_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1008_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1009_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_100_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1010_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1011_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1012_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1013_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1014_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1015_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1016_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1017_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1018_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1019_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_101_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1020_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1021_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1022_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1023_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1024_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1025_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1026_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1027_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1028_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1029_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_102_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1030_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1031_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1032_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1033_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1034_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1035_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1036_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1037_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1038_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1039_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_103_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1040_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1041_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1042_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1043_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1044_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1045_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1046_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1047_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1048_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1049_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_104_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1050_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1051_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1052_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1053_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1054_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1055_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1056_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1057_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1058_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1059_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_105_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1060_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1061_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1062_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1063_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1064_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1065_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1066_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1067_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1068_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1069_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_106_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1070_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1071_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1072_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1073_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1074_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1075_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1076_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1077_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1078_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1079_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_107_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1080_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1081_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1082_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1083_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1084_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1085_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1086_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1087_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1088_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1089_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_108_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1090_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1091_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1092_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1093_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1094_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1095_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1096_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1097_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1098_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1099_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_109_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1100_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1101_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1102_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1103_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1104_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1105_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1106_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1107_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1108_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1109_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_110_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1110_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1111_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1112_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1113_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1114_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1115_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1116_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1117_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1118_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1119_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_111_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1120_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1121_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1122_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1123_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1124_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1125_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1126_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1127_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1128_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1129_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_112_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1130_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1131_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1132_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1133_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1134_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1135_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1136_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1137_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1138_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1139_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_113_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1140_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1141_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1142_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1143_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1144_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1145_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1146_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1147_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1148_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1149_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_114_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1150_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1151_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1151_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1151_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1151_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1151_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1151_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1151_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1151_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1152_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1153_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1154_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1155_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1156_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1157_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1158_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1159_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_115_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1160_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1161_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1162_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1163_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1164_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1165_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1166_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1167_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1168_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1169_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_116_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1170_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1171_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1172_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1173_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1174_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1175_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1176_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1177_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1178_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1179_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_117_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1180_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1181_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1182_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1183_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1183_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1183_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1183_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1184_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1185_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1186_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1187_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1188_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1189_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_118_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1190_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1191_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1192_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1192_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1192_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1192_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1192_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1192_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1192_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1192_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1193_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1193_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1193_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1193_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1193_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1193_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1193_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1193_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1194_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1194_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1194_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1194_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1194_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1194_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1194_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1194_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1195_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1196_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1197_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1198_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1199_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_119_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1200_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1201_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1202_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1203_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1204_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1205_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1206_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1207_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1208_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1209_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_120_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1210_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1211_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1212_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1213_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1214_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1215_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1216_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1217_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1218_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1219_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1219_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1219_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1219_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1219_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1219_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1219_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1219_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_121_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1220_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1220_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1220_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1220_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1220_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1220_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1220_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1220_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1221_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1221_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1221_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1221_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1221_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1221_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1221_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1221_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1222_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1222_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1222_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1222_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1222_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1222_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1222_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1222_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1223_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1223_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1223_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1223_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1223_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1223_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1223_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1224_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1224_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1224_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1224_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1224_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1224_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1224_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1224_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1225_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1225_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1225_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1225_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1225_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1225_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1225_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1225_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1226_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1226_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1226_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1226_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1226_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1226_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1226_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1226_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1227_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1228_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1229_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_122_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1230_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1231_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1232_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1233_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1234_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1235_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1236_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1237_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1238_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1239_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1239_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1239_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1239_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1239_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1239_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1239_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1239_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_123_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1240_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1241_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1242_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1243_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1244_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1245_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1246_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1247_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1248_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1249_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_124_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_124_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_124_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_124_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1250_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1251_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1252_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1253_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1254_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1255_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1256_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1257_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1258_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1259_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_125_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1260_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1261_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1262_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1263_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1264_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1265_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1266_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1267_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1267_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1268_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1268_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1268_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1268_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1268_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1268_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1269_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1269_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1269_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1269_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_126_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1270_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1271_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1272_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1273_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1274_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1275_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1276_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1277_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1278_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1278_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1278_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1278_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1278_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1278_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1278_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1278_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1279_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_127_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1280_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1281_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1282_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1283_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1283_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1283_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1283_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1283_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1283_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1283_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1283_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1284_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1285_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1286_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1287_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1288_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1289_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_128_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1290_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1291_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1292_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1292_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1292_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1292_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1292_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1292_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1292_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1292_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1293_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1293_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1293_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1293_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1293_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1293_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1293_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1293_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1294_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1294_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1294_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1294_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1294_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1294_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1294_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1294_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1295_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1296_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1297_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1298_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1299_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_129_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1300_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1301_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1302_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1303_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1304_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1305_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1306_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1307_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1308_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1309_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_130_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1310_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1311_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1312_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1313_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1314_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1315_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1315_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1315_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1315_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1315_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1315_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1315_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1315_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1316_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1316_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1316_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1316_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1316_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1316_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1316_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1316_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1317_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1317_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1317_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1317_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1317_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1317_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1317_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1317_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1318_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1319_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_131_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1320_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1321_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1322_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1323_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1324_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1325_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1326_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1327_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1328_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1329_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_132_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1330_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1331_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1332_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1333_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1334_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1335_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1336_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1337_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1338_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1339_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_133_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_133_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_133_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_133_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_133_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_133_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_133_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_133_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1340_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1341_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1341_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1341_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1341_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1341_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1341_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1341_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1341_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1342_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1343_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1343_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1343_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1343_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1343_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1343_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1343_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1343_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1344_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1345_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1346_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1347_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1348_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1349_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_134_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_134_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_134_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_134_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_134_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_134_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_134_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_134_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1350_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1351_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1352_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1353_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1354_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1355_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1356_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1357_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1358_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1359_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_135_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_135_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_135_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_135_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_135_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_135_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_135_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_135_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1360_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1361_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1361_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1361_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1361_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1361_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1361_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1361_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1361_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1362_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1362_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1362_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1362_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1362_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1362_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1362_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1362_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1363_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1363_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1363_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1363_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1363_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1363_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1363_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1363_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1364_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1364_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1364_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1364_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1364_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1364_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1364_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1364_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1365_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1365_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1365_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1365_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1365_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1365_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1365_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1365_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1366_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1367_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1368_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1369_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_136_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_136_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_136_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_136_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_136_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_136_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_136_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_136_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1370_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1370_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1370_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1370_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1371_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1372_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1373_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1374_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1375_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1376_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1377_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1378_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1379_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1379_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1379_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1379_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1379_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1379_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1379_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1379_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_137_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_137_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_137_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_137_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_137_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_137_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_137_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_137_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1380_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1380_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1380_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1380_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1380_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1380_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1380_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1380_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1381_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1381_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1381_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1381_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1381_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1381_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1381_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1381_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1382_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1383_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1384_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1385_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1386_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1387_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1388_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1389_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_138_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_138_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_138_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_138_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_138_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_138_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_138_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_138_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1390_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1390_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1390_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1390_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1390_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1390_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1390_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1390_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1391_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1392_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1393_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1394_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1395_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1396_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1397_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1398_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1399_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_139_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_139_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_139_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_139_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1400_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1401_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1402_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1403_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1403_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1403_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1403_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1403_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1403_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1403_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1403_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1404_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1404_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1404_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1404_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1404_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1404_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1404_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1404_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1405_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1405_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1405_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1405_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1405_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1405_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1405_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1405_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1406_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1406_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1406_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1406_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1406_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1407_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1407_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1407_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1407_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1407_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1407_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1407_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1407_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1408_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1408_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1408_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1408_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1408_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1408_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1408_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1408_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1409_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1409_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1409_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1409_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1409_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1409_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1409_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1409_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_140_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1410_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1411_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1412_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1413_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1414_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1415_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1416_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1417_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1418_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1419_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_141_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1420_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1421_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1422_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1422_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1422_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1422_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1422_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1422_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1422_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1422_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1423_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1424_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1425_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1426_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1427_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1428_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1429_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_142_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1430_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1431_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1432_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1433_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1434_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1435_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1436_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1437_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1438_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1439_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_143_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1440_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1441_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1442_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1443_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1444_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1445_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1446_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1447_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1448_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1449_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_144_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1450_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1450_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1450_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1450_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1450_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1450_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1450_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1450_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1451_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1452_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1453_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1454_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1455_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1456_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1456_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1456_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1456_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1457_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1458_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1459_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_145_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1460_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1461_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1462_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1463_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1464_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1465_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1465_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1465_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1465_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1465_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1465_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1465_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1465_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1466_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1467_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1468_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1469_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_146_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1470_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1470_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1470_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1470_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1470_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1470_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1470_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1470_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1471_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1472_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1473_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1474_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1475_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1476_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1477_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1478_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1479_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1479_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1479_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1479_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1479_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1479_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1479_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1479_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_147_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1480_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1480_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1480_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1480_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1480_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1480_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1480_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1480_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1481_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1481_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1481_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1481_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1481_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1481_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1481_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1481_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1482_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1483_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1484_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1485_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1486_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1487_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1488_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1489_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_148_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_148_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_148_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_148_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_148_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_148_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_148_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_148_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1490_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1491_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1492_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1493_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1494_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1495_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1496_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1497_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1498_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1499_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_149_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1500_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1501_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1502_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1502_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1502_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1502_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1502_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1502_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1502_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1502_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1503_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1503_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1503_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1503_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1503_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1503_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1503_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1503_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1504_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1504_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1504_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1504_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1504_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1504_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1504_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1504_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1505_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1506_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1507_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1508_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1509_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_150_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1510_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1511_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1512_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1513_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1514_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1515_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1516_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1517_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1518_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1519_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_151_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1520_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1521_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1522_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1523_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1524_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1524_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1524_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1524_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1524_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1524_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1524_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1524_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1525_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1526_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1527_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1528_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1529_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_152_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1530_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1531_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1532_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1533_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1534_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1535_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1536_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1537_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1538_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1539_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_153_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_153_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_153_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_153_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_153_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_153_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_153_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_153_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1540_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1541_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1542_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1543_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1544_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1545_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1546_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1547_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1548_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1549_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_154_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1550_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1551_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1552_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1553_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1554_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1555_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1556_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1557_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1558_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1559_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_155_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1560_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1561_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1562_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1563_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1564_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1565_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1565_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1565_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1565_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1566_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1567_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1568_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1569_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_156_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1570_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1571_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1572_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1573_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1574_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1574_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1574_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1574_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1574_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1574_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1574_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1574_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1575_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1575_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1575_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1575_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1575_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1575_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1575_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1575_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1576_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1576_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1576_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1576_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1576_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1576_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1576_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1576_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1577_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1578_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1579_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_157_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1580_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1581_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1582_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1583_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1584_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1585_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1585_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1585_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1585_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1585_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1585_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1585_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1585_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1586_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1587_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1588_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1589_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_158_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1590_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1591_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1592_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1593_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1594_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1595_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1596_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1597_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1598_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1598_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1598_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1598_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1598_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1598_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1598_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1598_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1599_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1599_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1599_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1599_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1599_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1599_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1599_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1599_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_159_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1600_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1600_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1600_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1600_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1600_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1600_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1600_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1600_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1601_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1602_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1603_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1604_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1605_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1605_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1605_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1605_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1605_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1605_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1605_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1605_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1606_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1606_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1606_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1606_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1606_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1606_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1606_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1607_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1607_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1607_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1607_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1607_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1607_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1607_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1607_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1608_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1608_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1608_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1608_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1608_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1608_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1608_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1608_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1609_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_160_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1610_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1611_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1612_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1613_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1614_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1615_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1616_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1617_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1618_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1619_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_161_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_161_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_161_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_161_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_161_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_161_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_161_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_161_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1620_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1621_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1622_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1623_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1624_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1625_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1626_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1627_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1628_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1629_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_162_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_162_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_162_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_162_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_162_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_162_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_162_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_162_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1630_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1631_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1632_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1633_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1634_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1635_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1636_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1637_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1638_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1639_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_163_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_163_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_163_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_163_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_163_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_163_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_163_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_163_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1640_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1641_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1642_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1643_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1644_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1644_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1644_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1644_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1644_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1644_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1644_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1644_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1645_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1646_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1647_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1648_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1649_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1649_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1649_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1649_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_164_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_164_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_164_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_164_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_164_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_164_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_164_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_164_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1650_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1651_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1652_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1653_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1654_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1655_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1656_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1657_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1658_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1658_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1658_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1658_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1658_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1658_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1658_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1658_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1659_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_165_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_165_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_165_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_165_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_165_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_165_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_165_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_165_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1660_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1661_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1662_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1663_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1664_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1665_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1666_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1667_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1668_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1669_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_166_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_166_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_166_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_166_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_166_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_166_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_166_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_166_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1670_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1671_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1671_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1671_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1671_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1671_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1671_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1671_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1671_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1672_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1672_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1672_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1672_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1672_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1672_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1672_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1672_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1673_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1673_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1673_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1673_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1673_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1673_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1673_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1673_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1674_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1675_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1676_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1677_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1678_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1679_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_167_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_167_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_167_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_167_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_167_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_167_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_167_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_167_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1680_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1681_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1682_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1683_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1684_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1685_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1686_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1687_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1688_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1689_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_168_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_168_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_168_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_168_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_168_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_168_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_168_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_168_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1690_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1691_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1692_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1693_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1694_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1694_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1694_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1694_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1694_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1694_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1694_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1694_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1695_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1695_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1695_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1695_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1695_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1695_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1695_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1695_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1696_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1696_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1696_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1696_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1696_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1696_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1696_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1696_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1697_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1698_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1699_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_169_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_169_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_169_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_169_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_169_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_169_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_169_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_169_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1700_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1701_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1702_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1703_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1704_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1705_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1706_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1707_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1708_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1709_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_170_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_170_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_170_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_170_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_170_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_170_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_170_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_170_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1710_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1711_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1712_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1713_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1713_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1713_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1713_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1713_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1713_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1713_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1713_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1714_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1715_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1716_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1717_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1718_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1718_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1718_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1718_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1719_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_171_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_171_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_171_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_171_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_171_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_171_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_171_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_171_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1720_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1721_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1722_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1723_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1724_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1725_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1726_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1727_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1727_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1727_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1727_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1727_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1727_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1727_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1727_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1728_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1728_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1728_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1728_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1728_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1728_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1728_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1728_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1729_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1729_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1729_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1729_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1729_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1729_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1729_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1729_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_172_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_172_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_172_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_172_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_172_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_172_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_172_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_172_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1730_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1731_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1732_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1733_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1734_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1735_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1736_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1737_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1738_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1738_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1738_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1738_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1738_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1738_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1738_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1738_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1739_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_173_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_173_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_173_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_173_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_173_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_173_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_173_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_173_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1740_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1741_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1742_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1743_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1744_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1745_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1746_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1747_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1748_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1749_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_174_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_174_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_174_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_174_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_174_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_174_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_174_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_174_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1750_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1751_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1751_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1751_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1751_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1751_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1751_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1751_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1751_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1752_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1752_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1752_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1752_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1752_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1752_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1752_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1752_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1753_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1753_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1753_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1753_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1753_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1753_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1753_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1753_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1754_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1755_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1756_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1757_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1758_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1758_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1758_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1758_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1758_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1758_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1758_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1758_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1759_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1759_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1759_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1759_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1759_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1759_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1759_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_175_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_175_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_175_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_175_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_175_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_175_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_175_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_175_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1760_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1760_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1760_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1760_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1760_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1760_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1760_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1760_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1761_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1762_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1763_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1764_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1765_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1766_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1767_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1768_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1769_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_176_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_176_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_176_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_176_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_176_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_176_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_176_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_176_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1770_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1771_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1772_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1773_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1774_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1775_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1776_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1777_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1778_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1779_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_177_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_177_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_177_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_177_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_177_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_177_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_177_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_177_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1780_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1781_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1782_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1783_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1784_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1785_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1786_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1787_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1788_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1789_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_178_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_178_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_178_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_178_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_178_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_178_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_178_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_178_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1790_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1791_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1792_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1792_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1792_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1792_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1793_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1794_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1795_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1796_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1797_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1798_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1799_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_179_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_179_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_179_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_179_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_179_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_179_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_179_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_179_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1800_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1801_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1801_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1801_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1801_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1801_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1801_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1801_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1801_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1802_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1803_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1804_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1805_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1806_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1807_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1808_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1809_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_180_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_180_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_180_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_180_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_180_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_180_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_180_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_180_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1810_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1811_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1812_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1813_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1814_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1815_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1816_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1817_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1818_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1819_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_181_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_181_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_181_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_181_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_181_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_181_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_181_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_181_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1820_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1821_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1822_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1823_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1824_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1825_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1826_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1826_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1826_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1826_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1826_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1826_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1826_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1826_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1827_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1827_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1827_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1827_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1827_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1827_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1827_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1827_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1828_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1828_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1828_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1828_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1828_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1828_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1828_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1828_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1829_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_182_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_182_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_182_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_182_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1830_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1831_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1832_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1833_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1834_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1835_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1836_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1837_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1838_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1839_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_183_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1840_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1841_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1842_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1843_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1844_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1845_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1846_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1847_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1848_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1849_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1849_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1849_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1849_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_184_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1850_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1851_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1852_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1853_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1854_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1855_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1856_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1857_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1858_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1858_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1858_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1858_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1858_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1858_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1858_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1858_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1859_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1859_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1859_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1859_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1859_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1859_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1859_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1859_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_185_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1860_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1860_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1860_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1860_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1860_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1860_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1860_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1861_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1862_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1863_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1864_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1865_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1866_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1867_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1868_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1869_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1869_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1869_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1869_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1869_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1869_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1869_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1869_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_186_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1870_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1871_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1872_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1873_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1874_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1875_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1876_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1877_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1878_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1879_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1879_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1879_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1879_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1879_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1879_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1879_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1879_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_187_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1880_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1880_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1880_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1880_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1880_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1880_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1880_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1880_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1881_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1881_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1881_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1881_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1881_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1881_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1881_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1881_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1882_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1883_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1884_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1885_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1886_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1886_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1886_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1886_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1886_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1886_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1886_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1886_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1887_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1888_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1889_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_188_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1890_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1891_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1892_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1893_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1894_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1895_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1896_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1897_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1898_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1899_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_189_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1900_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1901_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1902_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1903_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1904_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1905_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1906_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1907_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1908_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1909_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_190_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1910_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1911_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1912_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1913_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1913_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1913_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1913_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1914_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1915_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1916_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1917_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1918_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1919_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_191_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_191_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_191_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_191_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_191_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_191_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_191_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_191_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1920_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1921_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1922_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1922_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1922_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1922_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1922_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1922_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1922_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1922_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1923_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1924_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1925_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1926_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1927_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1928_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1929_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_192_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_192_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_192_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_192_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_192_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_192_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_192_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_192_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1930_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1931_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1932_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1933_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1934_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1935_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1936_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1937_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1938_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1939_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_193_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_193_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_193_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_193_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_193_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_193_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_193_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_193_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1940_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1941_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1942_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1943_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1943_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1943_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1943_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1944_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1945_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1946_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1947_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1948_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1949_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_194_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1950_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1951_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1952_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1952_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1952_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1952_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1952_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1952_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1952_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1952_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1953_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1953_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1953_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1953_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1953_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1953_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1953_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1953_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1954_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1955_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1956_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1957_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1958_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1959_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_195_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1960_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1961_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1962_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1962_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1962_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1962_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1962_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1962_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1962_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1962_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1963_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1964_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1965_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1966_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1967_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1968_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1969_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_196_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1970_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1970_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1970_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1970_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1970_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1970_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1970_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1970_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1971_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1971_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1971_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1971_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1971_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1971_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1971_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1971_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1972_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1972_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1972_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1972_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1972_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1972_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1972_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1972_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1973_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1974_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1975_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1976_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1977_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1977_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1977_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1977_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1977_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_1977_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_1977_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_1977_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_1978_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1979_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_197_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1980_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1981_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1982_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1983_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1984_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1985_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1986_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1987_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1988_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1989_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_198_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1990_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1991_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1992_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1993_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1994_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1994_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_1994_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_1994_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_1995_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1996_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1997_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1998_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_1999_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_199_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2000_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2001_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2002_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2003_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2003_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2003_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2003_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2003_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_2003_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_2003_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_2003_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_2004_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2005_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2006_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2007_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2008_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2008_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2008_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2008_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2009_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_200_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2010_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2011_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2012_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2013_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2014_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2015_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2016_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2017_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2017_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2017_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2017_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2017_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_2017_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_2017_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_2017_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_2018_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2018_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2018_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2018_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2018_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_2018_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_2018_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_2018_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_2019_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_201_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2020_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2021_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2022_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2023_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2024_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2025_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2026_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2027_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2027_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2027_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2027_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2027_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_2027_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_2027_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_2027_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_2028_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2029_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_202_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2030_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2031_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2032_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2032_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2032_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2032_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2032_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_2032_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_2032_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_2032_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_2033_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2033_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2033_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2033_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2033_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_2033_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_2033_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_2033_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_2034_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2034_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2034_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2034_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2034_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_2034_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_2034_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_2034_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_2035_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2036_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2037_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2038_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2039_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2039_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2039_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2039_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2039_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_2039_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_2039_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_2039_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_203_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2040_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2041_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2042_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2043_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2044_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2045_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2046_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2047_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2048_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2049_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_204_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2050_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2051_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2052_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2053_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2054_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2055_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2056_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2056_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2056_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2056_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2057_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2058_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2059_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_205_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2060_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2061_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2062_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2063_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2064_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2065_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2065_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2065_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2065_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2065_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_2065_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_2065_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_2065_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_2066_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2067_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2068_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2069_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_206_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2070_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2070_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2070_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2070_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2071_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2072_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2073_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2074_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2075_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2076_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2077_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2078_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2079_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2079_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2079_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2079_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2079_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_2079_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_2079_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_2079_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_207_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2080_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2080_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2080_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2080_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2080_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_2080_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_2080_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_2080_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_2081_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2082_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2083_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2084_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2085_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2086_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2087_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2088_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2089_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2089_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2089_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2089_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2089_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_2089_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_2089_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_2089_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_208_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2090_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2091_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2092_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2093_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2094_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2094_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2094_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2094_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2094_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_2094_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_2094_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_2095_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2095_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2095_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2095_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2095_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_2095_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_2095_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_2095_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_2096_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2096_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2096_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2096_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2096_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_2096_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_2096_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_2096_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_2097_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2098_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2099_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_209_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2100_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2101_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2101_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2101_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2101_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2101_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_2101_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_2101_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_2101_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_2102_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2103_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2104_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2105_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2106_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2107_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2108_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2109_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_210_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2110_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2111_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2112_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2113_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2114_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2115_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2116_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2117_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2118_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2118_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2118_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2118_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2119_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_211_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2120_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2121_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2122_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2123_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2124_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2125_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2126_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2127_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2127_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2127_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2127_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2127_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_2127_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_2127_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_2127_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_2128_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2129_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_212_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2130_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2131_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2132_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2133_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2134_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2135_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2136_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2137_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2138_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2139_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_213_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2140_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2140_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2140_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2140_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2140_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_2140_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_2140_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_2140_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_2141_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2141_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2141_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2141_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2141_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_2141_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_2141_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_2141_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_2142_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2142_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2142_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2142_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2142_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_2142_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_2142_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_2143_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2144_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2145_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2146_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2147_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2148_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2149_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_214_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2150_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2151_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2151_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2151_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2151_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2151_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_2151_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_2151_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_2151_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_2152_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2153_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2154_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2155_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2156_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2156_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2156_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2156_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2156_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_2156_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_2156_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_2156_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_2157_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2157_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2157_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2157_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2157_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_2157_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_2157_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_2157_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_2158_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2159_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_215_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2160_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2161_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2162_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2162_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2162_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2162_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2162_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_2162_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_2162_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_2162_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_2163_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2164_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2165_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2166_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2167_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2168_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2169_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_216_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2170_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2171_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2172_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2173_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2174_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2175_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2176_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2177_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2178_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2179_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_217_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2180_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2181_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2181_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2181_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2181_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2182_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2183_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2184_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2185_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2186_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2187_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2188_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2189_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_218_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2190_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2190_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2190_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2190_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2190_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_2190_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_2190_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_2190_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_2191_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2192_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2193_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2194_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2195_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2195_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2195_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2195_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2195_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_2195_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_2195_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_2196_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2196_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2196_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2196_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2196_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_2196_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_2196_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_2196_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_2197_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2198_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2199_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_219_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2200_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2201_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2201_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2201_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2201_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2201_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_2201_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_2201_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_2201_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_2202_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2203_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2204_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2205_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2206_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2207_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2208_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2209_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_220_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2210_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2211_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2212_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2212_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2212_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2212_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2212_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_2212_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_2212_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_2213_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2214_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2215_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2216_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2217_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2217_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2217_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2217_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2217_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_2217_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_2217_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_2217_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_2218_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2219_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_221_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2220_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2221_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2222_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2223_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2224_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2225_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2226_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2227_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2228_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2229_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_222_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2230_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2231_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2231_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2231_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2231_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2232_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2233_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2234_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2235_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2236_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2237_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2238_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2239_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_223_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2240_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2240_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2240_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2240_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2240_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_2240_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_2240_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_2240_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_2241_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2242_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2243_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2244_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2245_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2245_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2245_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2245_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2246_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2246_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2246_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2246_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2246_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_2246_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_2246_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_2246_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_2247_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2248_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2249_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_224_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2250_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2251_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2252_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2253_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2254_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2255_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2256_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2257_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2258_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2258_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2258_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2258_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2258_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_2258_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_2258_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_2258_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_2259_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_225_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2260_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2261_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2262_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2263_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2264_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2265_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2266_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2267_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2268_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2269_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_226_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2270_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2271_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2272_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2273_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2274_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2275_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2276_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2277_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2277_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2277_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2277_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2277_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_2277_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_2277_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_2277_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_2278_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2279_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_227_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2280_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2281_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2282_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2283_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2284_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2285_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2286_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2286_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_2286_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_2286_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_2286_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_2286_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_2286_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_2286_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_2287_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2288_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2289_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_228_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2290_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2291_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2292_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2293_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2294_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2295_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2296_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2297_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2298_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_2299_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_229_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_230_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_231_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_232_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_233_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_234_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_235_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_236_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_237_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_238_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_238_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_238_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_238_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_239_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_240_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_241_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_242_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_243_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_244_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_245_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_246_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_247_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_247_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_247_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_247_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_247_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_247_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_247_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_247_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_248_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_249_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_250_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_251_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_252_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_252_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_252_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_252_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_252_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_252_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_252_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_252_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_253_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_254_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_255_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_256_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_257_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_258_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_259_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_260_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_261_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_261_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_261_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_261_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_261_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_261_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_261_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_262_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_262_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_262_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_262_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_262_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_262_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_262_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_263_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_263_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_263_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_263_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_263_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_263_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_263_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_263_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_264_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_264_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_264_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_264_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_264_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_264_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_264_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_264_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_265_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_265_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_265_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_265_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_265_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_265_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_265_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_265_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_266_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_267_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_268_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_269_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_270_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_271_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_272_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_273_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_274_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_275_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_276_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_277_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_278_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_279_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_280_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_281_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_282_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_283_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_284_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_285_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_286_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_287_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_288_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_289_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_290_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_291_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_292_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_293_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_294_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_295_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_296_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_297_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_298_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_299_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_300_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_301_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_302_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_303_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_304_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_305_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_306_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_307_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_308_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_309_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_310_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_311_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_312_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_313_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_314_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_315_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_316_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_317_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_318_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_319_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_320_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_321_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_322_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_323_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_324_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_325_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_326_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_327_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_328_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_329_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_330_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_331_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_332_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_333_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_334_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_335_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_336_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_337_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_338_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_339_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_33_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_33_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_33_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_33_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_33_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_33_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_33_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_33_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_340_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_341_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_342_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_343_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_344_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_345_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_346_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_347_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_348_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_349_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_34_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_34_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_350_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_351_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_352_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_353_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_354_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_355_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_356_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_357_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_358_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_359_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_35_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_35_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_35_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_360_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_361_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_362_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_363_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_364_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_365_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_366_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_367_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_368_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_369_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_36_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_36_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_36_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_36_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_36_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_36_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_36_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_370_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_371_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_372_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_373_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_374_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_375_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_376_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_377_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_378_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_379_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_37_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_37_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_37_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_37_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_37_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_37_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_37_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_37_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_380_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_381_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_382_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_383_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_384_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_385_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_386_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_387_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_388_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_389_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_38_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_38_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_38_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_38_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_38_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_38_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_38_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_38_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_390_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_391_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_392_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_393_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_394_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_395_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_396_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_397_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_398_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_399_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_39_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_39_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_39_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_39_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_39_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_39_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_39_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_39_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_400_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_401_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_402_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_403_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_404_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_405_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_406_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_407_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_408_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_409_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_40_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_40_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_40_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_40_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_40_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_40_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_40_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_40_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_410_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_411_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_412_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_413_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_414_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_415_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_416_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_417_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_418_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_419_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_41_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_41_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_41_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_41_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_41_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_41_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_41_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_41_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_420_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_421_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_422_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_423_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_424_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_425_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_426_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_427_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_428_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_429_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_42_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_42_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_42_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_42_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_42_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_42_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_42_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_42_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_430_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_431_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_432_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_433_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_434_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_435_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_435_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_435_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_435_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_436_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_437_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_438_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_439_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_43_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_43_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_43_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_43_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_43_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_43_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_43_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_43_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_440_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_441_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_442_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_443_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_444_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_444_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_444_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_444_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_444_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_444_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_444_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_444_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_445_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_445_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_445_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_445_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_445_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_445_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_445_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_445_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_446_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_446_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_446_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_446_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_446_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_446_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_446_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_446_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_447_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_448_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_449_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_44_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_44_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_44_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_44_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_44_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_44_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_44_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_44_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_450_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_451_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_452_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_453_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_454_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_455_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_456_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_457_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_458_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_459_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_45_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_45_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_45_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_45_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_45_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_45_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_45_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_45_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_460_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_461_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_462_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_463_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_464_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_465_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_466_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_467_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_468_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_469_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_46_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_46_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_46_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_46_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_46_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_46_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_46_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_46_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_470_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_471_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_471_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_471_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_471_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_471_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_471_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_471_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_471_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_472_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_472_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_472_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_472_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_472_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_472_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_472_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_472_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_473_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_473_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_473_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_473_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_473_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_473_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_473_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_473_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_474_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_474_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_474_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_474_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_474_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_474_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_474_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_474_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_475_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_475_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_475_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_475_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_475_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_475_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_475_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_475_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_476_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_476_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_476_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_476_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_476_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_476_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_476_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_476_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_477_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_477_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_477_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_477_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_477_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_477_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_477_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_477_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_478_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_478_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_478_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_478_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_478_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_478_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_478_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_478_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_479_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_479_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_479_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_479_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_479_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_479_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_479_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_479_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_47_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_47_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_47_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_47_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_47_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_47_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_47_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_47_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_480_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_480_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_480_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_480_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_480_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_480_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_480_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_480_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_481_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_481_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_481_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_481_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_481_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_481_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_481_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_481_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_482_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_482_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_482_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_482_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_482_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_482_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_482_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_482_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_483_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_483_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_483_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_483_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_483_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_483_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_484_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_484_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_485_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_485_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_485_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_485_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_485_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_485_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_486_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_486_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_486_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_486_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_486_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_486_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_486_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_486_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_487_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_487_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_487_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_487_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_487_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_487_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_487_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_487_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_488_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_488_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_488_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_488_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_488_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_488_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_488_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_488_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_489_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_489_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_489_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_489_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_489_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_489_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_489_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_489_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_48_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_48_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_48_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_48_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_48_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_48_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_48_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_48_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_490_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_490_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_490_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_490_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_490_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_490_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_490_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_490_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_491_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_491_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_491_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_491_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_491_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_491_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_491_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_491_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_492_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_492_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_492_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_492_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_493_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_494_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_495_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_496_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_497_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_498_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_499_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_49_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_49_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_49_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_49_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_49_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_49_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_49_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_49_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_500_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_501_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_501_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_501_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_501_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_501_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_501_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_501_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_501_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_502_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_503_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_504_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_505_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_506_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_506_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_506_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_506_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_506_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_506_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_506_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_506_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_507_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_508_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_509_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_50_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_50_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_50_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_50_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_50_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_50_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_50_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_50_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_510_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_511_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_512_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_513_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_514_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_515_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_515_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_515_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_515_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_515_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_515_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_515_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_515_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_516_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_516_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_516_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_516_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_516_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_516_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_516_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_516_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_517_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_517_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_517_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_517_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_517_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_517_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_517_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_517_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_518_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_519_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_51_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_51_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_51_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_51_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_51_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_520_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_521_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_522_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_523_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_524_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_525_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_526_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_527_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_528_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_529_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_52_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_530_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_531_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_532_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_533_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_534_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_535_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_536_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_537_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_538_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_539_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_53_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_540_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_541_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_542_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_543_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_544_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_545_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_546_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_547_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_547_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_547_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_547_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_547_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_547_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_547_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_547_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_548_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_548_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_548_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_548_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_548_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_548_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_548_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_548_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_549_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_549_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_549_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_549_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_549_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_549_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_549_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_549_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_54_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_550_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_550_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_550_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_550_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_550_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_550_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_550_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_550_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_551_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_551_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_551_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_551_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_551_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_551_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_551_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_551_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_552_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_552_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_552_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_552_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_552_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_552_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_552_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_552_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_553_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_553_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_553_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_553_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_553_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_553_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_553_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_553_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_554_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_554_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_554_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_554_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_554_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_554_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_554_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_554_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_555_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_555_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_555_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_555_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_555_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_555_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_555_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_555_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_556_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_556_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_556_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_556_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_556_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_556_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_556_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_556_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_557_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_557_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_557_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_557_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_557_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_557_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_557_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_557_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_558_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_558_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_558_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_558_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_558_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_558_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_558_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_558_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_559_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_559_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_559_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_559_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_559_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_559_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_559_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_559_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_55_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_560_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_560_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_560_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_560_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_560_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_560_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_560_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_560_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_561_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_561_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_561_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_561_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_561_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_561_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_561_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_561_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_562_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_562_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_562_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_562_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_562_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_562_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_562_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_562_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_563_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_563_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_563_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_563_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_563_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_563_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_563_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_563_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_564_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_564_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_564_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_564_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_564_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_564_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_564_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_564_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_565_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_565_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_565_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_565_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_565_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_565_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_565_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_565_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_566_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_566_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_566_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_566_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_566_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_566_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_566_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_566_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_567_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_567_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_567_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_567_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_567_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_567_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_567_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_567_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_568_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_568_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_568_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_568_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_568_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_568_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_568_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_568_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_569_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_569_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_569_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_569_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_569_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_569_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_569_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_569_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_56_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_570_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_570_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_570_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_570_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_570_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_570_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_570_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_570_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_571_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_571_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_571_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_571_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_571_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_571_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_571_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_571_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_572_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_572_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_572_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_572_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_572_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_572_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_572_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_572_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_573_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_573_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_573_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_573_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_573_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_573_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_573_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_573_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_574_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_574_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_574_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_574_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_574_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_574_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_574_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_574_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_575_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_575_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_575_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_575_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_575_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_575_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_575_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_575_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_576_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_576_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_576_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_576_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_576_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_576_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_576_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_576_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_577_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_577_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_577_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_577_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_577_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_577_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_577_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_577_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_578_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_578_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_578_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_578_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_578_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_578_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_578_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_578_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_579_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_579_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_579_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_579_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_579_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_579_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_579_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_579_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_57_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_580_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_580_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_580_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_580_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_580_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_580_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_580_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_580_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_581_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_581_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_581_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_581_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_581_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_581_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_581_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_581_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_582_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_582_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_582_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_582_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_582_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_582_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_582_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_582_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_583_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_583_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_583_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_583_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_583_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_583_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_583_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_583_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_584_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_584_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_584_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_584_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_584_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_584_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_584_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_584_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_585_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_585_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_585_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_585_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_585_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_585_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_585_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_585_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_586_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_586_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_586_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_586_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_586_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_586_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_586_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_586_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_587_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_587_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_587_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_587_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_587_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_587_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_587_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_587_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_588_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_588_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_588_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_588_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_588_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_588_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_588_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_588_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_589_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_589_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_589_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_589_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_589_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_589_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_589_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_589_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_58_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_590_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_590_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_590_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_590_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_590_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_590_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_590_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_590_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_591_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_591_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_591_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_591_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_591_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_591_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_591_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_591_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_592_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_592_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_592_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_592_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_592_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_592_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_592_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_592_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_593_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_593_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_593_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_593_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_593_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_593_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_593_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_593_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_594_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_594_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_594_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_594_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_594_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_594_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_594_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_594_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_595_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_595_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_595_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_595_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_595_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_595_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_595_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_595_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_596_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_596_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_596_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_596_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_596_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_596_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_596_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_596_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_597_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_597_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_597_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_597_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_597_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_597_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_597_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_597_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_598_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_598_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_598_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_598_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_598_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_598_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_598_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_598_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_599_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_599_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_599_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_599_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_599_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_599_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_599_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_599_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_59_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_600_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_600_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_600_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_600_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_600_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_600_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_600_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_600_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_601_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_601_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_601_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_601_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_601_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_601_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_601_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_601_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_602_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_602_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_602_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_602_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_602_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_602_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_602_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_602_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_603_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_603_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_603_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_603_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_603_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_603_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_603_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_603_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_604_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_604_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_604_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_604_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_604_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_604_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_604_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_604_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_605_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_605_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_605_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_605_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_605_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_605_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_605_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_605_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_606_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_606_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_606_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_606_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_607_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_608_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_609_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_60_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_60_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_60_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_60_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_610_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_611_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_612_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_613_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_614_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_615_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_615_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_615_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_615_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_615_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_615_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_615_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_615_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_616_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_616_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_616_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_616_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_616_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_616_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_616_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_616_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_617_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_617_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_617_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_617_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_617_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_617_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_617_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_617_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_618_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_619_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_61_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_620_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_621_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_622_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_623_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_624_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_625_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_626_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_627_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_628_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_629_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_62_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_630_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_631_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_632_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_633_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_634_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_635_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_636_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_637_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_638_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_639_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_63_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_640_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_641_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_642_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_642_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_642_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_642_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_642_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_642_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_642_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_642_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_643_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_643_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_643_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_643_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_643_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_643_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_643_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_643_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_644_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_644_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_644_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_644_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_644_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_644_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_644_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_644_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_645_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_645_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_645_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_645_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_645_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_645_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_645_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_645_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_646_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_646_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_646_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_646_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_646_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_646_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_646_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_647_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_647_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_647_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_647_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_647_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_647_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_647_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_647_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_648_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_648_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_648_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_648_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_648_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_648_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_648_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_648_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_649_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_649_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_649_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_649_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_649_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_649_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_649_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_649_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_64_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_650_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_650_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_650_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_650_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_650_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_650_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_650_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_650_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_651_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_652_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_653_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_654_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_655_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_656_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_657_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_658_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_659_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_65_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_65_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_65_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_65_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_65_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_65_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_65_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_65_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_660_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_661_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_662_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_663_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_664_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_665_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_666_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_667_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_668_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_669_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_66_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_66_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_66_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_66_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_66_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_66_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_66_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_670_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_671_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_672_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_673_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_674_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_675_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_676_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_677_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_678_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_679_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_67_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_680_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_681_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_682_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_683_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_684_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_685_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_686_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_687_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_688_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_689_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_68_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_690_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_691_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_692_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_693_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_694_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_695_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_696_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_697_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_698_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_699_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_69_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_700_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_701_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_702_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_703_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_704_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_705_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_706_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_707_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_708_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_709_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_70_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_710_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_711_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_712_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_713_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_714_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_715_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_716_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_717_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_718_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_719_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_71_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_720_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_721_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_722_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_723_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_724_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_725_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_726_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_727_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_728_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_729_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_72_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_730_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_731_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_732_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_733_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_734_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_735_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_736_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_737_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_738_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_739_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_73_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_740_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_741_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_742_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_743_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_744_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_745_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_746_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_747_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_748_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_749_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_74_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_750_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_751_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_752_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_753_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_754_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_755_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_756_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_757_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_758_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_759_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_75_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_760_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_761_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_762_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_763_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_764_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_765_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_766_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_767_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_768_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_769_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_76_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_770_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_771_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_772_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_773_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_774_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_775_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_776_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_777_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_778_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_779_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_77_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_780_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_781_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_782_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_783_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_784_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_785_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_786_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_787_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_788_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_789_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_78_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_790_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_791_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_792_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_793_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_794_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_795_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_796_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_797_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_798_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_799_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_79_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_800_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_801_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_802_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_803_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_803_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_803_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_803_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_804_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_805_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_806_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_807_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_808_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_809_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_80_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_810_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_811_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_812_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_812_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_812_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_812_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_812_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_812_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_812_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_812_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_813_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_814_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_815_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_816_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_817_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_817_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_817_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_817_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_817_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_817_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_817_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_817_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_818_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_819_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_81_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_820_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_821_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_822_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_823_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_824_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_825_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_826_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_826_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_826_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_826_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_826_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_826_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_826_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_826_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_827_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_827_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_827_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_827_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_827_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_827_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_827_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_827_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_828_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_828_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_828_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_828_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_828_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_828_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_828_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_828_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_829_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_82_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_830_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_831_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_832_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_833_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_834_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_835_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_836_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_837_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_838_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_839_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_83_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_840_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_841_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_842_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_843_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_844_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_845_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_845_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_845_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_845_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_845_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_845_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_845_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_845_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_846_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_846_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_846_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_846_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_846_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_846_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_846_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_846_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_847_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_847_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_847_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_847_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_847_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_847_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_848_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_848_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_849_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_849_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_849_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_84_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_850_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_850_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_851_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_851_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_851_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_851_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_851_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_851_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_852_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_852_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_853_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_853_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_853_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_853_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_853_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_853_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_853_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_853_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_854_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_854_n_1 : STD_LOGIC;
  signal power_avg_inferred_i_854_n_2 : STD_LOGIC;
  signal power_avg_inferred_i_854_n_3 : STD_LOGIC;
  signal power_avg_inferred_i_854_n_4 : STD_LOGIC;
  signal power_avg_inferred_i_854_n_5 : STD_LOGIC;
  signal power_avg_inferred_i_854_n_6 : STD_LOGIC;
  signal power_avg_inferred_i_854_n_7 : STD_LOGIC;
  signal power_avg_inferred_i_855_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_856_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_857_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_858_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_859_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_85_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_860_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_861_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_862_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_863_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_864_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_865_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_866_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_867_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_868_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_869_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_86_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_870_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_871_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_872_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_873_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_874_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_875_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_876_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_877_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_878_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_879_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_87_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_880_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_881_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_882_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_883_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_884_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_885_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_886_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_887_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_888_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_889_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_88_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_890_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_891_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_892_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_893_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_894_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_895_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_896_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_897_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_898_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_899_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_89_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_900_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_901_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_902_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_903_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_904_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_905_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_906_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_907_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_908_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_909_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_90_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_910_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_911_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_912_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_913_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_914_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_915_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_916_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_917_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_918_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_919_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_91_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_920_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_921_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_922_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_923_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_924_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_925_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_926_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_927_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_928_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_929_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_92_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_930_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_931_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_932_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_933_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_934_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_935_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_936_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_937_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_938_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_939_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_93_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_940_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_941_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_942_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_943_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_944_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_945_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_946_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_947_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_948_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_949_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_94_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_950_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_951_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_952_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_953_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_954_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_955_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_956_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_957_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_958_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_959_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_95_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_960_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_961_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_962_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_963_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_964_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_965_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_966_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_967_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_968_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_969_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_96_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_970_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_971_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_972_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_973_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_974_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_975_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_976_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_977_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_978_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_979_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_97_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_980_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_981_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_982_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_983_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_984_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_985_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_986_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_987_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_988_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_989_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_98_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_990_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_991_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_992_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_993_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_994_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_995_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_996_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_997_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_998_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_999_n_0 : STD_LOGIC;
  signal power_avg_inferred_i_99_n_0 : STD_LOGIC;
  signal sum : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of sum : signal is std.standard.true;
  signal sum_inferred_i_100_n_0 : STD_LOGIC;
  signal sum_inferred_i_100_n_1 : STD_LOGIC;
  signal sum_inferred_i_100_n_2 : STD_LOGIC;
  signal sum_inferred_i_100_n_3 : STD_LOGIC;
  signal sum_inferred_i_100_n_4 : STD_LOGIC;
  signal sum_inferred_i_100_n_5 : STD_LOGIC;
  signal sum_inferred_i_100_n_6 : STD_LOGIC;
  signal sum_inferred_i_100_n_7 : STD_LOGIC;
  signal sum_inferred_i_101_n_0 : STD_LOGIC;
  signal sum_inferred_i_101_n_1 : STD_LOGIC;
  signal sum_inferred_i_101_n_2 : STD_LOGIC;
  signal sum_inferred_i_101_n_3 : STD_LOGIC;
  signal sum_inferred_i_101_n_4 : STD_LOGIC;
  signal sum_inferred_i_101_n_5 : STD_LOGIC;
  signal sum_inferred_i_101_n_6 : STD_LOGIC;
  signal sum_inferred_i_101_n_7 : STD_LOGIC;
  signal sum_inferred_i_102_n_0 : STD_LOGIC;
  signal sum_inferred_i_103_n_2 : STD_LOGIC;
  signal sum_inferred_i_103_n_7 : STD_LOGIC;
  signal sum_inferred_i_104_n_2 : STD_LOGIC;
  signal sum_inferred_i_104_n_7 : STD_LOGIC;
  signal sum_inferred_i_105_n_0 : STD_LOGIC;
  signal sum_inferred_i_105_n_1 : STD_LOGIC;
  signal sum_inferred_i_105_n_2 : STD_LOGIC;
  signal sum_inferred_i_105_n_3 : STD_LOGIC;
  signal sum_inferred_i_105_n_4 : STD_LOGIC;
  signal sum_inferred_i_105_n_5 : STD_LOGIC;
  signal sum_inferred_i_105_n_6 : STD_LOGIC;
  signal sum_inferred_i_105_n_7 : STD_LOGIC;
  signal sum_inferred_i_106_n_0 : STD_LOGIC;
  signal sum_inferred_i_106_n_1 : STD_LOGIC;
  signal sum_inferred_i_106_n_2 : STD_LOGIC;
  signal sum_inferred_i_106_n_3 : STD_LOGIC;
  signal sum_inferred_i_106_n_4 : STD_LOGIC;
  signal sum_inferred_i_106_n_5 : STD_LOGIC;
  signal sum_inferred_i_106_n_6 : STD_LOGIC;
  signal sum_inferred_i_106_n_7 : STD_LOGIC;
  signal sum_inferred_i_107_n_0 : STD_LOGIC;
  signal sum_inferred_i_107_n_1 : STD_LOGIC;
  signal sum_inferred_i_107_n_2 : STD_LOGIC;
  signal sum_inferred_i_107_n_3 : STD_LOGIC;
  signal sum_inferred_i_107_n_4 : STD_LOGIC;
  signal sum_inferred_i_107_n_5 : STD_LOGIC;
  signal sum_inferred_i_107_n_6 : STD_LOGIC;
  signal sum_inferred_i_107_n_7 : STD_LOGIC;
  signal sum_inferred_i_108_n_0 : STD_LOGIC;
  signal sum_inferred_i_108_n_1 : STD_LOGIC;
  signal sum_inferred_i_108_n_2 : STD_LOGIC;
  signal sum_inferred_i_108_n_3 : STD_LOGIC;
  signal sum_inferred_i_108_n_4 : STD_LOGIC;
  signal sum_inferred_i_108_n_5 : STD_LOGIC;
  signal sum_inferred_i_108_n_6 : STD_LOGIC;
  signal sum_inferred_i_108_n_7 : STD_LOGIC;
  signal sum_inferred_i_109_n_0 : STD_LOGIC;
  signal sum_inferred_i_109_n_1 : STD_LOGIC;
  signal sum_inferred_i_109_n_2 : STD_LOGIC;
  signal sum_inferred_i_109_n_3 : STD_LOGIC;
  signal sum_inferred_i_109_n_4 : STD_LOGIC;
  signal sum_inferred_i_109_n_5 : STD_LOGIC;
  signal sum_inferred_i_109_n_6 : STD_LOGIC;
  signal sum_inferred_i_109_n_7 : STD_LOGIC;
  signal sum_inferred_i_10_n_0 : STD_LOGIC;
  signal sum_inferred_i_10_n_1 : STD_LOGIC;
  signal sum_inferred_i_10_n_2 : STD_LOGIC;
  signal sum_inferred_i_10_n_3 : STD_LOGIC;
  signal sum_inferred_i_110_n_0 : STD_LOGIC;
  signal sum_inferred_i_110_n_1 : STD_LOGIC;
  signal sum_inferred_i_110_n_2 : STD_LOGIC;
  signal sum_inferred_i_110_n_3 : STD_LOGIC;
  signal sum_inferred_i_110_n_4 : STD_LOGIC;
  signal sum_inferred_i_110_n_5 : STD_LOGIC;
  signal sum_inferred_i_110_n_6 : STD_LOGIC;
  signal sum_inferred_i_110_n_7 : STD_LOGIC;
  signal sum_inferred_i_111_n_0 : STD_LOGIC;
  signal sum_inferred_i_111_n_1 : STD_LOGIC;
  signal sum_inferred_i_111_n_2 : STD_LOGIC;
  signal sum_inferred_i_111_n_3 : STD_LOGIC;
  signal sum_inferred_i_111_n_4 : STD_LOGIC;
  signal sum_inferred_i_111_n_5 : STD_LOGIC;
  signal sum_inferred_i_111_n_6 : STD_LOGIC;
  signal sum_inferred_i_111_n_7 : STD_LOGIC;
  signal sum_inferred_i_112_n_0 : STD_LOGIC;
  signal sum_inferred_i_112_n_1 : STD_LOGIC;
  signal sum_inferred_i_112_n_2 : STD_LOGIC;
  signal sum_inferred_i_112_n_3 : STD_LOGIC;
  signal sum_inferred_i_112_n_4 : STD_LOGIC;
  signal sum_inferred_i_112_n_5 : STD_LOGIC;
  signal sum_inferred_i_112_n_6 : STD_LOGIC;
  signal sum_inferred_i_112_n_7 : STD_LOGIC;
  signal sum_inferred_i_113_n_0 : STD_LOGIC;
  signal sum_inferred_i_113_n_1 : STD_LOGIC;
  signal sum_inferred_i_113_n_2 : STD_LOGIC;
  signal sum_inferred_i_113_n_3 : STD_LOGIC;
  signal sum_inferred_i_113_n_4 : STD_LOGIC;
  signal sum_inferred_i_113_n_5 : STD_LOGIC;
  signal sum_inferred_i_113_n_6 : STD_LOGIC;
  signal sum_inferred_i_113_n_7 : STD_LOGIC;
  signal sum_inferred_i_114_n_0 : STD_LOGIC;
  signal sum_inferred_i_114_n_1 : STD_LOGIC;
  signal sum_inferred_i_114_n_2 : STD_LOGIC;
  signal sum_inferred_i_114_n_3 : STD_LOGIC;
  signal sum_inferred_i_114_n_4 : STD_LOGIC;
  signal sum_inferred_i_114_n_5 : STD_LOGIC;
  signal sum_inferred_i_114_n_6 : STD_LOGIC;
  signal sum_inferred_i_114_n_7 : STD_LOGIC;
  signal sum_inferred_i_115_n_0 : STD_LOGIC;
  signal sum_inferred_i_115_n_1 : STD_LOGIC;
  signal sum_inferred_i_115_n_2 : STD_LOGIC;
  signal sum_inferred_i_115_n_3 : STD_LOGIC;
  signal sum_inferred_i_115_n_4 : STD_LOGIC;
  signal sum_inferred_i_115_n_5 : STD_LOGIC;
  signal sum_inferred_i_115_n_6 : STD_LOGIC;
  signal sum_inferred_i_115_n_7 : STD_LOGIC;
  signal sum_inferred_i_116_n_0 : STD_LOGIC;
  signal sum_inferred_i_116_n_1 : STD_LOGIC;
  signal sum_inferred_i_116_n_2 : STD_LOGIC;
  signal sum_inferred_i_116_n_3 : STD_LOGIC;
  signal sum_inferred_i_116_n_4 : STD_LOGIC;
  signal sum_inferred_i_116_n_5 : STD_LOGIC;
  signal sum_inferred_i_116_n_6 : STD_LOGIC;
  signal sum_inferred_i_116_n_7 : STD_LOGIC;
  signal sum_inferred_i_117_n_0 : STD_LOGIC;
  signal sum_inferred_i_117_n_1 : STD_LOGIC;
  signal sum_inferred_i_117_n_2 : STD_LOGIC;
  signal sum_inferred_i_117_n_3 : STD_LOGIC;
  signal sum_inferred_i_117_n_4 : STD_LOGIC;
  signal sum_inferred_i_117_n_5 : STD_LOGIC;
  signal sum_inferred_i_117_n_6 : STD_LOGIC;
  signal sum_inferred_i_117_n_7 : STD_LOGIC;
  signal sum_inferred_i_118_n_0 : STD_LOGIC;
  signal sum_inferred_i_118_n_1 : STD_LOGIC;
  signal sum_inferred_i_118_n_2 : STD_LOGIC;
  signal sum_inferred_i_118_n_3 : STD_LOGIC;
  signal sum_inferred_i_118_n_4 : STD_LOGIC;
  signal sum_inferred_i_118_n_5 : STD_LOGIC;
  signal sum_inferred_i_118_n_6 : STD_LOGIC;
  signal sum_inferred_i_118_n_7 : STD_LOGIC;
  signal sum_inferred_i_119_n_0 : STD_LOGIC;
  signal sum_inferred_i_119_n_1 : STD_LOGIC;
  signal sum_inferred_i_119_n_2 : STD_LOGIC;
  signal sum_inferred_i_119_n_3 : STD_LOGIC;
  signal sum_inferred_i_119_n_4 : STD_LOGIC;
  signal sum_inferred_i_119_n_5 : STD_LOGIC;
  signal sum_inferred_i_119_n_6 : STD_LOGIC;
  signal sum_inferred_i_119_n_7 : STD_LOGIC;
  signal sum_inferred_i_11_n_0 : STD_LOGIC;
  signal sum_inferred_i_11_n_1 : STD_LOGIC;
  signal sum_inferred_i_11_n_2 : STD_LOGIC;
  signal sum_inferred_i_11_n_3 : STD_LOGIC;
  signal sum_inferred_i_120_n_0 : STD_LOGIC;
  signal sum_inferred_i_120_n_1 : STD_LOGIC;
  signal sum_inferred_i_120_n_2 : STD_LOGIC;
  signal sum_inferred_i_120_n_3 : STD_LOGIC;
  signal sum_inferred_i_120_n_4 : STD_LOGIC;
  signal sum_inferred_i_120_n_5 : STD_LOGIC;
  signal sum_inferred_i_120_n_6 : STD_LOGIC;
  signal sum_inferred_i_120_n_7 : STD_LOGIC;
  signal sum_inferred_i_121_n_0 : STD_LOGIC;
  signal sum_inferred_i_121_n_1 : STD_LOGIC;
  signal sum_inferred_i_121_n_2 : STD_LOGIC;
  signal sum_inferred_i_121_n_3 : STD_LOGIC;
  signal sum_inferred_i_121_n_4 : STD_LOGIC;
  signal sum_inferred_i_121_n_5 : STD_LOGIC;
  signal sum_inferred_i_121_n_6 : STD_LOGIC;
  signal sum_inferred_i_121_n_7 : STD_LOGIC;
  signal sum_inferred_i_122_n_0 : STD_LOGIC;
  signal sum_inferred_i_122_n_1 : STD_LOGIC;
  signal sum_inferred_i_122_n_2 : STD_LOGIC;
  signal sum_inferred_i_122_n_3 : STD_LOGIC;
  signal sum_inferred_i_122_n_4 : STD_LOGIC;
  signal sum_inferred_i_122_n_5 : STD_LOGIC;
  signal sum_inferred_i_122_n_6 : STD_LOGIC;
  signal sum_inferred_i_122_n_7 : STD_LOGIC;
  signal sum_inferred_i_123_n_0 : STD_LOGIC;
  signal sum_inferred_i_123_n_1 : STD_LOGIC;
  signal sum_inferred_i_123_n_2 : STD_LOGIC;
  signal sum_inferred_i_123_n_3 : STD_LOGIC;
  signal sum_inferred_i_123_n_4 : STD_LOGIC;
  signal sum_inferred_i_123_n_5 : STD_LOGIC;
  signal sum_inferred_i_123_n_6 : STD_LOGIC;
  signal sum_inferred_i_123_n_7 : STD_LOGIC;
  signal sum_inferred_i_124_n_0 : STD_LOGIC;
  signal sum_inferred_i_124_n_1 : STD_LOGIC;
  signal sum_inferred_i_124_n_2 : STD_LOGIC;
  signal sum_inferred_i_124_n_3 : STD_LOGIC;
  signal sum_inferred_i_124_n_4 : STD_LOGIC;
  signal sum_inferred_i_124_n_5 : STD_LOGIC;
  signal sum_inferred_i_124_n_6 : STD_LOGIC;
  signal sum_inferred_i_124_n_7 : STD_LOGIC;
  signal sum_inferred_i_125_n_0 : STD_LOGIC;
  signal sum_inferred_i_125_n_1 : STD_LOGIC;
  signal sum_inferred_i_125_n_2 : STD_LOGIC;
  signal sum_inferred_i_125_n_3 : STD_LOGIC;
  signal sum_inferred_i_125_n_4 : STD_LOGIC;
  signal sum_inferred_i_125_n_5 : STD_LOGIC;
  signal sum_inferred_i_125_n_6 : STD_LOGIC;
  signal sum_inferred_i_125_n_7 : STD_LOGIC;
  signal sum_inferred_i_126_n_0 : STD_LOGIC;
  signal sum_inferred_i_126_n_1 : STD_LOGIC;
  signal sum_inferred_i_126_n_2 : STD_LOGIC;
  signal sum_inferred_i_126_n_3 : STD_LOGIC;
  signal sum_inferred_i_126_n_4 : STD_LOGIC;
  signal sum_inferred_i_126_n_5 : STD_LOGIC;
  signal sum_inferred_i_126_n_6 : STD_LOGIC;
  signal sum_inferred_i_126_n_7 : STD_LOGIC;
  signal sum_inferred_i_127_n_0 : STD_LOGIC;
  signal sum_inferred_i_127_n_1 : STD_LOGIC;
  signal sum_inferred_i_127_n_2 : STD_LOGIC;
  signal sum_inferred_i_127_n_3 : STD_LOGIC;
  signal sum_inferred_i_127_n_4 : STD_LOGIC;
  signal sum_inferred_i_127_n_5 : STD_LOGIC;
  signal sum_inferred_i_127_n_6 : STD_LOGIC;
  signal sum_inferred_i_127_n_7 : STD_LOGIC;
  signal sum_inferred_i_128_n_0 : STD_LOGIC;
  signal sum_inferred_i_129_n_0 : STD_LOGIC;
  signal sum_inferred_i_12_n_0 : STD_LOGIC;
  signal sum_inferred_i_12_n_1 : STD_LOGIC;
  signal sum_inferred_i_12_n_2 : STD_LOGIC;
  signal sum_inferred_i_12_n_3 : STD_LOGIC;
  signal sum_inferred_i_130_n_0 : STD_LOGIC;
  signal sum_inferred_i_131_n_0 : STD_LOGIC;
  signal sum_inferred_i_132_n_0 : STD_LOGIC;
  signal sum_inferred_i_133_n_0 : STD_LOGIC;
  signal sum_inferred_i_134_n_0 : STD_LOGIC;
  signal sum_inferred_i_135_n_0 : STD_LOGIC;
  signal sum_inferred_i_136_n_0 : STD_LOGIC;
  signal sum_inferred_i_136_n_1 : STD_LOGIC;
  signal sum_inferred_i_136_n_2 : STD_LOGIC;
  signal sum_inferred_i_136_n_3 : STD_LOGIC;
  signal sum_inferred_i_136_n_4 : STD_LOGIC;
  signal sum_inferred_i_136_n_5 : STD_LOGIC;
  signal sum_inferred_i_136_n_6 : STD_LOGIC;
  signal sum_inferred_i_136_n_7 : STD_LOGIC;
  signal sum_inferred_i_137_n_0 : STD_LOGIC;
  signal sum_inferred_i_138_n_0 : STD_LOGIC;
  signal sum_inferred_i_139_n_0 : STD_LOGIC;
  signal sum_inferred_i_13_n_0 : STD_LOGIC;
  signal sum_inferred_i_13_n_1 : STD_LOGIC;
  signal sum_inferred_i_13_n_2 : STD_LOGIC;
  signal sum_inferred_i_13_n_3 : STD_LOGIC;
  signal sum_inferred_i_140_n_0 : STD_LOGIC;
  signal sum_inferred_i_141_n_0 : STD_LOGIC;
  signal sum_inferred_i_142_n_0 : STD_LOGIC;
  signal sum_inferred_i_143_n_0 : STD_LOGIC;
  signal sum_inferred_i_144_n_0 : STD_LOGIC;
  signal sum_inferred_i_145_n_0 : STD_LOGIC;
  signal sum_inferred_i_146_n_0 : STD_LOGIC;
  signal sum_inferred_i_147_n_0 : STD_LOGIC;
  signal sum_inferred_i_148_n_0 : STD_LOGIC;
  signal sum_inferred_i_149_n_0 : STD_LOGIC;
  signal sum_inferred_i_14_n_0 : STD_LOGIC;
  signal sum_inferred_i_14_n_1 : STD_LOGIC;
  signal sum_inferred_i_14_n_2 : STD_LOGIC;
  signal sum_inferred_i_14_n_3 : STD_LOGIC;
  signal sum_inferred_i_150_n_0 : STD_LOGIC;
  signal sum_inferred_i_151_n_0 : STD_LOGIC;
  signal sum_inferred_i_152_n_0 : STD_LOGIC;
  signal sum_inferred_i_153_n_0 : STD_LOGIC;
  signal sum_inferred_i_154_n_0 : STD_LOGIC;
  signal sum_inferred_i_155_n_0 : STD_LOGIC;
  signal sum_inferred_i_156_n_0 : STD_LOGIC;
  signal sum_inferred_i_157_n_0 : STD_LOGIC;
  signal sum_inferred_i_158_n_0 : STD_LOGIC;
  signal sum_inferred_i_159_n_0 : STD_LOGIC;
  signal sum_inferred_i_15_n_0 : STD_LOGIC;
  signal sum_inferred_i_15_n_1 : STD_LOGIC;
  signal sum_inferred_i_15_n_2 : STD_LOGIC;
  signal sum_inferred_i_15_n_3 : STD_LOGIC;
  signal sum_inferred_i_160_n_0 : STD_LOGIC;
  signal sum_inferred_i_161_n_0 : STD_LOGIC;
  signal sum_inferred_i_162_n_0 : STD_LOGIC;
  signal sum_inferred_i_163_n_0 : STD_LOGIC;
  signal sum_inferred_i_164_n_0 : STD_LOGIC;
  signal sum_inferred_i_165_n_0 : STD_LOGIC;
  signal sum_inferred_i_166_n_0 : STD_LOGIC;
  signal sum_inferred_i_167_n_0 : STD_LOGIC;
  signal sum_inferred_i_168_n_0 : STD_LOGIC;
  signal sum_inferred_i_169_n_0 : STD_LOGIC;
  signal sum_inferred_i_16_n_0 : STD_LOGIC;
  signal sum_inferred_i_16_n_1 : STD_LOGIC;
  signal sum_inferred_i_16_n_2 : STD_LOGIC;
  signal sum_inferred_i_16_n_3 : STD_LOGIC;
  signal sum_inferred_i_170_n_0 : STD_LOGIC;
  signal sum_inferred_i_171_n_0 : STD_LOGIC;
  signal sum_inferred_i_172_n_0 : STD_LOGIC;
  signal sum_inferred_i_173_n_0 : STD_LOGIC;
  signal sum_inferred_i_174_n_0 : STD_LOGIC;
  signal sum_inferred_i_175_n_0 : STD_LOGIC;
  signal sum_inferred_i_176_n_0 : STD_LOGIC;
  signal sum_inferred_i_177_n_0 : STD_LOGIC;
  signal sum_inferred_i_178_n_0 : STD_LOGIC;
  signal sum_inferred_i_179_n_0 : STD_LOGIC;
  signal sum_inferred_i_17_n_1 : STD_LOGIC;
  signal sum_inferred_i_17_n_2 : STD_LOGIC;
  signal sum_inferred_i_17_n_3 : STD_LOGIC;
  signal sum_inferred_i_17_n_4 : STD_LOGIC;
  signal sum_inferred_i_17_n_5 : STD_LOGIC;
  signal sum_inferred_i_17_n_6 : STD_LOGIC;
  signal sum_inferred_i_17_n_7 : STD_LOGIC;
  signal sum_inferred_i_180_n_0 : STD_LOGIC;
  signal sum_inferred_i_181_n_0 : STD_LOGIC;
  signal sum_inferred_i_182_n_0 : STD_LOGIC;
  signal sum_inferred_i_183_n_0 : STD_LOGIC;
  signal sum_inferred_i_184_n_0 : STD_LOGIC;
  signal sum_inferred_i_185_n_0 : STD_LOGIC;
  signal sum_inferred_i_186_n_0 : STD_LOGIC;
  signal sum_inferred_i_187_n_0 : STD_LOGIC;
  signal sum_inferred_i_188_n_0 : STD_LOGIC;
  signal sum_inferred_i_189_n_0 : STD_LOGIC;
  signal sum_inferred_i_18_n_0 : STD_LOGIC;
  signal sum_inferred_i_18_n_1 : STD_LOGIC;
  signal sum_inferred_i_18_n_2 : STD_LOGIC;
  signal sum_inferred_i_18_n_3 : STD_LOGIC;
  signal sum_inferred_i_18_n_4 : STD_LOGIC;
  signal sum_inferred_i_18_n_5 : STD_LOGIC;
  signal sum_inferred_i_18_n_6 : STD_LOGIC;
  signal sum_inferred_i_18_n_7 : STD_LOGIC;
  signal sum_inferred_i_190_n_0 : STD_LOGIC;
  signal sum_inferred_i_191_n_0 : STD_LOGIC;
  signal sum_inferred_i_192_n_0 : STD_LOGIC;
  signal sum_inferred_i_193_n_0 : STD_LOGIC;
  signal sum_inferred_i_194_n_0 : STD_LOGIC;
  signal sum_inferred_i_195_n_0 : STD_LOGIC;
  signal sum_inferred_i_196_n_0 : STD_LOGIC;
  signal sum_inferred_i_197_n_0 : STD_LOGIC;
  signal sum_inferred_i_198_n_0 : STD_LOGIC;
  signal sum_inferred_i_199_n_0 : STD_LOGIC;
  signal sum_inferred_i_19_n_0 : STD_LOGIC;
  signal sum_inferred_i_19_n_1 : STD_LOGIC;
  signal sum_inferred_i_19_n_2 : STD_LOGIC;
  signal sum_inferred_i_19_n_3 : STD_LOGIC;
  signal sum_inferred_i_19_n_4 : STD_LOGIC;
  signal sum_inferred_i_19_n_5 : STD_LOGIC;
  signal sum_inferred_i_19_n_6 : STD_LOGIC;
  signal sum_inferred_i_19_n_7 : STD_LOGIC;
  signal sum_inferred_i_1_n_1 : STD_LOGIC;
  signal sum_inferred_i_1_n_2 : STD_LOGIC;
  signal sum_inferred_i_1_n_3 : STD_LOGIC;
  signal sum_inferred_i_200_n_0 : STD_LOGIC;
  signal sum_inferred_i_201_n_0 : STD_LOGIC;
  signal sum_inferred_i_202_n_0 : STD_LOGIC;
  signal sum_inferred_i_203_n_0 : STD_LOGIC;
  signal sum_inferred_i_204_n_0 : STD_LOGIC;
  signal sum_inferred_i_205_n_0 : STD_LOGIC;
  signal sum_inferred_i_206_n_0 : STD_LOGIC;
  signal sum_inferred_i_207_n_0 : STD_LOGIC;
  signal sum_inferred_i_208_n_0 : STD_LOGIC;
  signal sum_inferred_i_209_n_0 : STD_LOGIC;
  signal sum_inferred_i_20_n_0 : STD_LOGIC;
  signal sum_inferred_i_20_n_1 : STD_LOGIC;
  signal sum_inferred_i_20_n_2 : STD_LOGIC;
  signal sum_inferred_i_20_n_3 : STD_LOGIC;
  signal sum_inferred_i_20_n_4 : STD_LOGIC;
  signal sum_inferred_i_20_n_5 : STD_LOGIC;
  signal sum_inferred_i_20_n_6 : STD_LOGIC;
  signal sum_inferred_i_20_n_7 : STD_LOGIC;
  signal sum_inferred_i_210_n_0 : STD_LOGIC;
  signal sum_inferred_i_211_n_0 : STD_LOGIC;
  signal sum_inferred_i_212_n_0 : STD_LOGIC;
  signal sum_inferred_i_213_n_0 : STD_LOGIC;
  signal sum_inferred_i_214_n_0 : STD_LOGIC;
  signal sum_inferred_i_215_n_0 : STD_LOGIC;
  signal sum_inferred_i_216_n_0 : STD_LOGIC;
  signal sum_inferred_i_217_n_0 : STD_LOGIC;
  signal sum_inferred_i_218_n_0 : STD_LOGIC;
  signal sum_inferred_i_219_n_0 : STD_LOGIC;
  signal sum_inferred_i_21_n_0 : STD_LOGIC;
  signal sum_inferred_i_21_n_1 : STD_LOGIC;
  signal sum_inferred_i_21_n_2 : STD_LOGIC;
  signal sum_inferred_i_21_n_3 : STD_LOGIC;
  signal sum_inferred_i_21_n_4 : STD_LOGIC;
  signal sum_inferred_i_21_n_5 : STD_LOGIC;
  signal sum_inferred_i_21_n_6 : STD_LOGIC;
  signal sum_inferred_i_21_n_7 : STD_LOGIC;
  signal sum_inferred_i_220_n_0 : STD_LOGIC;
  signal sum_inferred_i_221_n_0 : STD_LOGIC;
  signal sum_inferred_i_222_n_0 : STD_LOGIC;
  signal sum_inferred_i_223_n_0 : STD_LOGIC;
  signal sum_inferred_i_224_n_0 : STD_LOGIC;
  signal sum_inferred_i_225_n_0 : STD_LOGIC;
  signal sum_inferred_i_226_n_0 : STD_LOGIC;
  signal sum_inferred_i_227_n_0 : STD_LOGIC;
  signal sum_inferred_i_228_n_0 : STD_LOGIC;
  signal sum_inferred_i_229_n_0 : STD_LOGIC;
  signal sum_inferred_i_22_n_0 : STD_LOGIC;
  signal sum_inferred_i_22_n_1 : STD_LOGIC;
  signal sum_inferred_i_22_n_2 : STD_LOGIC;
  signal sum_inferred_i_22_n_3 : STD_LOGIC;
  signal sum_inferred_i_22_n_4 : STD_LOGIC;
  signal sum_inferred_i_22_n_5 : STD_LOGIC;
  signal sum_inferred_i_22_n_6 : STD_LOGIC;
  signal sum_inferred_i_22_n_7 : STD_LOGIC;
  signal sum_inferred_i_230_n_0 : STD_LOGIC;
  signal sum_inferred_i_231_n_0 : STD_LOGIC;
  signal sum_inferred_i_232_n_0 : STD_LOGIC;
  signal sum_inferred_i_233_n_0 : STD_LOGIC;
  signal sum_inferred_i_234_n_0 : STD_LOGIC;
  signal sum_inferred_i_235_n_0 : STD_LOGIC;
  signal sum_inferred_i_236_n_0 : STD_LOGIC;
  signal sum_inferred_i_237_n_0 : STD_LOGIC;
  signal sum_inferred_i_238_n_0 : STD_LOGIC;
  signal sum_inferred_i_239_n_0 : STD_LOGIC;
  signal sum_inferred_i_23_n_0 : STD_LOGIC;
  signal sum_inferred_i_23_n_1 : STD_LOGIC;
  signal sum_inferred_i_23_n_2 : STD_LOGIC;
  signal sum_inferred_i_23_n_3 : STD_LOGIC;
  signal sum_inferred_i_23_n_4 : STD_LOGIC;
  signal sum_inferred_i_23_n_5 : STD_LOGIC;
  signal sum_inferred_i_23_n_6 : STD_LOGIC;
  signal sum_inferred_i_23_n_7 : STD_LOGIC;
  signal sum_inferred_i_240_n_0 : STD_LOGIC;
  signal sum_inferred_i_241_n_0 : STD_LOGIC;
  signal sum_inferred_i_242_n_0 : STD_LOGIC;
  signal sum_inferred_i_243_n_0 : STD_LOGIC;
  signal sum_inferred_i_244_n_0 : STD_LOGIC;
  signal sum_inferred_i_245_n_0 : STD_LOGIC;
  signal sum_inferred_i_246_n_0 : STD_LOGIC;
  signal sum_inferred_i_247_n_0 : STD_LOGIC;
  signal sum_inferred_i_248_n_0 : STD_LOGIC;
  signal sum_inferred_i_249_n_0 : STD_LOGIC;
  signal sum_inferred_i_24_n_0 : STD_LOGIC;
  signal sum_inferred_i_24_n_1 : STD_LOGIC;
  signal sum_inferred_i_24_n_2 : STD_LOGIC;
  signal sum_inferred_i_24_n_3 : STD_LOGIC;
  signal sum_inferred_i_24_n_4 : STD_LOGIC;
  signal sum_inferred_i_24_n_5 : STD_LOGIC;
  signal sum_inferred_i_24_n_6 : STD_LOGIC;
  signal sum_inferred_i_24_n_7 : STD_LOGIC;
  signal sum_inferred_i_250_n_0 : STD_LOGIC;
  signal sum_inferred_i_251_n_0 : STD_LOGIC;
  signal sum_inferred_i_252_n_0 : STD_LOGIC;
  signal sum_inferred_i_253_n_0 : STD_LOGIC;
  signal sum_inferred_i_254_n_0 : STD_LOGIC;
  signal sum_inferred_i_255_n_0 : STD_LOGIC;
  signal sum_inferred_i_256_n_0 : STD_LOGIC;
  signal sum_inferred_i_257_n_0 : STD_LOGIC;
  signal sum_inferred_i_258_n_0 : STD_LOGIC;
  signal sum_inferred_i_259_n_0 : STD_LOGIC;
  signal sum_inferred_i_25_n_0 : STD_LOGIC;
  signal sum_inferred_i_260_n_0 : STD_LOGIC;
  signal sum_inferred_i_261_n_0 : STD_LOGIC;
  signal sum_inferred_i_262_n_0 : STD_LOGIC;
  signal sum_inferred_i_263_n_0 : STD_LOGIC;
  signal sum_inferred_i_264_n_0 : STD_LOGIC;
  signal sum_inferred_i_265_n_0 : STD_LOGIC;
  signal sum_inferred_i_266_n_0 : STD_LOGIC;
  signal sum_inferred_i_267_n_0 : STD_LOGIC;
  signal sum_inferred_i_268_n_0 : STD_LOGIC;
  signal sum_inferred_i_269_n_0 : STD_LOGIC;
  signal sum_inferred_i_26_n_0 : STD_LOGIC;
  signal sum_inferred_i_270_n_0 : STD_LOGIC;
  signal sum_inferred_i_271_n_0 : STD_LOGIC;
  signal sum_inferred_i_272_n_0 : STD_LOGIC;
  signal sum_inferred_i_273_n_0 : STD_LOGIC;
  signal sum_inferred_i_274_n_0 : STD_LOGIC;
  signal sum_inferred_i_275_n_0 : STD_LOGIC;
  signal sum_inferred_i_276_n_0 : STD_LOGIC;
  signal sum_inferred_i_277_n_0 : STD_LOGIC;
  signal sum_inferred_i_278_n_0 : STD_LOGIC;
  signal sum_inferred_i_279_n_0 : STD_LOGIC;
  signal sum_inferred_i_27_n_0 : STD_LOGIC;
  signal sum_inferred_i_280_n_0 : STD_LOGIC;
  signal sum_inferred_i_281_n_0 : STD_LOGIC;
  signal sum_inferred_i_282_n_0 : STD_LOGIC;
  signal sum_inferred_i_283_n_0 : STD_LOGIC;
  signal sum_inferred_i_284_n_0 : STD_LOGIC;
  signal sum_inferred_i_285_n_0 : STD_LOGIC;
  signal sum_inferred_i_286_n_0 : STD_LOGIC;
  signal sum_inferred_i_287_n_0 : STD_LOGIC;
  signal sum_inferred_i_288_n_0 : STD_LOGIC;
  signal sum_inferred_i_289_n_0 : STD_LOGIC;
  signal sum_inferred_i_28_n_0 : STD_LOGIC;
  signal sum_inferred_i_290_n_0 : STD_LOGIC;
  signal sum_inferred_i_291_n_0 : STD_LOGIC;
  signal sum_inferred_i_292_n_0 : STD_LOGIC;
  signal sum_inferred_i_293_n_0 : STD_LOGIC;
  signal sum_inferred_i_294_n_0 : STD_LOGIC;
  signal sum_inferred_i_295_n_0 : STD_LOGIC;
  signal sum_inferred_i_296_n_0 : STD_LOGIC;
  signal sum_inferred_i_297_n_0 : STD_LOGIC;
  signal sum_inferred_i_298_n_0 : STD_LOGIC;
  signal sum_inferred_i_299_n_0 : STD_LOGIC;
  signal sum_inferred_i_29_n_0 : STD_LOGIC;
  signal sum_inferred_i_2_n_0 : STD_LOGIC;
  signal sum_inferred_i_2_n_1 : STD_LOGIC;
  signal sum_inferred_i_2_n_2 : STD_LOGIC;
  signal sum_inferred_i_2_n_3 : STD_LOGIC;
  signal sum_inferred_i_300_n_0 : STD_LOGIC;
  signal sum_inferred_i_301_n_0 : STD_LOGIC;
  signal sum_inferred_i_302_n_0 : STD_LOGIC;
  signal sum_inferred_i_303_n_0 : STD_LOGIC;
  signal sum_inferred_i_304_n_0 : STD_LOGIC;
  signal sum_inferred_i_305_n_0 : STD_LOGIC;
  signal sum_inferred_i_306_n_0 : STD_LOGIC;
  signal sum_inferred_i_307_n_0 : STD_LOGIC;
  signal sum_inferred_i_308_n_0 : STD_LOGIC;
  signal sum_inferred_i_309_n_0 : STD_LOGIC;
  signal sum_inferred_i_30_n_0 : STD_LOGIC;
  signal sum_inferred_i_310_n_0 : STD_LOGIC;
  signal sum_inferred_i_311_n_0 : STD_LOGIC;
  signal sum_inferred_i_312_n_0 : STD_LOGIC;
  signal sum_inferred_i_313_n_0 : STD_LOGIC;
  signal sum_inferred_i_314_n_0 : STD_LOGIC;
  signal sum_inferred_i_315_n_0 : STD_LOGIC;
  signal sum_inferred_i_316_n_0 : STD_LOGIC;
  signal sum_inferred_i_317_n_0 : STD_LOGIC;
  signal sum_inferred_i_318_n_0 : STD_LOGIC;
  signal sum_inferred_i_319_n_0 : STD_LOGIC;
  signal sum_inferred_i_31_n_0 : STD_LOGIC;
  signal sum_inferred_i_320_n_0 : STD_LOGIC;
  signal sum_inferred_i_321_n_0 : STD_LOGIC;
  signal sum_inferred_i_321_n_1 : STD_LOGIC;
  signal sum_inferred_i_321_n_2 : STD_LOGIC;
  signal sum_inferred_i_321_n_3 : STD_LOGIC;
  signal sum_inferred_i_321_n_4 : STD_LOGIC;
  signal sum_inferred_i_321_n_5 : STD_LOGIC;
  signal sum_inferred_i_321_n_6 : STD_LOGIC;
  signal sum_inferred_i_321_n_7 : STD_LOGIC;
  signal sum_inferred_i_322_n_0 : STD_LOGIC;
  signal sum_inferred_i_323_n_0 : STD_LOGIC;
  signal sum_inferred_i_324_n_0 : STD_LOGIC;
  signal sum_inferred_i_325_n_0 : STD_LOGIC;
  signal sum_inferred_i_326_n_0 : STD_LOGIC;
  signal sum_inferred_i_327_n_0 : STD_LOGIC;
  signal sum_inferred_i_328_n_0 : STD_LOGIC;
  signal sum_inferred_i_329_n_0 : STD_LOGIC;
  signal sum_inferred_i_32_n_0 : STD_LOGIC;
  signal sum_inferred_i_330_n_0 : STD_LOGIC;
  signal sum_inferred_i_330_n_1 : STD_LOGIC;
  signal sum_inferred_i_330_n_2 : STD_LOGIC;
  signal sum_inferred_i_330_n_3 : STD_LOGIC;
  signal sum_inferred_i_330_n_4 : STD_LOGIC;
  signal sum_inferred_i_330_n_5 : STD_LOGIC;
  signal sum_inferred_i_330_n_6 : STD_LOGIC;
  signal sum_inferred_i_330_n_7 : STD_LOGIC;
  signal sum_inferred_i_331_n_0 : STD_LOGIC;
  signal sum_inferred_i_331_n_1 : STD_LOGIC;
  signal sum_inferred_i_331_n_2 : STD_LOGIC;
  signal sum_inferred_i_331_n_3 : STD_LOGIC;
  signal sum_inferred_i_331_n_4 : STD_LOGIC;
  signal sum_inferred_i_331_n_5 : STD_LOGIC;
  signal sum_inferred_i_331_n_6 : STD_LOGIC;
  signal sum_inferred_i_331_n_7 : STD_LOGIC;
  signal sum_inferred_i_332_n_0 : STD_LOGIC;
  signal sum_inferred_i_332_n_1 : STD_LOGIC;
  signal sum_inferred_i_332_n_2 : STD_LOGIC;
  signal sum_inferred_i_332_n_3 : STD_LOGIC;
  signal sum_inferred_i_332_n_4 : STD_LOGIC;
  signal sum_inferred_i_332_n_5 : STD_LOGIC;
  signal sum_inferred_i_332_n_6 : STD_LOGIC;
  signal sum_inferred_i_332_n_7 : STD_LOGIC;
  signal sum_inferred_i_333_n_0 : STD_LOGIC;
  signal sum_inferred_i_333_n_1 : STD_LOGIC;
  signal sum_inferred_i_333_n_2 : STD_LOGIC;
  signal sum_inferred_i_333_n_3 : STD_LOGIC;
  signal sum_inferred_i_333_n_4 : STD_LOGIC;
  signal sum_inferred_i_333_n_5 : STD_LOGIC;
  signal sum_inferred_i_333_n_6 : STD_LOGIC;
  signal sum_inferred_i_333_n_7 : STD_LOGIC;
  signal sum_inferred_i_334_n_0 : STD_LOGIC;
  signal sum_inferred_i_334_n_1 : STD_LOGIC;
  signal sum_inferred_i_334_n_2 : STD_LOGIC;
  signal sum_inferred_i_334_n_3 : STD_LOGIC;
  signal sum_inferred_i_334_n_4 : STD_LOGIC;
  signal sum_inferred_i_334_n_5 : STD_LOGIC;
  signal sum_inferred_i_334_n_6 : STD_LOGIC;
  signal sum_inferred_i_334_n_7 : STD_LOGIC;
  signal sum_inferred_i_335_n_0 : STD_LOGIC;
  signal sum_inferred_i_335_n_1 : STD_LOGIC;
  signal sum_inferred_i_335_n_2 : STD_LOGIC;
  signal sum_inferred_i_335_n_3 : STD_LOGIC;
  signal sum_inferred_i_335_n_4 : STD_LOGIC;
  signal sum_inferred_i_335_n_5 : STD_LOGIC;
  signal sum_inferred_i_335_n_6 : STD_LOGIC;
  signal sum_inferred_i_335_n_7 : STD_LOGIC;
  signal sum_inferred_i_336_n_0 : STD_LOGIC;
  signal sum_inferred_i_337_n_0 : STD_LOGIC;
  signal sum_inferred_i_338_n_0 : STD_LOGIC;
  signal sum_inferred_i_339_n_0 : STD_LOGIC;
  signal sum_inferred_i_33_n_0 : STD_LOGIC;
  signal sum_inferred_i_340_n_0 : STD_LOGIC;
  signal sum_inferred_i_341_n_0 : STD_LOGIC;
  signal sum_inferred_i_342_n_0 : STD_LOGIC;
  signal sum_inferred_i_343_n_0 : STD_LOGIC;
  signal sum_inferred_i_344_n_0 : STD_LOGIC;
  signal sum_inferred_i_345_n_0 : STD_LOGIC;
  signal sum_inferred_i_346_n_0 : STD_LOGIC;
  signal sum_inferred_i_347_n_0 : STD_LOGIC;
  signal sum_inferred_i_348_n_0 : STD_LOGIC;
  signal sum_inferred_i_349_n_0 : STD_LOGIC;
  signal sum_inferred_i_34_n_0 : STD_LOGIC;
  signal sum_inferred_i_350_n_0 : STD_LOGIC;
  signal sum_inferred_i_351_n_0 : STD_LOGIC;
  signal sum_inferred_i_352_n_0 : STD_LOGIC;
  signal sum_inferred_i_353_n_0 : STD_LOGIC;
  signal sum_inferred_i_354_n_0 : STD_LOGIC;
  signal sum_inferred_i_355_n_0 : STD_LOGIC;
  signal sum_inferred_i_356_n_0 : STD_LOGIC;
  signal sum_inferred_i_357_n_0 : STD_LOGIC;
  signal sum_inferred_i_358_n_0 : STD_LOGIC;
  signal sum_inferred_i_359_n_0 : STD_LOGIC;
  signal sum_inferred_i_35_n_0 : STD_LOGIC;
  signal sum_inferred_i_360_n_0 : STD_LOGIC;
  signal sum_inferred_i_361_n_0 : STD_LOGIC;
  signal sum_inferred_i_362_n_0 : STD_LOGIC;
  signal sum_inferred_i_363_n_0 : STD_LOGIC;
  signal sum_inferred_i_364_n_0 : STD_LOGIC;
  signal sum_inferred_i_365_n_0 : STD_LOGIC;
  signal sum_inferred_i_366_n_0 : STD_LOGIC;
  signal sum_inferred_i_367_n_0 : STD_LOGIC;
  signal sum_inferred_i_368_n_0 : STD_LOGIC;
  signal sum_inferred_i_369_n_0 : STD_LOGIC;
  signal sum_inferred_i_36_n_0 : STD_LOGIC;
  signal sum_inferred_i_370_n_0 : STD_LOGIC;
  signal sum_inferred_i_371_n_0 : STD_LOGIC;
  signal sum_inferred_i_372_n_0 : STD_LOGIC;
  signal sum_inferred_i_373_n_0 : STD_LOGIC;
  signal sum_inferred_i_374_n_0 : STD_LOGIC;
  signal sum_inferred_i_375_n_0 : STD_LOGIC;
  signal sum_inferred_i_376_n_0 : STD_LOGIC;
  signal sum_inferred_i_377_n_0 : STD_LOGIC;
  signal sum_inferred_i_378_n_0 : STD_LOGIC;
  signal sum_inferred_i_379_n_0 : STD_LOGIC;
  signal sum_inferred_i_37_n_0 : STD_LOGIC;
  signal sum_inferred_i_380_n_0 : STD_LOGIC;
  signal sum_inferred_i_381_n_0 : STD_LOGIC;
  signal sum_inferred_i_382_n_0 : STD_LOGIC;
  signal sum_inferred_i_383_n_0 : STD_LOGIC;
  signal sum_inferred_i_384_n_0 : STD_LOGIC;
  signal sum_inferred_i_385_n_0 : STD_LOGIC;
  signal sum_inferred_i_386_n_0 : STD_LOGIC;
  signal sum_inferred_i_387_n_0 : STD_LOGIC;
  signal sum_inferred_i_388_n_0 : STD_LOGIC;
  signal sum_inferred_i_389_n_0 : STD_LOGIC;
  signal sum_inferred_i_38_n_0 : STD_LOGIC;
  signal sum_inferred_i_390_n_0 : STD_LOGIC;
  signal sum_inferred_i_39_n_0 : STD_LOGIC;
  signal sum_inferred_i_3_n_0 : STD_LOGIC;
  signal sum_inferred_i_3_n_1 : STD_LOGIC;
  signal sum_inferred_i_3_n_2 : STD_LOGIC;
  signal sum_inferred_i_3_n_3 : STD_LOGIC;
  signal sum_inferred_i_40_n_0 : STD_LOGIC;
  signal sum_inferred_i_41_n_0 : STD_LOGIC;
  signal sum_inferred_i_42_n_0 : STD_LOGIC;
  signal sum_inferred_i_43_n_0 : STD_LOGIC;
  signal sum_inferred_i_44_n_0 : STD_LOGIC;
  signal sum_inferred_i_45_n_0 : STD_LOGIC;
  signal sum_inferred_i_46_n_0 : STD_LOGIC;
  signal sum_inferred_i_47_n_0 : STD_LOGIC;
  signal sum_inferred_i_48_n_0 : STD_LOGIC;
  signal sum_inferred_i_49_n_0 : STD_LOGIC;
  signal sum_inferred_i_4_n_0 : STD_LOGIC;
  signal sum_inferred_i_4_n_1 : STD_LOGIC;
  signal sum_inferred_i_4_n_2 : STD_LOGIC;
  signal sum_inferred_i_4_n_3 : STD_LOGIC;
  signal sum_inferred_i_50_n_0 : STD_LOGIC;
  signal sum_inferred_i_51_n_0 : STD_LOGIC;
  signal sum_inferred_i_52_n_0 : STD_LOGIC;
  signal sum_inferred_i_53_n_0 : STD_LOGIC;
  signal sum_inferred_i_54_n_0 : STD_LOGIC;
  signal sum_inferred_i_55_n_0 : STD_LOGIC;
  signal sum_inferred_i_56_n_0 : STD_LOGIC;
  signal sum_inferred_i_57_n_0 : STD_LOGIC;
  signal sum_inferred_i_58_n_0 : STD_LOGIC;
  signal sum_inferred_i_59_n_0 : STD_LOGIC;
  signal sum_inferred_i_5_n_0 : STD_LOGIC;
  signal sum_inferred_i_5_n_1 : STD_LOGIC;
  signal sum_inferred_i_5_n_2 : STD_LOGIC;
  signal sum_inferred_i_5_n_3 : STD_LOGIC;
  signal sum_inferred_i_60_n_0 : STD_LOGIC;
  signal sum_inferred_i_61_n_0 : STD_LOGIC;
  signal sum_inferred_i_62_n_0 : STD_LOGIC;
  signal sum_inferred_i_63_n_0 : STD_LOGIC;
  signal sum_inferred_i_64_n_0 : STD_LOGIC;
  signal sum_inferred_i_65_n_0 : STD_LOGIC;
  signal sum_inferred_i_66_n_0 : STD_LOGIC;
  signal sum_inferred_i_67_n_0 : STD_LOGIC;
  signal sum_inferred_i_68_n_0 : STD_LOGIC;
  signal sum_inferred_i_69_n_0 : STD_LOGIC;
  signal sum_inferred_i_6_n_0 : STD_LOGIC;
  signal sum_inferred_i_6_n_1 : STD_LOGIC;
  signal sum_inferred_i_6_n_2 : STD_LOGIC;
  signal sum_inferred_i_6_n_3 : STD_LOGIC;
  signal sum_inferred_i_70_n_0 : STD_LOGIC;
  signal sum_inferred_i_71_n_0 : STD_LOGIC;
  signal sum_inferred_i_72_n_0 : STD_LOGIC;
  signal sum_inferred_i_73_n_0 : STD_LOGIC;
  signal sum_inferred_i_74_n_0 : STD_LOGIC;
  signal sum_inferred_i_75_n_0 : STD_LOGIC;
  signal sum_inferred_i_76_n_0 : STD_LOGIC;
  signal sum_inferred_i_77_n_0 : STD_LOGIC;
  signal sum_inferred_i_78_n_0 : STD_LOGIC;
  signal sum_inferred_i_79_n_0 : STD_LOGIC;
  signal sum_inferred_i_7_n_0 : STD_LOGIC;
  signal sum_inferred_i_7_n_1 : STD_LOGIC;
  signal sum_inferred_i_7_n_2 : STD_LOGIC;
  signal sum_inferred_i_7_n_3 : STD_LOGIC;
  signal sum_inferred_i_80_n_0 : STD_LOGIC;
  signal sum_inferred_i_81_n_0 : STD_LOGIC;
  signal sum_inferred_i_82_n_0 : STD_LOGIC;
  signal sum_inferred_i_83_n_0 : STD_LOGIC;
  signal sum_inferred_i_84_n_0 : STD_LOGIC;
  signal sum_inferred_i_85_n_0 : STD_LOGIC;
  signal sum_inferred_i_86_n_0 : STD_LOGIC;
  signal sum_inferred_i_87_n_0 : STD_LOGIC;
  signal sum_inferred_i_88_n_0 : STD_LOGIC;
  signal sum_inferred_i_89_n_0 : STD_LOGIC;
  signal sum_inferred_i_8_n_0 : STD_LOGIC;
  signal sum_inferred_i_8_n_1 : STD_LOGIC;
  signal sum_inferred_i_8_n_2 : STD_LOGIC;
  signal sum_inferred_i_8_n_3 : STD_LOGIC;
  signal sum_inferred_i_90_n_0 : STD_LOGIC;
  signal sum_inferred_i_91_n_0 : STD_LOGIC;
  signal sum_inferred_i_92_n_0 : STD_LOGIC;
  signal sum_inferred_i_93_n_1 : STD_LOGIC;
  signal sum_inferred_i_93_n_2 : STD_LOGIC;
  signal sum_inferred_i_93_n_3 : STD_LOGIC;
  signal sum_inferred_i_93_n_4 : STD_LOGIC;
  signal sum_inferred_i_93_n_5 : STD_LOGIC;
  signal sum_inferred_i_93_n_6 : STD_LOGIC;
  signal sum_inferred_i_93_n_7 : STD_LOGIC;
  signal sum_inferred_i_94_n_0 : STD_LOGIC;
  signal sum_inferred_i_94_n_1 : STD_LOGIC;
  signal sum_inferred_i_94_n_2 : STD_LOGIC;
  signal sum_inferred_i_94_n_3 : STD_LOGIC;
  signal sum_inferred_i_94_n_4 : STD_LOGIC;
  signal sum_inferred_i_94_n_5 : STD_LOGIC;
  signal sum_inferred_i_94_n_6 : STD_LOGIC;
  signal sum_inferred_i_94_n_7 : STD_LOGIC;
  signal sum_inferred_i_95_n_0 : STD_LOGIC;
  signal sum_inferred_i_95_n_1 : STD_LOGIC;
  signal sum_inferred_i_95_n_2 : STD_LOGIC;
  signal sum_inferred_i_95_n_3 : STD_LOGIC;
  signal sum_inferred_i_95_n_4 : STD_LOGIC;
  signal sum_inferred_i_95_n_5 : STD_LOGIC;
  signal sum_inferred_i_95_n_6 : STD_LOGIC;
  signal sum_inferred_i_95_n_7 : STD_LOGIC;
  signal sum_inferred_i_96_n_0 : STD_LOGIC;
  signal sum_inferred_i_96_n_1 : STD_LOGIC;
  signal sum_inferred_i_96_n_2 : STD_LOGIC;
  signal sum_inferred_i_96_n_3 : STD_LOGIC;
  signal sum_inferred_i_96_n_4 : STD_LOGIC;
  signal sum_inferred_i_96_n_5 : STD_LOGIC;
  signal sum_inferred_i_96_n_6 : STD_LOGIC;
  signal sum_inferred_i_96_n_7 : STD_LOGIC;
  signal sum_inferred_i_97_n_0 : STD_LOGIC;
  signal sum_inferred_i_97_n_1 : STD_LOGIC;
  signal sum_inferred_i_97_n_2 : STD_LOGIC;
  signal sum_inferred_i_97_n_3 : STD_LOGIC;
  signal sum_inferred_i_97_n_4 : STD_LOGIC;
  signal sum_inferred_i_97_n_5 : STD_LOGIC;
  signal sum_inferred_i_97_n_6 : STD_LOGIC;
  signal sum_inferred_i_97_n_7 : STD_LOGIC;
  signal sum_inferred_i_98_n_0 : STD_LOGIC;
  signal sum_inferred_i_98_n_1 : STD_LOGIC;
  signal sum_inferred_i_98_n_2 : STD_LOGIC;
  signal sum_inferred_i_98_n_3 : STD_LOGIC;
  signal sum_inferred_i_98_n_4 : STD_LOGIC;
  signal sum_inferred_i_98_n_5 : STD_LOGIC;
  signal sum_inferred_i_98_n_6 : STD_LOGIC;
  signal sum_inferred_i_98_n_7 : STD_LOGIC;
  signal sum_inferred_i_99_n_0 : STD_LOGIC;
  signal sum_inferred_i_99_n_1 : STD_LOGIC;
  signal sum_inferred_i_99_n_2 : STD_LOGIC;
  signal sum_inferred_i_99_n_3 : STD_LOGIC;
  signal sum_inferred_i_99_n_4 : STD_LOGIC;
  signal sum_inferred_i_99_n_5 : STD_LOGIC;
  signal sum_inferred_i_99_n_6 : STD_LOGIC;
  signal sum_inferred_i_99_n_7 : STD_LOGIC;
  signal sum_inferred_i_9_n_0 : STD_LOGIC;
  signal sum_inferred_i_9_n_1 : STD_LOGIC;
  signal sum_inferred_i_9_n_2 : STD_LOGIC;
  signal sum_inferred_i_9_n_3 : STD_LOGIC;
  signal NLW_power_avg_inferred_i_1183_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_power_avg_inferred_i_1223_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_power_avg_inferred_i_124_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_power_avg_inferred_i_1267_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_power_avg_inferred_i_1267_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_power_avg_inferred_i_1268_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_power_avg_inferred_i_1268_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_power_avg_inferred_i_1269_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_power_avg_inferred_i_1370_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_power_avg_inferred_i_139_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_power_avg_inferred_i_1406_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_power_avg_inferred_i_1456_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_power_avg_inferred_i_1565_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_power_avg_inferred_i_1606_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_power_avg_inferred_i_1649_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_power_avg_inferred_i_1718_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_power_avg_inferred_i_1759_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_power_avg_inferred_i_1792_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_power_avg_inferred_i_182_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_power_avg_inferred_i_1849_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_power_avg_inferred_i_1860_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_power_avg_inferred_i_1913_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_power_avg_inferred_i_1943_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_power_avg_inferred_i_1994_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_power_avg_inferred_i_2008_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_power_avg_inferred_i_2056_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_power_avg_inferred_i_2070_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_power_avg_inferred_i_2094_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_power_avg_inferred_i_2118_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_power_avg_inferred_i_2142_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_power_avg_inferred_i_2181_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_power_avg_inferred_i_2195_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_power_avg_inferred_i_2212_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_power_avg_inferred_i_2231_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_power_avg_inferred_i_2245_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_power_avg_inferred_i_238_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_power_avg_inferred_i_261_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_power_avg_inferred_i_262_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_power_avg_inferred_i_266_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_power_avg_inferred_i_266_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_power_avg_inferred_i_34_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_power_avg_inferred_i_34_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_power_avg_inferred_i_35_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_power_avg_inferred_i_35_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_power_avg_inferred_i_36_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_power_avg_inferred_i_435_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_power_avg_inferred_i_483_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_power_avg_inferred_i_483_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_power_avg_inferred_i_484_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_power_avg_inferred_i_484_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_power_avg_inferred_i_485_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_power_avg_inferred_i_485_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_power_avg_inferred_i_492_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_power_avg_inferred_i_51_O_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_power_avg_inferred_i_60_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_power_avg_inferred_i_606_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_power_avg_inferred_i_646_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_power_avg_inferred_i_66_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_power_avg_inferred_i_803_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_power_avg_inferred_i_847_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_power_avg_inferred_i_847_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_power_avg_inferred_i_848_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_power_avg_inferred_i_848_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_power_avg_inferred_i_849_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_power_avg_inferred_i_849_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_power_avg_inferred_i_850_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_power_avg_inferred_i_850_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_power_avg_inferred_i_851_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_power_avg_inferred_i_851_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_power_avg_inferred_i_852_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_power_avg_inferred_i_852_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_sum_inferred_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sum_inferred_i_103_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_inferred_i_103_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_sum_inferred_i_104_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_inferred_i_104_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_sum_inferred_i_17_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sum_inferred_i_93_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute HLUTNM : string;
  attribute HLUTNM of power_avg_inferred_i_100 : label is "lutpair314";
  attribute HLUTNM of power_avg_inferred_i_1005 : label is "lutpair12";
  attribute HLUTNM of power_avg_inferred_i_1006 : label is "lutpair11";
  attribute HLUTNM of power_avg_inferred_i_1007 : label is "lutpair10";
  attribute HLUTNM of power_avg_inferred_i_1008 : label is "lutpair9";
  attribute HLUTNM of power_avg_inferred_i_1009 : label is "lutpair13";
  attribute HLUTNM of power_avg_inferred_i_101 : label is "lutpair313";
  attribute HLUTNM of power_avg_inferred_i_1010 : label is "lutpair12";
  attribute HLUTNM of power_avg_inferred_i_1011 : label is "lutpair11";
  attribute HLUTNM of power_avg_inferred_i_1012 : label is "lutpair10";
  attribute HLUTNM of power_avg_inferred_i_102 : label is "lutpair312";
  attribute HLUTNM of power_avg_inferred_i_103 : label is "lutpair316";
  attribute HLUTNM of power_avg_inferred_i_104 : label is "lutpair315";
  attribute HLUTNM of power_avg_inferred_i_105 : label is "lutpair314";
  attribute HLUTNM of power_avg_inferred_i_1053 : label is "lutpair8";
  attribute HLUTNM of power_avg_inferred_i_1054 : label is "lutpair7";
  attribute HLUTNM of power_avg_inferred_i_1055 : label is "lutpair6";
  attribute HLUTNM of power_avg_inferred_i_1056 : label is "lutpair5";
  attribute HLUTNM of power_avg_inferred_i_1057 : label is "lutpair9";
  attribute HLUTNM of power_avg_inferred_i_1058 : label is "lutpair8";
  attribute HLUTNM of power_avg_inferred_i_1059 : label is "lutpair7";
  attribute HLUTNM of power_avg_inferred_i_106 : label is "lutpair313";
  attribute HLUTNM of power_avg_inferred_i_1060 : label is "lutpair6";
  attribute HLUTNM of power_avg_inferred_i_107 : label is "lutpair311";
  attribute HLUTNM of power_avg_inferred_i_108 : label is "lutpair310";
  attribute HLUTNM of power_avg_inferred_i_109 : label is "lutpair309";
  attribute HLUTNM of power_avg_inferred_i_110 : label is "lutpair308";
  attribute HLUTNM of power_avg_inferred_i_1101 : label is "lutpair4";
  attribute HLUTNM of power_avg_inferred_i_1102 : label is "lutpair3";
  attribute HLUTNM of power_avg_inferred_i_1103 : label is "lutpair2";
  attribute HLUTNM of power_avg_inferred_i_1104 : label is "lutpair1";
  attribute HLUTNM of power_avg_inferred_i_1105 : label is "lutpair5";
  attribute HLUTNM of power_avg_inferred_i_1106 : label is "lutpair4";
  attribute HLUTNM of power_avg_inferred_i_1107 : label is "lutpair3";
  attribute HLUTNM of power_avg_inferred_i_1108 : label is "lutpair2";
  attribute HLUTNM of power_avg_inferred_i_111 : label is "lutpair312";
  attribute HLUTNM of power_avg_inferred_i_112 : label is "lutpair311";
  attribute HLUTNM of power_avg_inferred_i_113 : label is "lutpair310";
  attribute HLUTNM of power_avg_inferred_i_114 : label is "lutpair309";
  attribute HLUTNM of power_avg_inferred_i_1149 : label is "lutpair0";
  attribute HLUTNM of power_avg_inferred_i_115 : label is "lutpair307";
  attribute HLUTNM of power_avg_inferred_i_1152 : label is "lutpair1";
  attribute HLUTNM of power_avg_inferred_i_1153 : label is "lutpair0";
  attribute HLUTNM of power_avg_inferred_i_116 : label is "lutpair306";
  attribute HLUTNM of power_avg_inferred_i_117 : label is "lutpair305";
  attribute HLUTNM of power_avg_inferred_i_118 : label is "lutpair304";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1183 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_1184 : label is "lutpair287";
  attribute HLUTNM of power_avg_inferred_i_1185 : label is "lutpair286";
  attribute HLUTNM of power_avg_inferred_i_1186 : label is "lutpair285";
  attribute HLUTNM of power_avg_inferred_i_1187 : label is "lutpair284";
  attribute HLUTNM of power_avg_inferred_i_1188 : label is "lutpair288";
  attribute HLUTNM of power_avg_inferred_i_1189 : label is "lutpair287";
  attribute HLUTNM of power_avg_inferred_i_119 : label is "lutpair308";
  attribute HLUTNM of power_avg_inferred_i_1190 : label is "lutpair286";
  attribute HLUTNM of power_avg_inferred_i_1191 : label is "lutpair285";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1192 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1193 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1194 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_1195 : label is "lutpair92";
  attribute HLUTNM of power_avg_inferred_i_1196 : label is "lutpair91";
  attribute HLUTNM of power_avg_inferred_i_1197 : label is "lutpair90";
  attribute HLUTNM of power_avg_inferred_i_1198 : label is "lutpair89";
  attribute HLUTNM of power_avg_inferred_i_1199 : label is "lutpair93";
  attribute HLUTNM of power_avg_inferred_i_120 : label is "lutpair307";
  attribute HLUTNM of power_avg_inferred_i_1200 : label is "lutpair92";
  attribute HLUTNM of power_avg_inferred_i_1201 : label is "lutpair91";
  attribute HLUTNM of power_avg_inferred_i_1202 : label is "lutpair90";
  attribute HLUTNM of power_avg_inferred_i_121 : label is "lutpair306";
  attribute HLUTNM of power_avg_inferred_i_1211 : label is "lutpair141";
  attribute HLUTNM of power_avg_inferred_i_1212 : label is "lutpair140";
  attribute HLUTNM of power_avg_inferred_i_1213 : label is "lutpair139";
  attribute HLUTNM of power_avg_inferred_i_1214 : label is "lutpair138";
  attribute HLUTNM of power_avg_inferred_i_1215 : label is "lutpair142";
  attribute HLUTNM of power_avg_inferred_i_1216 : label is "lutpair141";
  attribute HLUTNM of power_avg_inferred_i_1217 : label is "lutpair140";
  attribute HLUTNM of power_avg_inferred_i_1218 : label is "lutpair139";
  attribute HLUTNM of power_avg_inferred_i_122 : label is "lutpair305";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1222 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_124 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_125 : label is "lutpair303";
  attribute HLUTNM of power_avg_inferred_i_126 : label is "lutpair302";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1269 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_127 : label is "lutpair301";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1278 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_128 : label is "lutpair300";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1283 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_1284 : label is "lutpair347";
  attribute HLUTNM of power_avg_inferred_i_1285 : label is "lutpair346";
  attribute HLUTNM of power_avg_inferred_i_1286 : label is "lutpair345";
  attribute HLUTNM of power_avg_inferred_i_1287 : label is "lutpair344";
  attribute HLUTNM of power_avg_inferred_i_1288 : label is "lutpair348";
  attribute HLUTNM of power_avg_inferred_i_1289 : label is "lutpair347";
  attribute HLUTNM of power_avg_inferred_i_129 : label is "lutpair304";
  attribute HLUTNM of power_avg_inferred_i_1290 : label is "lutpair346";
  attribute HLUTNM of power_avg_inferred_i_1291 : label is "lutpair345";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1292 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1293 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1294 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_1299 : label is "lutpair259";
  attribute HLUTNM of power_avg_inferred_i_130 : label is "lutpair303";
  attribute HLUTNM of power_avg_inferred_i_1300 : label is "lutpair258";
  attribute HLUTNM of power_avg_inferred_i_1301 : label is "lutpair257";
  attribute HLUTNM of power_avg_inferred_i_1302 : label is "lutpair256";
  attribute HLUTNM of power_avg_inferred_i_1303 : label is "lutpair260";
  attribute HLUTNM of power_avg_inferred_i_1304 : label is "lutpair259";
  attribute HLUTNM of power_avg_inferred_i_1305 : label is "lutpair258";
  attribute HLUTNM of power_avg_inferred_i_1306 : label is "lutpair257";
  attribute HLUTNM of power_avg_inferred_i_1307 : label is "lutpair201";
  attribute HLUTNM of power_avg_inferred_i_1308 : label is "lutpair200";
  attribute HLUTNM of power_avg_inferred_i_1309 : label is "lutpair199";
  attribute HLUTNM of power_avg_inferred_i_131 : label is "lutpair302";
  attribute HLUTNM of power_avg_inferred_i_1310 : label is "lutpair198";
  attribute HLUTNM of power_avg_inferred_i_1312 : label is "lutpair201";
  attribute HLUTNM of power_avg_inferred_i_1313 : label is "lutpair200";
  attribute HLUTNM of power_avg_inferred_i_1314 : label is "lutpair199";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1315 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_1318 : label is "lutpair60";
  attribute HLUTNM of power_avg_inferred_i_1319 : label is "lutpair59";
  attribute HLUTNM of power_avg_inferred_i_132 : label is "lutpair301";
  attribute HLUTNM of power_avg_inferred_i_1320 : label is "lutpair58";
  attribute HLUTNM of power_avg_inferred_i_1321 : label is "lutpair57";
  attribute HLUTNM of power_avg_inferred_i_1322 : label is "lutpair61";
  attribute HLUTNM of power_avg_inferred_i_1323 : label is "lutpair60";
  attribute HLUTNM of power_avg_inferred_i_1324 : label is "lutpair59";
  attribute HLUTNM of power_avg_inferred_i_1325 : label is "lutpair58";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_133 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_1338 : label is "lutpair61";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_134 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_1349 : label is "lutpair56";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_135 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_1350 : label is "lutpair55";
  attribute HLUTNM of power_avg_inferred_i_1351 : label is "lutpair54";
  attribute HLUTNM of power_avg_inferred_i_1352 : label is "lutpair53";
  attribute HLUTNM of power_avg_inferred_i_1353 : label is "lutpair57";
  attribute HLUTNM of power_avg_inferred_i_1354 : label is "lutpair56";
  attribute HLUTNM of power_avg_inferred_i_1355 : label is "lutpair55";
  attribute HLUTNM of power_avg_inferred_i_1356 : label is "lutpair54";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_136 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_137 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1370 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_1371 : label is "lutpair283";
  attribute HLUTNM of power_avg_inferred_i_1372 : label is "lutpair282";
  attribute HLUTNM of power_avg_inferred_i_1373 : label is "lutpair281";
  attribute HLUTNM of power_avg_inferred_i_1374 : label is "lutpair280";
  attribute HLUTNM of power_avg_inferred_i_1375 : label is "lutpair284";
  attribute HLUTNM of power_avg_inferred_i_1376 : label is "lutpair283";
  attribute HLUTNM of power_avg_inferred_i_1377 : label is "lutpair282";
  attribute HLUTNM of power_avg_inferred_i_1378 : label is "lutpair281";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1379 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_138 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1380 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1381 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_1382 : label is "lutpair88";
  attribute HLUTNM of power_avg_inferred_i_1383 : label is "lutpair87";
  attribute HLUTNM of power_avg_inferred_i_1384 : label is "lutpair86";
  attribute HLUTNM of power_avg_inferred_i_1385 : label is "lutpair85";
  attribute HLUTNM of power_avg_inferred_i_1386 : label is "lutpair89";
  attribute HLUTNM of power_avg_inferred_i_1387 : label is "lutpair88";
  attribute HLUTNM of power_avg_inferred_i_1388 : label is "lutpair87";
  attribute HLUTNM of power_avg_inferred_i_1389 : label is "lutpair86";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_139 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_1395 : label is "lutpair137";
  attribute HLUTNM of power_avg_inferred_i_1396 : label is "lutpair136";
  attribute HLUTNM of power_avg_inferred_i_1397 : label is "lutpair135";
  attribute HLUTNM of power_avg_inferred_i_1398 : label is "lutpair134";
  attribute HLUTNM of power_avg_inferred_i_1399 : label is "lutpair138";
  attribute HLUTNM of power_avg_inferred_i_1400 : label is "lutpair137";
  attribute HLUTNM of power_avg_inferred_i_1401 : label is "lutpair136";
  attribute HLUTNM of power_avg_inferred_i_1402 : label is "lutpair135";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1456 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1465 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1470 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_1471 : label is "lutpair343";
  attribute HLUTNM of power_avg_inferred_i_1472 : label is "lutpair342";
  attribute HLUTNM of power_avg_inferred_i_1473 : label is "lutpair341";
  attribute HLUTNM of power_avg_inferred_i_1474 : label is "lutpair340";
  attribute HLUTNM of power_avg_inferred_i_1475 : label is "lutpair344";
  attribute HLUTNM of power_avg_inferred_i_1476 : label is "lutpair343";
  attribute HLUTNM of power_avg_inferred_i_1477 : label is "lutpair342";
  attribute HLUTNM of power_avg_inferred_i_1478 : label is "lutpair341";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1479 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_148 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1480 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1481 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_1486 : label is "lutpair255";
  attribute HLUTNM of power_avg_inferred_i_1487 : label is "lutpair254";
  attribute HLUTNM of power_avg_inferred_i_1488 : label is "lutpair253";
  attribute HLUTNM of power_avg_inferred_i_1489 : label is "lutpair252";
  attribute HLUTNM of power_avg_inferred_i_1490 : label is "lutpair256";
  attribute HLUTNM of power_avg_inferred_i_1491 : label is "lutpair255";
  attribute HLUTNM of power_avg_inferred_i_1492 : label is "lutpair254";
  attribute HLUTNM of power_avg_inferred_i_1493 : label is "lutpair253";
  attribute HLUTNM of power_avg_inferred_i_1494 : label is "lutpair197";
  attribute HLUTNM of power_avg_inferred_i_1495 : label is "lutpair196";
  attribute HLUTNM of power_avg_inferred_i_1496 : label is "lutpair195";
  attribute HLUTNM of power_avg_inferred_i_1497 : label is "lutpair194";
  attribute HLUTNM of power_avg_inferred_i_1498 : label is "lutpair198";
  attribute HLUTNM of power_avg_inferred_i_1499 : label is "lutpair197";
  attribute HLUTNM of power_avg_inferred_i_1500 : label is "lutpair196";
  attribute HLUTNM of power_avg_inferred_i_1501 : label is "lutpair195";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1502 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_1505 : label is "lutpair52";
  attribute HLUTNM of power_avg_inferred_i_1506 : label is "lutpair51";
  attribute HLUTNM of power_avg_inferred_i_1507 : label is "lutpair50";
  attribute HLUTNM of power_avg_inferred_i_1508 : label is "lutpair49";
  attribute HLUTNM of power_avg_inferred_i_1509 : label is "lutpair53";
  attribute HLUTNM of power_avg_inferred_i_1510 : label is "lutpair52";
  attribute HLUTNM of power_avg_inferred_i_1511 : label is "lutpair51";
  attribute HLUTNM of power_avg_inferred_i_1512 : label is "lutpair50";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_153 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_154 : label is "lutpair362";
  attribute HLUTNM of power_avg_inferred_i_155 : label is "lutpair361";
  attribute HLUTNM of power_avg_inferred_i_156 : label is "lutpair360";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1565 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_1566 : label is "lutpair279";
  attribute HLUTNM of power_avg_inferred_i_1567 : label is "lutpair278";
  attribute HLUTNM of power_avg_inferred_i_1568 : label is "lutpair277";
  attribute HLUTNM of power_avg_inferred_i_1569 : label is "lutpair276";
  attribute HLUTNM of power_avg_inferred_i_1570 : label is "lutpair280";
  attribute HLUTNM of power_avg_inferred_i_1571 : label is "lutpair279";
  attribute HLUTNM of power_avg_inferred_i_1572 : label is "lutpair278";
  attribute HLUTNM of power_avg_inferred_i_1573 : label is "lutpair277";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1574 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1575 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1576 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_1577 : label is "lutpair84";
  attribute HLUTNM of power_avg_inferred_i_1578 : label is "lutpair83";
  attribute HLUTNM of power_avg_inferred_i_1579 : label is "lutpair82";
  attribute HLUTNM of power_avg_inferred_i_1580 : label is "lutpair81";
  attribute HLUTNM of power_avg_inferred_i_1581 : label is "lutpair85";
  attribute HLUTNM of power_avg_inferred_i_1582 : label is "lutpair84";
  attribute HLUTNM of power_avg_inferred_i_1583 : label is "lutpair83";
  attribute HLUTNM of power_avg_inferred_i_1584 : label is "lutpair82";
  attribute HLUTNM of power_avg_inferred_i_159 : label is "lutpair362";
  attribute HLUTNM of power_avg_inferred_i_1590 : label is "lutpair133";
  attribute HLUTNM of power_avg_inferred_i_1591 : label is "lutpair496";
  attribute HLUTNM of power_avg_inferred_i_1594 : label is "lutpair134";
  attribute HLUTNM of power_avg_inferred_i_1595 : label is "lutpair133";
  attribute HLUTNM of power_avg_inferred_i_1596 : label is "lutpair496";
  attribute HLUTNM of power_avg_inferred_i_160 : label is "lutpair361";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_161 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_162 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_163 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_164 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1649 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_165 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1658 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_166 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_1663 : label is "lutpair339";
  attribute HLUTNM of power_avg_inferred_i_1664 : label is "lutpair338";
  attribute HLUTNM of power_avg_inferred_i_1665 : label is "lutpair337";
  attribute HLUTNM of power_avg_inferred_i_1666 : label is "lutpair336";
  attribute HLUTNM of power_avg_inferred_i_1667 : label is "lutpair340";
  attribute HLUTNM of power_avg_inferred_i_1668 : label is "lutpair339";
  attribute HLUTNM of power_avg_inferred_i_1669 : label is "lutpair338";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_167 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_1670 : label is "lutpair337";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1671 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1672 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1673 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_1678 : label is "lutpair251";
  attribute HLUTNM of power_avg_inferred_i_1679 : label is "lutpair250";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_168 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_1680 : label is "lutpair249";
  attribute HLUTNM of power_avg_inferred_i_1681 : label is "lutpair248";
  attribute HLUTNM of power_avg_inferred_i_1682 : label is "lutpair252";
  attribute HLUTNM of power_avg_inferred_i_1683 : label is "lutpair251";
  attribute HLUTNM of power_avg_inferred_i_1684 : label is "lutpair250";
  attribute HLUTNM of power_avg_inferred_i_1685 : label is "lutpair249";
  attribute HLUTNM of power_avg_inferred_i_1686 : label is "lutpair193";
  attribute HLUTNM of power_avg_inferred_i_1687 : label is "lutpair192";
  attribute HLUTNM of power_avg_inferred_i_1688 : label is "lutpair191";
  attribute HLUTNM of power_avg_inferred_i_1689 : label is "lutpair190";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_169 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_1690 : label is "lutpair194";
  attribute HLUTNM of power_avg_inferred_i_1691 : label is "lutpair193";
  attribute HLUTNM of power_avg_inferred_i_1692 : label is "lutpair192";
  attribute HLUTNM of power_avg_inferred_i_1693 : label is "lutpair191";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1694 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_1697 : label is "lutpair48";
  attribute HLUTNM of power_avg_inferred_i_1698 : label is "lutpair47";
  attribute HLUTNM of power_avg_inferred_i_1699 : label is "lutpair46";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_170 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_1700 : label is "lutpair45";
  attribute HLUTNM of power_avg_inferred_i_1701 : label is "lutpair49";
  attribute HLUTNM of power_avg_inferred_i_1702 : label is "lutpair48";
  attribute HLUTNM of power_avg_inferred_i_1703 : label is "lutpair47";
  attribute HLUTNM of power_avg_inferred_i_1704 : label is "lutpair46";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_171 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1718 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_1719 : label is "lutpair275";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_172 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_1720 : label is "lutpair274";
  attribute HLUTNM of power_avg_inferred_i_1721 : label is "lutpair273";
  attribute HLUTNM of power_avg_inferred_i_1722 : label is "lutpair272";
  attribute HLUTNM of power_avg_inferred_i_1723 : label is "lutpair276";
  attribute HLUTNM of power_avg_inferred_i_1724 : label is "lutpair275";
  attribute HLUTNM of power_avg_inferred_i_1725 : label is "lutpair274";
  attribute HLUTNM of power_avg_inferred_i_1726 : label is "lutpair273";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1727 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1728 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_173 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_1730 : label is "lutpair80";
  attribute HLUTNM of power_avg_inferred_i_1731 : label is "lutpair79";
  attribute HLUTNM of power_avg_inferred_i_1732 : label is "lutpair78";
  attribute HLUTNM of power_avg_inferred_i_1733 : label is "lutpair77";
  attribute HLUTNM of power_avg_inferred_i_1734 : label is "lutpair81";
  attribute HLUTNM of power_avg_inferred_i_1735 : label is "lutpair80";
  attribute HLUTNM of power_avg_inferred_i_1736 : label is "lutpair79";
  attribute HLUTNM of power_avg_inferred_i_1737 : label is "lutpair78";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_174 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_175 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_176 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_177 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_178 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_179 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1792 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_180 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1801 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_181 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_1810 : label is "lutpair247";
  attribute HLUTNM of power_avg_inferred_i_1811 : label is "lutpair246";
  attribute HLUTNM of power_avg_inferred_i_1812 : label is "lutpair245";
  attribute HLUTNM of power_avg_inferred_i_1813 : label is "lutpair244";
  attribute HLUTNM of power_avg_inferred_i_1814 : label is "lutpair248";
  attribute HLUTNM of power_avg_inferred_i_1815 : label is "lutpair247";
  attribute HLUTNM of power_avg_inferred_i_1816 : label is "lutpair246";
  attribute HLUTNM of power_avg_inferred_i_1817 : label is "lutpair245";
  attribute HLUTNM of power_avg_inferred_i_1818 : label is "lutpair189";
  attribute HLUTNM of power_avg_inferred_i_1819 : label is "lutpair188";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_182 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_1820 : label is "lutpair187";
  attribute HLUTNM of power_avg_inferred_i_1821 : label is "lutpair186";
  attribute HLUTNM of power_avg_inferred_i_1822 : label is "lutpair190";
  attribute HLUTNM of power_avg_inferred_i_1823 : label is "lutpair189";
  attribute HLUTNM of power_avg_inferred_i_1824 : label is "lutpair188";
  attribute HLUTNM of power_avg_inferred_i_1825 : label is "lutpair187";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1826 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_1829 : label is "lutpair44";
  attribute HLUTNM of power_avg_inferred_i_183 : label is "lutpair299";
  attribute HLUTNM of power_avg_inferred_i_1830 : label is "lutpair43";
  attribute HLUTNM of power_avg_inferred_i_1831 : label is "lutpair42";
  attribute HLUTNM of power_avg_inferred_i_1832 : label is "lutpair41";
  attribute HLUTNM of power_avg_inferred_i_1833 : label is "lutpair45";
  attribute HLUTNM of power_avg_inferred_i_1834 : label is "lutpair44";
  attribute HLUTNM of power_avg_inferred_i_1835 : label is "lutpair43";
  attribute HLUTNM of power_avg_inferred_i_1836 : label is "lutpair42";
  attribute HLUTNM of power_avg_inferred_i_184 : label is "lutpair298";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1849 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_185 : label is "lutpair297";
  attribute HLUTNM of power_avg_inferred_i_1850 : label is "lutpair271";
  attribute HLUTNM of power_avg_inferred_i_1851 : label is "lutpair499";
  attribute HLUTNM of power_avg_inferred_i_1854 : label is "lutpair272";
  attribute HLUTNM of power_avg_inferred_i_1855 : label is "lutpair271";
  attribute HLUTNM of power_avg_inferred_i_1856 : label is "lutpair499";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1858 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1859 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_186 : label is "lutpair296";
  attribute HLUTNM of power_avg_inferred_i_1861 : label is "lutpair76";
  attribute HLUTNM of power_avg_inferred_i_1862 : label is "lutpair75";
  attribute HLUTNM of power_avg_inferred_i_1863 : label is "lutpair74";
  attribute HLUTNM of power_avg_inferred_i_1864 : label is "lutpair73";
  attribute HLUTNM of power_avg_inferred_i_1865 : label is "lutpair77";
  attribute HLUTNM of power_avg_inferred_i_1866 : label is "lutpair76";
  attribute HLUTNM of power_avg_inferred_i_1867 : label is "lutpair75";
  attribute HLUTNM of power_avg_inferred_i_1868 : label is "lutpair74";
  attribute HLUTNM of power_avg_inferred_i_187 : label is "lutpair300";
  attribute HLUTNM of power_avg_inferred_i_188 : label is "lutpair299";
  attribute HLUTNM of power_avg_inferred_i_189 : label is "lutpair298";
  attribute HLUTNM of power_avg_inferred_i_190 : label is "lutpair297";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_191 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1913 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_192 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1922 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_1927 : label is "lutpair40";
  attribute HLUTNM of power_avg_inferred_i_1928 : label is "lutpair39";
  attribute HLUTNM of power_avg_inferred_i_1929 : label is "lutpair38";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_193 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_1930 : label is "lutpair37";
  attribute HLUTNM of power_avg_inferred_i_1931 : label is "lutpair41";
  attribute HLUTNM of power_avg_inferred_i_1932 : label is "lutpair40";
  attribute HLUTNM of power_avg_inferred_i_1933 : label is "lutpair39";
  attribute HLUTNM of power_avg_inferred_i_1934 : label is "lutpair38";
  attribute HLUTNM of power_avg_inferred_i_194 : label is "lutpair243";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1943 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_195 : label is "lutpair242";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1952 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1953 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_1954 : label is "lutpair72";
  attribute HLUTNM of power_avg_inferred_i_1955 : label is "lutpair71";
  attribute HLUTNM of power_avg_inferred_i_1956 : label is "lutpair70";
  attribute HLUTNM of power_avg_inferred_i_1957 : label is "lutpair69";
  attribute HLUTNM of power_avg_inferred_i_1958 : label is "lutpair73";
  attribute HLUTNM of power_avg_inferred_i_1959 : label is "lutpair72";
  attribute HLUTNM of power_avg_inferred_i_196 : label is "lutpair241";
  attribute HLUTNM of power_avg_inferred_i_1960 : label is "lutpair71";
  attribute HLUTNM of power_avg_inferred_i_1961 : label is "lutpair70";
  attribute HLUTNM of power_avg_inferred_i_197 : label is "lutpair240";
  attribute HLUTNM of power_avg_inferred_i_198 : label is "lutpair244";
  attribute HLUTNM of power_avg_inferred_i_199 : label is "lutpair243";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_1994 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_200 : label is "lutpair242";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_2003 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_2008 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_201 : label is "lutpair241";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_2017 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_2018 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_2019 : label is "lutpair68";
  attribute HLUTNM of power_avg_inferred_i_202 : label is "lutpair185";
  attribute HLUTNM of power_avg_inferred_i_2020 : label is "lutpair67";
  attribute HLUTNM of power_avg_inferred_i_2021 : label is "lutpair66";
  attribute HLUTNM of power_avg_inferred_i_2022 : label is "lutpair65";
  attribute HLUTNM of power_avg_inferred_i_2023 : label is "lutpair69";
  attribute HLUTNM of power_avg_inferred_i_2024 : label is "lutpair68";
  attribute HLUTNM of power_avg_inferred_i_2025 : label is "lutpair67";
  attribute HLUTNM of power_avg_inferred_i_2026 : label is "lutpair66";
  attribute HLUTNM of power_avg_inferred_i_203 : label is "lutpair184";
  attribute HLUTNM of power_avg_inferred_i_204 : label is "lutpair183";
  attribute HLUTNM of power_avg_inferred_i_205 : label is "lutpair182";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_2056 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_206 : label is "lutpair186";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_2065 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_207 : label is "lutpair185";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_2070 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_2072 : label is "lutpair498";
  attribute HLUTNM of power_avg_inferred_i_2077 : label is "lutpair498";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_2079 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_208 : label is "lutpair184";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_2080 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_2081 : label is "lutpair64";
  attribute HLUTNM of power_avg_inferred_i_2082 : label is "lutpair63";
  attribute HLUTNM of power_avg_inferred_i_2083 : label is "lutpair62";
  attribute HLUTNM of power_avg_inferred_i_2084 : label is "lutpair495";
  attribute HLUTNM of power_avg_inferred_i_2085 : label is "lutpair65";
  attribute HLUTNM of power_avg_inferred_i_2086 : label is "lutpair64";
  attribute HLUTNM of power_avg_inferred_i_2087 : label is "lutpair63";
  attribute HLUTNM of power_avg_inferred_i_2088 : label is "lutpair62";
  attribute HLUTNM of power_avg_inferred_i_209 : label is "lutpair183";
  attribute HLUTNM of power_avg_inferred_i_210 : label is "lutpair132";
  attribute HLUTNM of power_avg_inferred_i_211 : label is "lutpair131";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_2118 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_212 : label is "lutpair130";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_2127 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_213 : label is "lutpair129";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_2141 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_2147 : label is "lutpair495";
  attribute HLUTNM of power_avg_inferred_i_216 : label is "lutpair131";
  attribute HLUTNM of power_avg_inferred_i_217 : label is "lutpair130";
  attribute HLUTNM of power_avg_inferred_i_218 : label is "lutpair239";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_2181 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_219 : label is "lutpair238";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_2190 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_2195 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_220 : label is "lutpair237";
  attribute HLUTNM of power_avg_inferred_i_221 : label is "lutpair236";
  attribute HLUTNM of power_avg_inferred_i_222 : label is "lutpair240";
  attribute HLUTNM of power_avg_inferred_i_223 : label is "lutpair239";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_2231 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_224 : label is "lutpair238";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_2240 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_2245 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_225 : label is "lutpair237";
  attribute HLUTNM of power_avg_inferred_i_226 : label is "lutpair181";
  attribute HLUTNM of power_avg_inferred_i_227 : label is "lutpair180";
  attribute HLUTNM of power_avg_inferred_i_228 : label is "lutpair179";
  attribute HLUTNM of power_avg_inferred_i_229 : label is "lutpair178";
  attribute HLUTNM of power_avg_inferred_i_230 : label is "lutpair182";
  attribute HLUTNM of power_avg_inferred_i_231 : label is "lutpair181";
  attribute HLUTNM of power_avg_inferred_i_232 : label is "lutpair180";
  attribute HLUTNM of power_avg_inferred_i_233 : label is "lutpair179";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_238 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_247 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_252 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_253 : label is "lutpair359";
  attribute HLUTNM of power_avg_inferred_i_254 : label is "lutpair358";
  attribute HLUTNM of power_avg_inferred_i_255 : label is "lutpair357";
  attribute HLUTNM of power_avg_inferred_i_256 : label is "lutpair356";
  attribute HLUTNM of power_avg_inferred_i_257 : label is "lutpair360";
  attribute HLUTNM of power_avg_inferred_i_258 : label is "lutpair359";
  attribute HLUTNM of power_avg_inferred_i_259 : label is "lutpair358";
  attribute HLUTNM of power_avg_inferred_i_260 : label is "lutpair357";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_261 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_262 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_263 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_264 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_265 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_266 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_267 : label is "lutpair128";
  attribute HLUTNM of power_avg_inferred_i_268 : label is "lutpair127";
  attribute HLUTNM of power_avg_inferred_i_269 : label is "lutpair126";
  attribute HLUTNM of power_avg_inferred_i_270 : label is "lutpair125";
  attribute HLUTNM of power_avg_inferred_i_271 : label is "lutpair129";
  attribute HLUTNM of power_avg_inferred_i_272 : label is "lutpair128";
  attribute HLUTNM of power_avg_inferred_i_273 : label is "lutpair127";
  attribute HLUTNM of power_avg_inferred_i_274 : label is "lutpair126";
  attribute HLUTNM of power_avg_inferred_i_275 : label is "lutpair235";
  attribute HLUTNM of power_avg_inferred_i_276 : label is "lutpair234";
  attribute HLUTNM of power_avg_inferred_i_277 : label is "lutpair233";
  attribute HLUTNM of power_avg_inferred_i_278 : label is "lutpair232";
  attribute HLUTNM of power_avg_inferred_i_279 : label is "lutpair236";
  attribute HLUTNM of power_avg_inferred_i_280 : label is "lutpair235";
  attribute HLUTNM of power_avg_inferred_i_281 : label is "lutpair234";
  attribute HLUTNM of power_avg_inferred_i_282 : label is "lutpair233";
  attribute HLUTNM of power_avg_inferred_i_283 : label is "lutpair177";
  attribute HLUTNM of power_avg_inferred_i_284 : label is "lutpair176";
  attribute HLUTNM of power_avg_inferred_i_285 : label is "lutpair175";
  attribute HLUTNM of power_avg_inferred_i_286 : label is "lutpair174";
  attribute HLUTNM of power_avg_inferred_i_287 : label is "lutpair178";
  attribute HLUTNM of power_avg_inferred_i_288 : label is "lutpair177";
  attribute HLUTNM of power_avg_inferred_i_289 : label is "lutpair176";
  attribute HLUTNM of power_avg_inferred_i_290 : label is "lutpair175";
  attribute HLUTNM of power_avg_inferred_i_291 : label is "lutpair124";
  attribute HLUTNM of power_avg_inferred_i_292 : label is "lutpair123";
  attribute HLUTNM of power_avg_inferred_i_293 : label is "lutpair122";
  attribute HLUTNM of power_avg_inferred_i_294 : label is "lutpair121";
  attribute HLUTNM of power_avg_inferred_i_295 : label is "lutpair125";
  attribute HLUTNM of power_avg_inferred_i_296 : label is "lutpair124";
  attribute HLUTNM of power_avg_inferred_i_297 : label is "lutpair123";
  attribute HLUTNM of power_avg_inferred_i_298 : label is "lutpair122";
  attribute HLUTNM of power_avg_inferred_i_299 : label is "lutpair231";
  attribute HLUTNM of power_avg_inferred_i_300 : label is "lutpair230";
  attribute HLUTNM of power_avg_inferred_i_301 : label is "lutpair229";
  attribute HLUTNM of power_avg_inferred_i_302 : label is "lutpair228";
  attribute HLUTNM of power_avg_inferred_i_303 : label is "lutpair232";
  attribute HLUTNM of power_avg_inferred_i_304 : label is "lutpair231";
  attribute HLUTNM of power_avg_inferred_i_305 : label is "lutpair230";
  attribute HLUTNM of power_avg_inferred_i_306 : label is "lutpair229";
  attribute HLUTNM of power_avg_inferred_i_307 : label is "lutpair173";
  attribute HLUTNM of power_avg_inferred_i_308 : label is "lutpair172";
  attribute HLUTNM of power_avg_inferred_i_309 : label is "lutpair171";
  attribute HLUTNM of power_avg_inferred_i_310 : label is "lutpair170";
  attribute HLUTNM of power_avg_inferred_i_311 : label is "lutpair174";
  attribute HLUTNM of power_avg_inferred_i_312 : label is "lutpair173";
  attribute HLUTNM of power_avg_inferred_i_313 : label is "lutpair172";
  attribute HLUTNM of power_avg_inferred_i_314 : label is "lutpair171";
  attribute HLUTNM of power_avg_inferred_i_315 : label is "lutpair120";
  attribute HLUTNM of power_avg_inferred_i_316 : label is "lutpair119";
  attribute HLUTNM of power_avg_inferred_i_317 : label is "lutpair118";
  attribute HLUTNM of power_avg_inferred_i_318 : label is "lutpair117";
  attribute HLUTNM of power_avg_inferred_i_319 : label is "lutpair121";
  attribute HLUTNM of power_avg_inferred_i_320 : label is "lutpair120";
  attribute HLUTNM of power_avg_inferred_i_321 : label is "lutpair119";
  attribute HLUTNM of power_avg_inferred_i_322 : label is "lutpair118";
  attribute HLUTNM of power_avg_inferred_i_323 : label is "lutpair227";
  attribute HLUTNM of power_avg_inferred_i_324 : label is "lutpair226";
  attribute HLUTNM of power_avg_inferred_i_325 : label is "lutpair225";
  attribute HLUTNM of power_avg_inferred_i_326 : label is "lutpair224";
  attribute HLUTNM of power_avg_inferred_i_327 : label is "lutpair228";
  attribute HLUTNM of power_avg_inferred_i_328 : label is "lutpair227";
  attribute HLUTNM of power_avg_inferred_i_329 : label is "lutpair226";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_33 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_330 : label is "lutpair225";
  attribute HLUTNM of power_avg_inferred_i_331 : label is "lutpair169";
  attribute HLUTNM of power_avg_inferred_i_332 : label is "lutpair168";
  attribute HLUTNM of power_avg_inferred_i_333 : label is "lutpair167";
  attribute HLUTNM of power_avg_inferred_i_334 : label is "lutpair166";
  attribute HLUTNM of power_avg_inferred_i_335 : label is "lutpair170";
  attribute HLUTNM of power_avg_inferred_i_336 : label is "lutpair169";
  attribute HLUTNM of power_avg_inferred_i_337 : label is "lutpair168";
  attribute HLUTNM of power_avg_inferred_i_338 : label is "lutpair167";
  attribute HLUTNM of power_avg_inferred_i_339 : label is "lutpair116";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_34 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_340 : label is "lutpair115";
  attribute HLUTNM of power_avg_inferred_i_341 : label is "lutpair114";
  attribute HLUTNM of power_avg_inferred_i_342 : label is "lutpair113";
  attribute HLUTNM of power_avg_inferred_i_343 : label is "lutpair117";
  attribute HLUTNM of power_avg_inferred_i_344 : label is "lutpair116";
  attribute HLUTNM of power_avg_inferred_i_345 : label is "lutpair115";
  attribute HLUTNM of power_avg_inferred_i_346 : label is "lutpair114";
  attribute HLUTNM of power_avg_inferred_i_347 : label is "lutpair223";
  attribute HLUTNM of power_avg_inferred_i_348 : label is "lutpair222";
  attribute HLUTNM of power_avg_inferred_i_349 : label is "lutpair221";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_35 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_350 : label is "lutpair220";
  attribute HLUTNM of power_avg_inferred_i_351 : label is "lutpair224";
  attribute HLUTNM of power_avg_inferred_i_352 : label is "lutpair223";
  attribute HLUTNM of power_avg_inferred_i_353 : label is "lutpair222";
  attribute HLUTNM of power_avg_inferred_i_354 : label is "lutpair221";
  attribute HLUTNM of power_avg_inferred_i_355 : label is "lutpair165";
  attribute HLUTNM of power_avg_inferred_i_356 : label is "lutpair164";
  attribute HLUTNM of power_avg_inferred_i_357 : label is "lutpair163";
  attribute HLUTNM of power_avg_inferred_i_358 : label is "lutpair162";
  attribute HLUTNM of power_avg_inferred_i_359 : label is "lutpair166";
  attribute HLUTNM of power_avg_inferred_i_360 : label is "lutpair165";
  attribute HLUTNM of power_avg_inferred_i_361 : label is "lutpair164";
  attribute HLUTNM of power_avg_inferred_i_362 : label is "lutpair163";
  attribute HLUTNM of power_avg_inferred_i_363 : label is "lutpair112";
  attribute HLUTNM of power_avg_inferred_i_364 : label is "lutpair111";
  attribute HLUTNM of power_avg_inferred_i_365 : label is "lutpair110";
  attribute HLUTNM of power_avg_inferred_i_366 : label is "lutpair109";
  attribute HLUTNM of power_avg_inferred_i_367 : label is "lutpair113";
  attribute HLUTNM of power_avg_inferred_i_368 : label is "lutpair112";
  attribute HLUTNM of power_avg_inferred_i_369 : label is "lutpair111";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_37 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_370 : label is "lutpair110";
  attribute HLUTNM of power_avg_inferred_i_371 : label is "lutpair219";
  attribute HLUTNM of power_avg_inferred_i_372 : label is "lutpair218";
  attribute HLUTNM of power_avg_inferred_i_373 : label is "lutpair217";
  attribute HLUTNM of power_avg_inferred_i_374 : label is "lutpair216";
  attribute HLUTNM of power_avg_inferred_i_375 : label is "lutpair220";
  attribute HLUTNM of power_avg_inferred_i_376 : label is "lutpair219";
  attribute HLUTNM of power_avg_inferred_i_377 : label is "lutpair218";
  attribute HLUTNM of power_avg_inferred_i_378 : label is "lutpair217";
  attribute HLUTNM of power_avg_inferred_i_379 : label is "lutpair161";
  attribute HLUTNM of power_avg_inferred_i_380 : label is "lutpair160";
  attribute HLUTNM of power_avg_inferred_i_381 : label is "lutpair159";
  attribute HLUTNM of power_avg_inferred_i_382 : label is "lutpair158";
  attribute HLUTNM of power_avg_inferred_i_383 : label is "lutpair162";
  attribute HLUTNM of power_avg_inferred_i_384 : label is "lutpair161";
  attribute HLUTNM of power_avg_inferred_i_385 : label is "lutpair160";
  attribute HLUTNM of power_avg_inferred_i_386 : label is "lutpair159";
  attribute HLUTNM of power_avg_inferred_i_387 : label is "lutpair108";
  attribute HLUTNM of power_avg_inferred_i_388 : label is "lutpair107";
  attribute HLUTNM of power_avg_inferred_i_389 : label is "lutpair106";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_39 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_390 : label is "lutpair105";
  attribute HLUTNM of power_avg_inferred_i_391 : label is "lutpair109";
  attribute HLUTNM of power_avg_inferred_i_392 : label is "lutpair108";
  attribute HLUTNM of power_avg_inferred_i_393 : label is "lutpair107";
  attribute HLUTNM of power_avg_inferred_i_394 : label is "lutpair106";
  attribute HLUTNM of power_avg_inferred_i_395 : label is "lutpair215";
  attribute HLUTNM of power_avg_inferred_i_396 : label is "lutpair214";
  attribute HLUTNM of power_avg_inferred_i_397 : label is "lutpair213";
  attribute HLUTNM of power_avg_inferred_i_398 : label is "lutpair212";
  attribute HLUTNM of power_avg_inferred_i_399 : label is "lutpair216";
  attribute HLUTNM of power_avg_inferred_i_400 : label is "lutpair215";
  attribute HLUTNM of power_avg_inferred_i_401 : label is "lutpair214";
  attribute HLUTNM of power_avg_inferred_i_402 : label is "lutpair213";
  attribute HLUTNM of power_avg_inferred_i_403 : label is "lutpair157";
  attribute HLUTNM of power_avg_inferred_i_404 : label is "lutpair156";
  attribute HLUTNM of power_avg_inferred_i_405 : label is "lutpair155";
  attribute HLUTNM of power_avg_inferred_i_406 : label is "lutpair154";
  attribute HLUTNM of power_avg_inferred_i_407 : label is "lutpair158";
  attribute HLUTNM of power_avg_inferred_i_408 : label is "lutpair157";
  attribute HLUTNM of power_avg_inferred_i_409 : label is "lutpair156";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_41 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_410 : label is "lutpair155";
  attribute HLUTNM of power_avg_inferred_i_411 : label is "lutpair104";
  attribute HLUTNM of power_avg_inferred_i_412 : label is "lutpair103";
  attribute HLUTNM of power_avg_inferred_i_413 : label is "lutpair102";
  attribute HLUTNM of power_avg_inferred_i_414 : label is "lutpair101";
  attribute HLUTNM of power_avg_inferred_i_415 : label is "lutpair105";
  attribute HLUTNM of power_avg_inferred_i_416 : label is "lutpair104";
  attribute HLUTNM of power_avg_inferred_i_417 : label is "lutpair103";
  attribute HLUTNM of power_avg_inferred_i_418 : label is "lutpair102";
  attribute HLUTNM of power_avg_inferred_i_419 : label is "lutpair211";
  attribute HLUTNM of power_avg_inferred_i_420 : label is "lutpair210";
  attribute HLUTNM of power_avg_inferred_i_421 : label is "lutpair209";
  attribute HLUTNM of power_avg_inferred_i_422 : label is "lutpair208";
  attribute HLUTNM of power_avg_inferred_i_423 : label is "lutpair212";
  attribute HLUTNM of power_avg_inferred_i_424 : label is "lutpair211";
  attribute HLUTNM of power_avg_inferred_i_425 : label is "lutpair210";
  attribute HLUTNM of power_avg_inferred_i_426 : label is "lutpair209";
  attribute HLUTNM of power_avg_inferred_i_427 : label is "lutpair153";
  attribute HLUTNM of power_avg_inferred_i_428 : label is "lutpair152";
  attribute HLUTNM of power_avg_inferred_i_429 : label is "lutpair151";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_43 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_430 : label is "lutpair150";
  attribute HLUTNM of power_avg_inferred_i_431 : label is "lutpair154";
  attribute HLUTNM of power_avg_inferred_i_432 : label is "lutpair153";
  attribute HLUTNM of power_avg_inferred_i_433 : label is "lutpair152";
  attribute HLUTNM of power_avg_inferred_i_434 : label is "lutpair151";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_435 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_436 : label is "lutpair295";
  attribute HLUTNM of power_avg_inferred_i_437 : label is "lutpair294";
  attribute HLUTNM of power_avg_inferred_i_438 : label is "lutpair293";
  attribute HLUTNM of power_avg_inferred_i_439 : label is "lutpair292";
  attribute HLUTNM of power_avg_inferred_i_440 : label is "lutpair296";
  attribute HLUTNM of power_avg_inferred_i_441 : label is "lutpair295";
  attribute HLUTNM of power_avg_inferred_i_442 : label is "lutpair294";
  attribute HLUTNM of power_avg_inferred_i_443 : label is "lutpair293";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_444 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_445 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_446 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_447 : label is "lutpair100";
  attribute HLUTNM of power_avg_inferred_i_448 : label is "lutpair99";
  attribute HLUTNM of power_avg_inferred_i_449 : label is "lutpair98";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_45 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_450 : label is "lutpair97";
  attribute HLUTNM of power_avg_inferred_i_451 : label is "lutpair101";
  attribute HLUTNM of power_avg_inferred_i_452 : label is "lutpair100";
  attribute HLUTNM of power_avg_inferred_i_453 : label is "lutpair99";
  attribute HLUTNM of power_avg_inferred_i_454 : label is "lutpair98";
  attribute HLUTNM of power_avg_inferred_i_455 : label is "lutpair207";
  attribute HLUTNM of power_avg_inferred_i_456 : label is "lutpair206";
  attribute HLUTNM of power_avg_inferred_i_457 : label is "lutpair205";
  attribute HLUTNM of power_avg_inferred_i_458 : label is "lutpair204";
  attribute HLUTNM of power_avg_inferred_i_459 : label is "lutpair208";
  attribute HLUTNM of power_avg_inferred_i_460 : label is "lutpair207";
  attribute HLUTNM of power_avg_inferred_i_461 : label is "lutpair206";
  attribute HLUTNM of power_avg_inferred_i_462 : label is "lutpair205";
  attribute HLUTNM of power_avg_inferred_i_463 : label is "lutpair149";
  attribute HLUTNM of power_avg_inferred_i_464 : label is "lutpair148";
  attribute HLUTNM of power_avg_inferred_i_465 : label is "lutpair147";
  attribute HLUTNM of power_avg_inferred_i_466 : label is "lutpair146";
  attribute HLUTNM of power_avg_inferred_i_467 : label is "lutpair150";
  attribute HLUTNM of power_avg_inferred_i_468 : label is "lutpair149";
  attribute HLUTNM of power_avg_inferred_i_469 : label is "lutpair148";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_47 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_470 : label is "lutpair147";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_471 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_474 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_486 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_49 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_492 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_501 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_506 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_507 : label is "lutpair355";
  attribute HLUTNM of power_avg_inferred_i_508 : label is "lutpair354";
  attribute HLUTNM of power_avg_inferred_i_509 : label is "lutpair353";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_51 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_510 : label is "lutpair352";
  attribute HLUTNM of power_avg_inferred_i_511 : label is "lutpair356";
  attribute HLUTNM of power_avg_inferred_i_512 : label is "lutpair355";
  attribute HLUTNM of power_avg_inferred_i_513 : label is "lutpair354";
  attribute HLUTNM of power_avg_inferred_i_514 : label is "lutpair353";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_515 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_516 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_517 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_518 : label is "lutpair270";
  attribute HLUTNM of power_avg_inferred_i_519 : label is "lutpair269";
  attribute HLUTNM of power_avg_inferred_i_52 : label is "lutpair335";
  attribute HLUTNM of power_avg_inferred_i_520 : label is "lutpair268";
  attribute HLUTNM of power_avg_inferred_i_523 : label is "lutpair270";
  attribute HLUTNM of power_avg_inferred_i_524 : label is "lutpair269";
  attribute HLUTNM of power_avg_inferred_i_525 : label is "lutpair202";
  attribute HLUTNM of power_avg_inferred_i_528 : label is "lutpair202";
  attribute HLUTNM of power_avg_inferred_i_53 : label is "lutpair334";
  attribute HLUTNM of power_avg_inferred_i_531 : label is "lutpair132";
  attribute HLUTNM of power_avg_inferred_i_534 : label is "lutpair267";
  attribute HLUTNM of power_avg_inferred_i_535 : label is "lutpair266";
  attribute HLUTNM of power_avg_inferred_i_536 : label is "lutpair265";
  attribute HLUTNM of power_avg_inferred_i_537 : label is "lutpair264";
  attribute HLUTNM of power_avg_inferred_i_538 : label is "lutpair268";
  attribute HLUTNM of power_avg_inferred_i_539 : label is "lutpair267";
  attribute HLUTNM of power_avg_inferred_i_54 : label is "lutpair333";
  attribute HLUTNM of power_avg_inferred_i_540 : label is "lutpair266";
  attribute HLUTNM of power_avg_inferred_i_541 : label is "lutpair265";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_548 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_55 : label is "lutpair332";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_556 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_56 : label is "lutpair336";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_564 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_57 : label is "lutpair335";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_573 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_58 : label is "lutpair334";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_582 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_59 : label is "lutpair333";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_591 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_60 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_600 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_606 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_607 : label is "lutpair291";
  attribute HLUTNM of power_avg_inferred_i_608 : label is "lutpair290";
  attribute HLUTNM of power_avg_inferred_i_609 : label is "lutpair289";
  attribute HLUTNM of power_avg_inferred_i_610 : label is "lutpair288";
  attribute HLUTNM of power_avg_inferred_i_611 : label is "lutpair292";
  attribute HLUTNM of power_avg_inferred_i_612 : label is "lutpair291";
  attribute HLUTNM of power_avg_inferred_i_613 : label is "lutpair290";
  attribute HLUTNM of power_avg_inferred_i_614 : label is "lutpair289";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_615 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_616 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_617 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_618 : label is "lutpair96";
  attribute HLUTNM of power_avg_inferred_i_619 : label is "lutpair95";
  attribute HLUTNM of power_avg_inferred_i_620 : label is "lutpair94";
  attribute HLUTNM of power_avg_inferred_i_621 : label is "lutpair93";
  attribute HLUTNM of power_avg_inferred_i_622 : label is "lutpair97";
  attribute HLUTNM of power_avg_inferred_i_623 : label is "lutpair96";
  attribute HLUTNM of power_avg_inferred_i_624 : label is "lutpair95";
  attribute HLUTNM of power_avg_inferred_i_625 : label is "lutpair94";
  attribute HLUTNM of power_avg_inferred_i_626 : label is "lutpair203";
  attribute HLUTNM of power_avg_inferred_i_627 : label is "lutpair497";
  attribute HLUTNM of power_avg_inferred_i_630 : label is "lutpair204";
  attribute HLUTNM of power_avg_inferred_i_631 : label is "lutpair203";
  attribute HLUTNM of power_avg_inferred_i_632 : label is "lutpair497";
  attribute HLUTNM of power_avg_inferred_i_634 : label is "lutpair145";
  attribute HLUTNM of power_avg_inferred_i_635 : label is "lutpair144";
  attribute HLUTNM of power_avg_inferred_i_636 : label is "lutpair143";
  attribute HLUTNM of power_avg_inferred_i_637 : label is "lutpair142";
  attribute HLUTNM of power_avg_inferred_i_638 : label is "lutpair146";
  attribute HLUTNM of power_avg_inferred_i_639 : label is "lutpair145";
  attribute HLUTNM of power_avg_inferred_i_640 : label is "lutpair144";
  attribute HLUTNM of power_avg_inferred_i_641 : label is "lutpair143";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_645 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_65 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_651 : label is "lutpair36";
  attribute HLUTNM of power_avg_inferred_i_652 : label is "lutpair35";
  attribute HLUTNM of power_avg_inferred_i_653 : label is "lutpair34";
  attribute HLUTNM of power_avg_inferred_i_654 : label is "lutpair33";
  attribute HLUTNM of power_avg_inferred_i_655 : label is "lutpair37";
  attribute HLUTNM of power_avg_inferred_i_656 : label is "lutpair36";
  attribute HLUTNM of power_avg_inferred_i_657 : label is "lutpair35";
  attribute HLUTNM of power_avg_inferred_i_658 : label is "lutpair34";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_66 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_67 : label is "lutpair331";
  attribute HLUTNM of power_avg_inferred_i_675 : label is "lutpair32";
  attribute HLUTNM of power_avg_inferred_i_676 : label is "lutpair31";
  attribute HLUTNM of power_avg_inferred_i_677 : label is "lutpair30";
  attribute HLUTNM of power_avg_inferred_i_678 : label is "lutpair29";
  attribute HLUTNM of power_avg_inferred_i_679 : label is "lutpair33";
  attribute HLUTNM of power_avg_inferred_i_68 : label is "lutpair330";
  attribute HLUTNM of power_avg_inferred_i_680 : label is "lutpair32";
  attribute HLUTNM of power_avg_inferred_i_681 : label is "lutpair31";
  attribute HLUTNM of power_avg_inferred_i_682 : label is "lutpair30";
  attribute HLUTNM of power_avg_inferred_i_69 : label is "lutpair329";
  attribute HLUTNM of power_avg_inferred_i_70 : label is "lutpair328";
  attribute HLUTNM of power_avg_inferred_i_71 : label is "lutpair332";
  attribute HLUTNM of power_avg_inferred_i_72 : label is "lutpair331";
  attribute HLUTNM of power_avg_inferred_i_73 : label is "lutpair330";
  attribute HLUTNM of power_avg_inferred_i_74 : label is "lutpair329";
  attribute HLUTNM of power_avg_inferred_i_75 : label is "lutpair327";
  attribute HLUTNM of power_avg_inferred_i_755 : label is "lutpair28";
  attribute HLUTNM of power_avg_inferred_i_756 : label is "lutpair27";
  attribute HLUTNM of power_avg_inferred_i_757 : label is "lutpair26";
  attribute HLUTNM of power_avg_inferred_i_758 : label is "lutpair25";
  attribute HLUTNM of power_avg_inferred_i_759 : label is "lutpair29";
  attribute HLUTNM of power_avg_inferred_i_76 : label is "lutpair326";
  attribute HLUTNM of power_avg_inferred_i_760 : label is "lutpair28";
  attribute HLUTNM of power_avg_inferred_i_761 : label is "lutpair27";
  attribute HLUTNM of power_avg_inferred_i_762 : label is "lutpair26";
  attribute HLUTNM of power_avg_inferred_i_77 : label is "lutpair325";
  attribute HLUTNM of power_avg_inferred_i_78 : label is "lutpair324";
  attribute HLUTNM of power_avg_inferred_i_79 : label is "lutpair328";
  attribute HLUTNM of power_avg_inferred_i_80 : label is "lutpair327";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_803 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_81 : label is "lutpair326";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_812 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_817 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_818 : label is "lutpair351";
  attribute HLUTNM of power_avg_inferred_i_819 : label is "lutpair350";
  attribute HLUTNM of power_avg_inferred_i_82 : label is "lutpair325";
  attribute HLUTNM of power_avg_inferred_i_820 : label is "lutpair349";
  attribute HLUTNM of power_avg_inferred_i_821 : label is "lutpair348";
  attribute HLUTNM of power_avg_inferred_i_822 : label is "lutpair352";
  attribute HLUTNM of power_avg_inferred_i_823 : label is "lutpair351";
  attribute HLUTNM of power_avg_inferred_i_824 : label is "lutpair350";
  attribute HLUTNM of power_avg_inferred_i_825 : label is "lutpair349";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_826 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_827 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_828 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_83 : label is "lutpair323";
  attribute HLUTNM of power_avg_inferred_i_833 : label is "lutpair263";
  attribute HLUTNM of power_avg_inferred_i_834 : label is "lutpair262";
  attribute HLUTNM of power_avg_inferred_i_835 : label is "lutpair261";
  attribute HLUTNM of power_avg_inferred_i_836 : label is "lutpair260";
  attribute HLUTNM of power_avg_inferred_i_837 : label is "lutpair264";
  attribute HLUTNM of power_avg_inferred_i_838 : label is "lutpair263";
  attribute HLUTNM of power_avg_inferred_i_839 : label is "lutpair262";
  attribute HLUTNM of power_avg_inferred_i_84 : label is "lutpair322";
  attribute HLUTNM of power_avg_inferred_i_840 : label is "lutpair261";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_845 : label is 35;
  attribute ADDER_THRESHOLD of power_avg_inferred_i_849 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_85 : label is "lutpair321";
  attribute ADDER_THRESHOLD of power_avg_inferred_i_853 : label is 35;
  attribute HLUTNM of power_avg_inferred_i_86 : label is "lutpair320";
  attribute HLUTNM of power_avg_inferred_i_863 : label is "lutpair24";
  attribute HLUTNM of power_avg_inferred_i_864 : label is "lutpair23";
  attribute HLUTNM of power_avg_inferred_i_865 : label is "lutpair22";
  attribute HLUTNM of power_avg_inferred_i_866 : label is "lutpair21";
  attribute HLUTNM of power_avg_inferred_i_867 : label is "lutpair25";
  attribute HLUTNM of power_avg_inferred_i_868 : label is "lutpair24";
  attribute HLUTNM of power_avg_inferred_i_869 : label is "lutpair23";
  attribute HLUTNM of power_avg_inferred_i_87 : label is "lutpair324";
  attribute HLUTNM of power_avg_inferred_i_870 : label is "lutpair22";
  attribute HLUTNM of power_avg_inferred_i_88 : label is "lutpair323";
  attribute HLUTNM of power_avg_inferred_i_89 : label is "lutpair322";
  attribute HLUTNM of power_avg_inferred_i_90 : label is "lutpair321";
  attribute HLUTNM of power_avg_inferred_i_91 : label is "lutpair319";
  attribute HLUTNM of power_avg_inferred_i_910 : label is "lutpair20";
  attribute HLUTNM of power_avg_inferred_i_911 : label is "lutpair19";
  attribute HLUTNM of power_avg_inferred_i_912 : label is "lutpair18";
  attribute HLUTNM of power_avg_inferred_i_913 : label is "lutpair17";
  attribute HLUTNM of power_avg_inferred_i_914 : label is "lutpair21";
  attribute HLUTNM of power_avg_inferred_i_915 : label is "lutpair20";
  attribute HLUTNM of power_avg_inferred_i_916 : label is "lutpair19";
  attribute HLUTNM of power_avg_inferred_i_917 : label is "lutpair18";
  attribute HLUTNM of power_avg_inferred_i_92 : label is "lutpair318";
  attribute HLUTNM of power_avg_inferred_i_93 : label is "lutpair317";
  attribute HLUTNM of power_avg_inferred_i_94 : label is "lutpair316";
  attribute HLUTNM of power_avg_inferred_i_95 : label is "lutpair320";
  attribute HLUTNM of power_avg_inferred_i_954 : label is "lutpair16";
  attribute HLUTNM of power_avg_inferred_i_955 : label is "lutpair15";
  attribute HLUTNM of power_avg_inferred_i_956 : label is "lutpair14";
  attribute HLUTNM of power_avg_inferred_i_957 : label is "lutpair13";
  attribute HLUTNM of power_avg_inferred_i_958 : label is "lutpair17";
  attribute HLUTNM of power_avg_inferred_i_959 : label is "lutpair16";
  attribute HLUTNM of power_avg_inferred_i_96 : label is "lutpair319";
  attribute HLUTNM of power_avg_inferred_i_960 : label is "lutpair15";
  attribute HLUTNM of power_avg_inferred_i_961 : label is "lutpair14";
  attribute HLUTNM of power_avg_inferred_i_97 : label is "lutpair318";
  attribute HLUTNM of power_avg_inferred_i_98 : label is "lutpair317";
  attribute HLUTNM of power_avg_inferred_i_99 : label is "lutpair315";
  attribute ADDER_THRESHOLD of sum_inferred_i_1 : label is 35;
  attribute ADDER_THRESHOLD of sum_inferred_i_10 : label is 35;
  attribute ADDER_THRESHOLD of sum_inferred_i_100 : label is 35;
  attribute ADDER_THRESHOLD of sum_inferred_i_101 : label is 35;
  attribute ADDER_THRESHOLD of sum_inferred_i_107 : label is 35;
  attribute ADDER_THRESHOLD of sum_inferred_i_11 : label is 35;
  attribute ADDER_THRESHOLD of sum_inferred_i_110 : label is 35;
  attribute ADDER_THRESHOLD of sum_inferred_i_113 : label is 35;
  attribute ADDER_THRESHOLD of sum_inferred_i_116 : label is 35;
  attribute ADDER_THRESHOLD of sum_inferred_i_119 : label is 35;
  attribute ADDER_THRESHOLD of sum_inferred_i_12 : label is 35;
  attribute ADDER_THRESHOLD of sum_inferred_i_122 : label is 35;
  attribute ADDER_THRESHOLD of sum_inferred_i_125 : label is 35;
  attribute HLUTNM of sum_inferred_i_128 : label is "lutpair517";
  attribute HLUTNM of sum_inferred_i_129 : label is "lutpair516";
  attribute ADDER_THRESHOLD of sum_inferred_i_13 : label is 35;
  attribute HLUTNM of sum_inferred_i_130 : label is "lutpair515";
  attribute HLUTNM of sum_inferred_i_131 : label is "lutpair468";
  attribute HLUTNM of sum_inferred_i_133 : label is "lutpair517";
  attribute HLUTNM of sum_inferred_i_134 : label is "lutpair516";
  attribute HLUTNM of sum_inferred_i_135 : label is "lutpair515";
  attribute ADDER_THRESHOLD of sum_inferred_i_136 : label is 35;
  attribute ADDER_THRESHOLD of sum_inferred_i_14 : label is 35;
  attribute HLUTNM of sum_inferred_i_140 : label is "lutpair446";
  attribute HLUTNM of sum_inferred_i_141 : label is "lutpair445";
  attribute HLUTNM of sum_inferred_i_142 : label is "lutpair444";
  attribute HLUTNM of sum_inferred_i_143 : label is "lutpair443";
  attribute HLUTNM of sum_inferred_i_145 : label is "lutpair446";
  attribute HLUTNM of sum_inferred_i_146 : label is "lutpair445";
  attribute HLUTNM of sum_inferred_i_147 : label is "lutpair444";
  attribute HLUTNM of sum_inferred_i_148 : label is "lutpair415";
  attribute HLUTNM of sum_inferred_i_149 : label is "lutpair414";
  attribute ADDER_THRESHOLD of sum_inferred_i_15 : label is 35;
  attribute HLUTNM of sum_inferred_i_150 : label is "lutpair413";
  attribute HLUTNM of sum_inferred_i_151 : label is "lutpair412";
  attribute HLUTNM of sum_inferred_i_153 : label is "lutpair415";
  attribute HLUTNM of sum_inferred_i_154 : label is "lutpair414";
  attribute HLUTNM of sum_inferred_i_155 : label is "lutpair413";
  attribute HLUTNM of sum_inferred_i_156 : label is "lutpair467";
  attribute HLUTNM of sum_inferred_i_157 : label is "lutpair466";
  attribute HLUTNM of sum_inferred_i_158 : label is "lutpair465";
  attribute HLUTNM of sum_inferred_i_159 : label is "lutpair464";
  attribute ADDER_THRESHOLD of sum_inferred_i_16 : label is 35;
  attribute HLUTNM of sum_inferred_i_160 : label is "lutpair468";
  attribute HLUTNM of sum_inferred_i_161 : label is "lutpair467";
  attribute HLUTNM of sum_inferred_i_162 : label is "lutpair466";
  attribute HLUTNM of sum_inferred_i_163 : label is "lutpair465";
  attribute HLUTNM of sum_inferred_i_164 : label is "lutpair442";
  attribute HLUTNM of sum_inferred_i_165 : label is "lutpair441";
  attribute HLUTNM of sum_inferred_i_166 : label is "lutpair440";
  attribute HLUTNM of sum_inferred_i_167 : label is "lutpair439";
  attribute HLUTNM of sum_inferred_i_168 : label is "lutpair443";
  attribute HLUTNM of sum_inferred_i_169 : label is "lutpair442";
  attribute ADDER_THRESHOLD of sum_inferred_i_17 : label is 35;
  attribute HLUTNM of sum_inferred_i_170 : label is "lutpair441";
  attribute HLUTNM of sum_inferred_i_171 : label is "lutpair440";
  attribute HLUTNM of sum_inferred_i_172 : label is "lutpair411";
  attribute HLUTNM of sum_inferred_i_173 : label is "lutpair410";
  attribute HLUTNM of sum_inferred_i_174 : label is "lutpair409";
  attribute HLUTNM of sum_inferred_i_175 : label is "lutpair408";
  attribute HLUTNM of sum_inferred_i_176 : label is "lutpair412";
  attribute HLUTNM of sum_inferred_i_177 : label is "lutpair411";
  attribute HLUTNM of sum_inferred_i_178 : label is "lutpair410";
  attribute HLUTNM of sum_inferred_i_179 : label is "lutpair409";
  attribute ADDER_THRESHOLD of sum_inferred_i_18 : label is 35;
  attribute HLUTNM of sum_inferred_i_180 : label is "lutpair463";
  attribute HLUTNM of sum_inferred_i_181 : label is "lutpair462";
  attribute HLUTNM of sum_inferred_i_182 : label is "lutpair461";
  attribute HLUTNM of sum_inferred_i_183 : label is "lutpair460";
  attribute HLUTNM of sum_inferred_i_184 : label is "lutpair464";
  attribute HLUTNM of sum_inferred_i_185 : label is "lutpair463";
  attribute HLUTNM of sum_inferred_i_186 : label is "lutpair462";
  attribute HLUTNM of sum_inferred_i_187 : label is "lutpair461";
  attribute HLUTNM of sum_inferred_i_188 : label is "lutpair438";
  attribute HLUTNM of sum_inferred_i_189 : label is "lutpair437";
  attribute ADDER_THRESHOLD of sum_inferred_i_19 : label is 35;
  attribute HLUTNM of sum_inferred_i_190 : label is "lutpair436";
  attribute HLUTNM of sum_inferred_i_191 : label is "lutpair435";
  attribute HLUTNM of sum_inferred_i_192 : label is "lutpair439";
  attribute HLUTNM of sum_inferred_i_193 : label is "lutpair438";
  attribute HLUTNM of sum_inferred_i_194 : label is "lutpair437";
  attribute HLUTNM of sum_inferred_i_195 : label is "lutpair436";
  attribute HLUTNM of sum_inferred_i_196 : label is "lutpair407";
  attribute HLUTNM of sum_inferred_i_197 : label is "lutpair406";
  attribute HLUTNM of sum_inferred_i_198 : label is "lutpair405";
  attribute HLUTNM of sum_inferred_i_199 : label is "lutpair404";
  attribute ADDER_THRESHOLD of sum_inferred_i_2 : label is 35;
  attribute ADDER_THRESHOLD of sum_inferred_i_20 : label is 35;
  attribute HLUTNM of sum_inferred_i_200 : label is "lutpair408";
  attribute HLUTNM of sum_inferred_i_201 : label is "lutpair407";
  attribute HLUTNM of sum_inferred_i_202 : label is "lutpair406";
  attribute HLUTNM of sum_inferred_i_203 : label is "lutpair405";
  attribute HLUTNM of sum_inferred_i_204 : label is "lutpair514";
  attribute HLUTNM of sum_inferred_i_205 : label is "lutpair513";
  attribute HLUTNM of sum_inferred_i_206 : label is "lutpair512";
  attribute HLUTNM of sum_inferred_i_207 : label is "lutpair459";
  attribute HLUTNM of sum_inferred_i_208 : label is "lutpair460";
  attribute HLUTNM of sum_inferred_i_209 : label is "lutpair514";
  attribute ADDER_THRESHOLD of sum_inferred_i_21 : label is 35;
  attribute HLUTNM of sum_inferred_i_210 : label is "lutpair513";
  attribute HLUTNM of sum_inferred_i_211 : label is "lutpair512";
  attribute HLUTNM of sum_inferred_i_212 : label is "lutpair434";
  attribute HLUTNM of sum_inferred_i_213 : label is "lutpair433";
  attribute HLUTNM of sum_inferred_i_214 : label is "lutpair432";
  attribute HLUTNM of sum_inferred_i_215 : label is "lutpair431";
  attribute HLUTNM of sum_inferred_i_216 : label is "lutpair435";
  attribute HLUTNM of sum_inferred_i_217 : label is "lutpair434";
  attribute HLUTNM of sum_inferred_i_218 : label is "lutpair433";
  attribute HLUTNM of sum_inferred_i_219 : label is "lutpair432";
  attribute ADDER_THRESHOLD of sum_inferred_i_22 : label is 35;
  attribute HLUTNM of sum_inferred_i_220 : label is "lutpair403";
  attribute HLUTNM of sum_inferred_i_221 : label is "lutpair402";
  attribute HLUTNM of sum_inferred_i_222 : label is "lutpair401";
  attribute HLUTNM of sum_inferred_i_223 : label is "lutpair400";
  attribute HLUTNM of sum_inferred_i_224 : label is "lutpair404";
  attribute HLUTNM of sum_inferred_i_225 : label is "lutpair403";
  attribute HLUTNM of sum_inferred_i_226 : label is "lutpair402";
  attribute HLUTNM of sum_inferred_i_227 : label is "lutpair401";
  attribute HLUTNM of sum_inferred_i_228 : label is "lutpair458";
  attribute HLUTNM of sum_inferred_i_229 : label is "lutpair457";
  attribute ADDER_THRESHOLD of sum_inferred_i_23 : label is 35;
  attribute HLUTNM of sum_inferred_i_230 : label is "lutpair456";
  attribute HLUTNM of sum_inferred_i_231 : label is "lutpair455";
  attribute HLUTNM of sum_inferred_i_232 : label is "lutpair459";
  attribute HLUTNM of sum_inferred_i_233 : label is "lutpair458";
  attribute HLUTNM of sum_inferred_i_234 : label is "lutpair457";
  attribute HLUTNM of sum_inferred_i_235 : label is "lutpair456";
  attribute HLUTNM of sum_inferred_i_236 : label is "lutpair430";
  attribute HLUTNM of sum_inferred_i_237 : label is "lutpair429";
  attribute HLUTNM of sum_inferred_i_238 : label is "lutpair428";
  attribute HLUTNM of sum_inferred_i_239 : label is "lutpair427";
  attribute ADDER_THRESHOLD of sum_inferred_i_24 : label is 35;
  attribute HLUTNM of sum_inferred_i_240 : label is "lutpair431";
  attribute HLUTNM of sum_inferred_i_241 : label is "lutpair430";
  attribute HLUTNM of sum_inferred_i_242 : label is "lutpair429";
  attribute HLUTNM of sum_inferred_i_243 : label is "lutpair428";
  attribute HLUTNM of sum_inferred_i_244 : label is "lutpair399";
  attribute HLUTNM of sum_inferred_i_245 : label is "lutpair398";
  attribute HLUTNM of sum_inferred_i_246 : label is "lutpair397";
  attribute HLUTNM of sum_inferred_i_247 : label is "lutpair396";
  attribute HLUTNM of sum_inferred_i_248 : label is "lutpair400";
  attribute HLUTNM of sum_inferred_i_249 : label is "lutpair399";
  attribute HLUTNM of sum_inferred_i_25 : label is "lutpair524";
  attribute HLUTNM of sum_inferred_i_250 : label is "lutpair398";
  attribute HLUTNM of sum_inferred_i_251 : label is "lutpair397";
  attribute HLUTNM of sum_inferred_i_252 : label is "lutpair454";
  attribute HLUTNM of sum_inferred_i_253 : label is "lutpair453";
  attribute HLUTNM of sum_inferred_i_254 : label is "lutpair452";
  attribute HLUTNM of sum_inferred_i_255 : label is "lutpair451";
  attribute HLUTNM of sum_inferred_i_256 : label is "lutpair455";
  attribute HLUTNM of sum_inferred_i_257 : label is "lutpair454";
  attribute HLUTNM of sum_inferred_i_258 : label is "lutpair453";
  attribute HLUTNM of sum_inferred_i_259 : label is "lutpair452";
  attribute HLUTNM of sum_inferred_i_26 : label is "lutpair494";
  attribute HLUTNM of sum_inferred_i_260 : label is "lutpair426";
  attribute HLUTNM of sum_inferred_i_261 : label is "lutpair425";
  attribute HLUTNM of sum_inferred_i_262 : label is "lutpair424";
  attribute HLUTNM of sum_inferred_i_263 : label is "lutpair423";
  attribute HLUTNM of sum_inferred_i_264 : label is "lutpair427";
  attribute HLUTNM of sum_inferred_i_265 : label is "lutpair426";
  attribute HLUTNM of sum_inferred_i_266 : label is "lutpair425";
  attribute HLUTNM of sum_inferred_i_267 : label is "lutpair424";
  attribute HLUTNM of sum_inferred_i_268 : label is "lutpair395";
  attribute HLUTNM of sum_inferred_i_269 : label is "lutpair394";
  attribute HLUTNM of sum_inferred_i_270 : label is "lutpair393";
  attribute HLUTNM of sum_inferred_i_271 : label is "lutpair392";
  attribute HLUTNM of sum_inferred_i_272 : label is "lutpair396";
  attribute HLUTNM of sum_inferred_i_273 : label is "lutpair395";
  attribute HLUTNM of sum_inferred_i_274 : label is "lutpair394";
  attribute HLUTNM of sum_inferred_i_275 : label is "lutpair393";
  attribute HLUTNM of sum_inferred_i_276 : label is "lutpair511";
  attribute HLUTNM of sum_inferred_i_277 : label is "lutpair510";
  attribute HLUTNM of sum_inferred_i_278 : label is "lutpair509";
  attribute HLUTNM of sum_inferred_i_279 : label is "lutpair450";
  attribute HLUTNM of sum_inferred_i_280 : label is "lutpair451";
  attribute HLUTNM of sum_inferred_i_281 : label is "lutpair511";
  attribute HLUTNM of sum_inferred_i_282 : label is "lutpair510";
  attribute HLUTNM of sum_inferred_i_283 : label is "lutpair509";
  attribute HLUTNM of sum_inferred_i_284 : label is "lutpair422";
  attribute HLUTNM of sum_inferred_i_285 : label is "lutpair421";
  attribute HLUTNM of sum_inferred_i_286 : label is "lutpair420";
  attribute HLUTNM of sum_inferred_i_287 : label is "lutpair419";
  attribute HLUTNM of sum_inferred_i_288 : label is "lutpair423";
  attribute HLUTNM of sum_inferred_i_289 : label is "lutpair422";
  attribute HLUTNM of sum_inferred_i_29 : label is "lutpair524";
  attribute HLUTNM of sum_inferred_i_290 : label is "lutpair421";
  attribute HLUTNM of sum_inferred_i_291 : label is "lutpair420";
  attribute HLUTNM of sum_inferred_i_292 : label is "lutpair391";
  attribute HLUTNM of sum_inferred_i_293 : label is "lutpair390";
  attribute HLUTNM of sum_inferred_i_294 : label is "lutpair389";
  attribute HLUTNM of sum_inferred_i_295 : label is "lutpair388";
  attribute HLUTNM of sum_inferred_i_296 : label is "lutpair392";
  attribute HLUTNM of sum_inferred_i_297 : label is "lutpair391";
  attribute HLUTNM of sum_inferred_i_298 : label is "lutpair390";
  attribute HLUTNM of sum_inferred_i_299 : label is "lutpair389";
  attribute ADDER_THRESHOLD of sum_inferred_i_3 : label is 35;
  attribute HLUTNM of sum_inferred_i_30 : label is "lutpair493";
  attribute HLUTNM of sum_inferred_i_300 : label is "lutpair449";
  attribute HLUTNM of sum_inferred_i_301 : label is "lutpair448";
  attribute HLUTNM of sum_inferred_i_302 : label is "lutpair447";
  attribute HLUTNM of sum_inferred_i_303 : label is "lutpair450";
  attribute HLUTNM of sum_inferred_i_304 : label is "lutpair449";
  attribute HLUTNM of sum_inferred_i_305 : label is "lutpair448";
  attribute HLUTNM of sum_inferred_i_306 : label is "lutpair447";
  attribute HLUTNM of sum_inferred_i_307 : label is "lutpair418";
  attribute HLUTNM of sum_inferred_i_308 : label is "lutpair417";
  attribute HLUTNM of sum_inferred_i_309 : label is "lutpair416";
  attribute HLUTNM of sum_inferred_i_31 : label is "lutpair492";
  attribute HLUTNM of sum_inferred_i_310 : label is "lutpair419";
  attribute HLUTNM of sum_inferred_i_311 : label is "lutpair418";
  attribute HLUTNM of sum_inferred_i_312 : label is "lutpair417";
  attribute HLUTNM of sum_inferred_i_313 : label is "lutpair416";
  attribute HLUTNM of sum_inferred_i_314 : label is "lutpair387";
  attribute HLUTNM of sum_inferred_i_315 : label is "lutpair386";
  attribute HLUTNM of sum_inferred_i_316 : label is "lutpair385";
  attribute HLUTNM of sum_inferred_i_317 : label is "lutpair388";
  attribute HLUTNM of sum_inferred_i_318 : label is "lutpair387";
  attribute HLUTNM of sum_inferred_i_319 : label is "lutpair386";
  attribute HLUTNM of sum_inferred_i_32 : label is "lutpair491";
  attribute HLUTNM of sum_inferred_i_320 : label is "lutpair385";
  attribute ADDER_THRESHOLD of sum_inferred_i_321 : label is 35;
  attribute HLUTNM of sum_inferred_i_322 : label is "lutpair384";
  attribute HLUTNM of sum_inferred_i_323 : label is "lutpair383";
  attribute HLUTNM of sum_inferred_i_324 : label is "lutpair382";
  attribute HLUTNM of sum_inferred_i_325 : label is "lutpair381";
  attribute HLUTNM of sum_inferred_i_327 : label is "lutpair384";
  attribute HLUTNM of sum_inferred_i_328 : label is "lutpair383";
  attribute HLUTNM of sum_inferred_i_329 : label is "lutpair382";
  attribute HLUTNM of sum_inferred_i_33 : label is "lutpair490";
  attribute ADDER_THRESHOLD of sum_inferred_i_330 : label is 35;
  attribute ADDER_THRESHOLD of sum_inferred_i_331 : label is 35;
  attribute ADDER_THRESHOLD of sum_inferred_i_332 : label is 35;
  attribute ADDER_THRESHOLD of sum_inferred_i_333 : label is 35;
  attribute ADDER_THRESHOLD of sum_inferred_i_334 : label is 35;
  attribute ADDER_THRESHOLD of sum_inferred_i_335 : label is 35;
  attribute HLUTNM of sum_inferred_i_336 : label is "lutpair508";
  attribute HLUTNM of sum_inferred_i_337 : label is "lutpair507";
  attribute HLUTNM of sum_inferred_i_338 : label is "lutpair506";
  attribute HLUTNM of sum_inferred_i_339 : label is "lutpair380";
  attribute HLUTNM of sum_inferred_i_34 : label is "lutpair494";
  attribute HLUTNM of sum_inferred_i_340 : label is "lutpair381";
  attribute HLUTNM of sum_inferred_i_341 : label is "lutpair508";
  attribute HLUTNM of sum_inferred_i_342 : label is "lutpair507";
  attribute HLUTNM of sum_inferred_i_343 : label is "lutpair506";
  attribute HLUTNM of sum_inferred_i_344 : label is "lutpair379";
  attribute HLUTNM of sum_inferred_i_345 : label is "lutpair378";
  attribute HLUTNM of sum_inferred_i_346 : label is "lutpair377";
  attribute HLUTNM of sum_inferred_i_347 : label is "lutpair376";
  attribute HLUTNM of sum_inferred_i_348 : label is "lutpair380";
  attribute HLUTNM of sum_inferred_i_349 : label is "lutpair379";
  attribute HLUTNM of sum_inferred_i_35 : label is "lutpair493";
  attribute HLUTNM of sum_inferred_i_350 : label is "lutpair378";
  attribute HLUTNM of sum_inferred_i_351 : label is "lutpair377";
  attribute HLUTNM of sum_inferred_i_352 : label is "lutpair375";
  attribute HLUTNM of sum_inferred_i_353 : label is "lutpair374";
  attribute HLUTNM of sum_inferred_i_354 : label is "lutpair373";
  attribute HLUTNM of sum_inferred_i_355 : label is "lutpair372";
  attribute HLUTNM of sum_inferred_i_356 : label is "lutpair376";
  attribute HLUTNM of sum_inferred_i_357 : label is "lutpair375";
  attribute HLUTNM of sum_inferred_i_358 : label is "lutpair374";
  attribute HLUTNM of sum_inferred_i_359 : label is "lutpair373";
  attribute HLUTNM of sum_inferred_i_36 : label is "lutpair492";
  attribute HLUTNM of sum_inferred_i_360 : label is "lutpair505";
  attribute HLUTNM of sum_inferred_i_361 : label is "lutpair504";
  attribute HLUTNM of sum_inferred_i_362 : label is "lutpair503";
  attribute HLUTNM of sum_inferred_i_363 : label is "lutpair371";
  attribute HLUTNM of sum_inferred_i_364 : label is "lutpair372";
  attribute HLUTNM of sum_inferred_i_365 : label is "lutpair505";
  attribute HLUTNM of sum_inferred_i_366 : label is "lutpair504";
  attribute HLUTNM of sum_inferred_i_367 : label is "lutpair503";
  attribute HLUTNM of sum_inferred_i_368 : label is "lutpair370";
  attribute HLUTNM of sum_inferred_i_369 : label is "lutpair369";
  attribute HLUTNM of sum_inferred_i_37 : label is "lutpair491";
  attribute HLUTNM of sum_inferred_i_370 : label is "lutpair368";
  attribute HLUTNM of sum_inferred_i_371 : label is "lutpair367";
  attribute HLUTNM of sum_inferred_i_372 : label is "lutpair371";
  attribute HLUTNM of sum_inferred_i_373 : label is "lutpair370";
  attribute HLUTNM of sum_inferred_i_374 : label is "lutpair369";
  attribute HLUTNM of sum_inferred_i_375 : label is "lutpair368";
  attribute HLUTNM of sum_inferred_i_376 : label is "lutpair366";
  attribute HLUTNM of sum_inferred_i_377 : label is "lutpair365";
  attribute HLUTNM of sum_inferred_i_378 : label is "lutpair364";
  attribute HLUTNM of sum_inferred_i_379 : label is "lutpair363";
  attribute HLUTNM of sum_inferred_i_38 : label is "lutpair489";
  attribute HLUTNM of sum_inferred_i_380 : label is "lutpair367";
  attribute HLUTNM of sum_inferred_i_381 : label is "lutpair366";
  attribute HLUTNM of sum_inferred_i_382 : label is "lutpair365";
  attribute HLUTNM of sum_inferred_i_383 : label is "lutpair364";
  attribute HLUTNM of sum_inferred_i_384 : label is "lutpair502";
  attribute HLUTNM of sum_inferred_i_385 : label is "lutpair501";
  attribute HLUTNM of sum_inferred_i_386 : label is "lutpair500";
  attribute HLUTNM of sum_inferred_i_387 : label is "lutpair363";
  attribute HLUTNM of sum_inferred_i_388 : label is "lutpair502";
  attribute HLUTNM of sum_inferred_i_389 : label is "lutpair501";
  attribute HLUTNM of sum_inferred_i_39 : label is "lutpair488";
  attribute HLUTNM of sum_inferred_i_390 : label is "lutpair500";
  attribute ADDER_THRESHOLD of sum_inferred_i_4 : label is 35;
  attribute HLUTNM of sum_inferred_i_40 : label is "lutpair487";
  attribute HLUTNM of sum_inferred_i_41 : label is "lutpair486";
  attribute HLUTNM of sum_inferred_i_42 : label is "lutpair490";
  attribute HLUTNM of sum_inferred_i_43 : label is "lutpair489";
  attribute HLUTNM of sum_inferred_i_44 : label is "lutpair488";
  attribute HLUTNM of sum_inferred_i_45 : label is "lutpair487";
  attribute HLUTNM of sum_inferred_i_46 : label is "lutpair523";
  attribute HLUTNM of sum_inferred_i_47 : label is "lutpair522";
  attribute HLUTNM of sum_inferred_i_48 : label is "lutpair521";
  attribute HLUTNM of sum_inferred_i_49 : label is "lutpair485";
  attribute ADDER_THRESHOLD of sum_inferred_i_5 : label is 35;
  attribute HLUTNM of sum_inferred_i_50 : label is "lutpair486";
  attribute HLUTNM of sum_inferred_i_51 : label is "lutpair523";
  attribute HLUTNM of sum_inferred_i_52 : label is "lutpair522";
  attribute HLUTNM of sum_inferred_i_53 : label is "lutpair521";
  attribute HLUTNM of sum_inferred_i_54 : label is "lutpair484";
  attribute HLUTNM of sum_inferred_i_55 : label is "lutpair483";
  attribute HLUTNM of sum_inferred_i_56 : label is "lutpair482";
  attribute HLUTNM of sum_inferred_i_57 : label is "lutpair481";
  attribute HLUTNM of sum_inferred_i_58 : label is "lutpair485";
  attribute HLUTNM of sum_inferred_i_59 : label is "lutpair484";
  attribute ADDER_THRESHOLD of sum_inferred_i_6 : label is 35;
  attribute HLUTNM of sum_inferred_i_60 : label is "lutpair483";
  attribute HLUTNM of sum_inferred_i_61 : label is "lutpair482";
  attribute HLUTNM of sum_inferred_i_62 : label is "lutpair480";
  attribute HLUTNM of sum_inferred_i_63 : label is "lutpair479";
  attribute HLUTNM of sum_inferred_i_64 : label is "lutpair478";
  attribute HLUTNM of sum_inferred_i_65 : label is "lutpair477";
  attribute HLUTNM of sum_inferred_i_66 : label is "lutpair481";
  attribute HLUTNM of sum_inferred_i_67 : label is "lutpair480";
  attribute HLUTNM of sum_inferred_i_68 : label is "lutpair479";
  attribute HLUTNM of sum_inferred_i_69 : label is "lutpair478";
  attribute ADDER_THRESHOLD of sum_inferred_i_7 : label is 35;
  attribute HLUTNM of sum_inferred_i_70 : label is "lutpair520";
  attribute HLUTNM of sum_inferred_i_71 : label is "lutpair519";
  attribute HLUTNM of sum_inferred_i_72 : label is "lutpair518";
  attribute HLUTNM of sum_inferred_i_73 : label is "lutpair476";
  attribute HLUTNM of sum_inferred_i_74 : label is "lutpair477";
  attribute HLUTNM of sum_inferred_i_75 : label is "lutpair520";
  attribute HLUTNM of sum_inferred_i_76 : label is "lutpair519";
  attribute HLUTNM of sum_inferred_i_77 : label is "lutpair518";
  attribute HLUTNM of sum_inferred_i_78 : label is "lutpair475";
  attribute HLUTNM of sum_inferred_i_79 : label is "lutpair474";
  attribute ADDER_THRESHOLD of sum_inferred_i_8 : label is 35;
  attribute HLUTNM of sum_inferred_i_80 : label is "lutpair473";
  attribute HLUTNM of sum_inferred_i_81 : label is "lutpair472";
  attribute HLUTNM of sum_inferred_i_82 : label is "lutpair476";
  attribute HLUTNM of sum_inferred_i_83 : label is "lutpair475";
  attribute HLUTNM of sum_inferred_i_84 : label is "lutpair474";
  attribute HLUTNM of sum_inferred_i_85 : label is "lutpair473";
  attribute HLUTNM of sum_inferred_i_86 : label is "lutpair471";
  attribute HLUTNM of sum_inferred_i_87 : label is "lutpair470";
  attribute HLUTNM of sum_inferred_i_88 : label is "lutpair469";
  attribute HLUTNM of sum_inferred_i_89 : label is "lutpair472";
  attribute ADDER_THRESHOLD of sum_inferred_i_9 : label is 35;
  attribute HLUTNM of sum_inferred_i_90 : label is "lutpair471";
  attribute HLUTNM of sum_inferred_i_91 : label is "lutpair470";
  attribute HLUTNM of sum_inferred_i_92 : label is "lutpair469";
  attribute ADDER_THRESHOLD of sum_inferred_i_93 : label is 35;
  attribute ADDER_THRESHOLD of sum_inferred_i_94 : label is 35;
  attribute ADDER_THRESHOLD of sum_inferred_i_95 : label is 35;
  attribute ADDER_THRESHOLD of sum_inferred_i_96 : label is 35;
  attribute ADDER_THRESHOLD of sum_inferred_i_97 : label is 35;
  attribute ADDER_THRESHOLD of sum_inferred_i_98 : label is 35;
  attribute ADDER_THRESHOLD of sum_inferred_i_99 : label is 35;
  attribute dont_touch of power_avg : signal is "yes";
  attribute dont_touch of \power_readings[0]\ : signal is "yes";
  attribute dont_touch of \power_readings[1]\ : signal is "yes";
  attribute dont_touch of \power_readings[2]\ : signal is "yes";
  attribute dont_touch of \power_readings[3]\ : signal is "yes";
  attribute dont_touch of \power_readings[4]\ : signal is "yes";
  attribute dont_touch of \power_readings[5]\ : signal is "yes";
  attribute dont_touch of \power_readings[6]\ : signal is "yes";
  attribute dont_touch of \power_readings[7]\ : signal is "yes";
  attribute dont_touch of \power_readings[8]\ : signal is "yes";
  attribute dont_touch of \power_readings[9]\ : signal is "yes";
begin
power_avg_inferred_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => power_avg_inferred_i_33_n_5,
      I1 => power_avg_inferred_i_34_n_2,
      I2 => sum(63),
      I3 => power_avg_inferred_i_35_n_6,
      I4 => power_avg_inferred_i_36_n_4,
      O => power_avg(31)
    );
power_avg_inferred_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => power_avg_inferred_i_39_n_6,
      I1 => power_avg_inferred_i_34_n_2,
      I2 => sum(63),
      I3 => power_avg_inferred_i_35_n_6,
      I4 => power_avg_inferred_i_40_n_5,
      O => power_avg(22)
    );
power_avg_inferred_i_100: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_171_n_6,
      I1 => power_avg_inferred_i_172_n_6,
      I2 => power_avg_inferred_i_173_n_5,
      O => power_avg_inferred_i_100_n_0
    );
power_avg_inferred_i_1000: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(60),
      I1 => sum(58),
      I2 => sum(63),
      O => power_avg_inferred_i_1000_n_0
    );
power_avg_inferred_i_1001: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(62),
      I1 => sum(60),
      I2 => sum(63),
      I3 => sum(61),
      O => power_avg_inferred_i_1001_n_0
    );
power_avg_inferred_i_1002: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(61),
      I1 => sum(59),
      I2 => sum(62),
      I3 => sum(60),
      O => power_avg_inferred_i_1002_n_0
    );
power_avg_inferred_i_1003: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => sum(63),
      I1 => sum(58),
      I2 => sum(60),
      I3 => sum(61),
      I4 => sum(59),
      O => power_avg_inferred_i_1003_n_0
    );
power_avg_inferred_i_1004: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(62),
      I1 => sum(57),
      I2 => sum(59),
      I3 => sum(58),
      I4 => sum(60),
      I5 => sum(63),
      O => power_avg_inferred_i_1004_n_0
    );
power_avg_inferred_i_1005: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => power_avg_inferred_i_1268_n_0,
      I1 => power_avg_inferred_i_1361_n_5,
      I2 => sum(13),
      O => power_avg_inferred_i_1005_n_0
    );
power_avg_inferred_i_1006: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => power_avg_inferred_i_1268_n_0,
      I1 => power_avg_inferred_i_1361_n_6,
      I2 => sum(12),
      O => power_avg_inferred_i_1006_n_0
    );
power_avg_inferred_i_1007: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => power_avg_inferred_i_1268_n_0,
      I1 => power_avg_inferred_i_1361_n_7,
      I2 => sum(11),
      O => power_avg_inferred_i_1007_n_0
    );
power_avg_inferred_i_1008: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => power_avg_inferred_i_1268_n_0,
      I1 => power_avg_inferred_i_1362_n_4,
      I2 => sum(10),
      O => power_avg_inferred_i_1008_n_0
    );
power_avg_inferred_i_1009: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_1268_n_0,
      I1 => power_avg_inferred_i_1361_n_4,
      I2 => sum(14),
      I3 => power_avg_inferred_i_1005_n_0,
      O => power_avg_inferred_i_1009_n_0
    );
power_avg_inferred_i_101: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_171_n_7,
      I1 => power_avg_inferred_i_172_n_7,
      I2 => power_avg_inferred_i_173_n_6,
      O => power_avg_inferred_i_101_n_0
    );
power_avg_inferred_i_1010: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_1268_n_0,
      I1 => power_avg_inferred_i_1361_n_5,
      I2 => sum(13),
      I3 => power_avg_inferred_i_1006_n_0,
      O => power_avg_inferred_i_1010_n_0
    );
power_avg_inferred_i_1011: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_1268_n_0,
      I1 => power_avg_inferred_i_1361_n_6,
      I2 => sum(12),
      I3 => power_avg_inferred_i_1007_n_0,
      O => power_avg_inferred_i_1011_n_0
    );
power_avg_inferred_i_1012: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_1268_n_0,
      I1 => power_avg_inferred_i_1361_n_7,
      I2 => sum(11),
      I3 => power_avg_inferred_i_1008_n_0,
      O => power_avg_inferred_i_1012_n_0
    );
power_avg_inferred_i_1013: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(18),
      I1 => sum(14),
      I2 => sum(16),
      O => power_avg_inferred_i_1013_n_0
    );
power_avg_inferred_i_1014: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(17),
      I1 => sum(13),
      I2 => sum(15),
      O => power_avg_inferred_i_1014_n_0
    );
power_avg_inferred_i_1015: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(16),
      I1 => sum(12),
      I2 => sum(14),
      O => power_avg_inferred_i_1015_n_0
    );
power_avg_inferred_i_1016: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(15),
      I1 => sum(11),
      I2 => sum(13),
      O => power_avg_inferred_i_1016_n_0
    );
power_avg_inferred_i_1017: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(16),
      I1 => sum(14),
      I2 => sum(18),
      I3 => sum(19),
      I4 => sum(15),
      I5 => sum(17),
      O => power_avg_inferred_i_1017_n_0
    );
power_avg_inferred_i_1018: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(15),
      I1 => sum(13),
      I2 => sum(17),
      I3 => sum(18),
      I4 => sum(14),
      I5 => sum(16),
      O => power_avg_inferred_i_1018_n_0
    );
power_avg_inferred_i_1019: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(14),
      I1 => sum(12),
      I2 => sum(16),
      I3 => sum(17),
      I4 => sum(13),
      I5 => sum(15),
      O => power_avg_inferred_i_1019_n_0
    );
power_avg_inferred_i_102: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_174_n_4,
      I1 => power_avg_inferred_i_175_n_4,
      I2 => power_avg_inferred_i_173_n_7,
      O => power_avg_inferred_i_102_n_0
    );
power_avg_inferred_i_1020: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(13),
      I1 => sum(11),
      I2 => sum(15),
      I3 => sum(16),
      I4 => sum(12),
      I5 => sum(14),
      O => power_avg_inferred_i_1020_n_0
    );
power_avg_inferred_i_1021: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(22),
      I1 => sum(20),
      I2 => sum(25),
      O => power_avg_inferred_i_1021_n_0
    );
power_avg_inferred_i_1022: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(21),
      I1 => sum(19),
      I2 => sum(24),
      O => power_avg_inferred_i_1022_n_0
    );
power_avg_inferred_i_1023: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(20),
      I1 => sum(18),
      I2 => sum(23),
      O => power_avg_inferred_i_1023_n_0
    );
power_avg_inferred_i_1024: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(19),
      I1 => sum(17),
      I2 => sum(22),
      O => power_avg_inferred_i_1024_n_0
    );
power_avg_inferred_i_1025: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(25),
      I1 => sum(20),
      I2 => sum(22),
      I3 => sum(21),
      I4 => sum(23),
      I5 => sum(26),
      O => power_avg_inferred_i_1025_n_0
    );
power_avg_inferred_i_1026: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(24),
      I1 => sum(19),
      I2 => sum(21),
      I3 => sum(20),
      I4 => sum(22),
      I5 => sum(25),
      O => power_avg_inferred_i_1026_n_0
    );
power_avg_inferred_i_1027: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(23),
      I1 => sum(18),
      I2 => sum(20),
      I3 => sum(19),
      I4 => sum(21),
      I5 => sum(24),
      O => power_avg_inferred_i_1027_n_0
    );
power_avg_inferred_i_1028: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(22),
      I1 => sum(17),
      I2 => sum(19),
      I3 => sum(18),
      I4 => sum(20),
      I5 => sum(23),
      O => power_avg_inferred_i_1028_n_0
    );
power_avg_inferred_i_1029: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(28),
      I1 => sum(26),
      I2 => sum(30),
      I3 => sum(31),
      I4 => sum(27),
      I5 => sum(29),
      O => power_avg_inferred_i_1029_n_0
    );
power_avg_inferred_i_103: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_171_n_4,
      I1 => power_avg_inferred_i_172_n_4,
      I2 => power_avg_inferred_i_170_n_7,
      I3 => power_avg_inferred_i_99_n_0,
      O => power_avg_inferred_i_103_n_0
    );
power_avg_inferred_i_1030: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(27),
      I1 => sum(25),
      I2 => sum(29),
      I3 => sum(30),
      I4 => sum(26),
      I5 => sum(28),
      O => power_avg_inferred_i_1030_n_0
    );
power_avg_inferred_i_1031: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(26),
      I1 => sum(24),
      I2 => sum(28),
      I3 => sum(29),
      I4 => sum(25),
      I5 => sum(27),
      O => power_avg_inferred_i_1031_n_0
    );
power_avg_inferred_i_1032: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(25),
      I1 => sum(23),
      I2 => sum(27),
      I3 => sum(28),
      I4 => sum(24),
      I5 => sum(26),
      O => power_avg_inferred_i_1032_n_0
    );
power_avg_inferred_i_1033: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(37),
      I1 => sum(32),
      I2 => sum(34),
      I3 => sum(33),
      I4 => sum(35),
      I5 => sum(38),
      O => power_avg_inferred_i_1033_n_0
    );
power_avg_inferred_i_1034: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(36),
      I1 => sum(31),
      I2 => sum(33),
      I3 => sum(32),
      I4 => sum(34),
      I5 => sum(37),
      O => power_avg_inferred_i_1034_n_0
    );
power_avg_inferred_i_1035: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(35),
      I1 => sum(30),
      I2 => sum(32),
      I3 => sum(31),
      I4 => sum(33),
      I5 => sum(36),
      O => power_avg_inferred_i_1035_n_0
    );
power_avg_inferred_i_1036: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(34),
      I1 => sum(29),
      I2 => sum(31),
      I3 => sum(30),
      I4 => sum(32),
      I5 => sum(35),
      O => power_avg_inferred_i_1036_n_0
    );
power_avg_inferred_i_1037: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(40),
      I1 => sum(38),
      I2 => sum(42),
      I3 => sum(43),
      I4 => sum(39),
      I5 => sum(41),
      O => power_avg_inferred_i_1037_n_0
    );
power_avg_inferred_i_1038: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(39),
      I1 => sum(37),
      I2 => sum(41),
      I3 => sum(42),
      I4 => sum(38),
      I5 => sum(40),
      O => power_avg_inferred_i_1038_n_0
    );
power_avg_inferred_i_1039: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(38),
      I1 => sum(36),
      I2 => sum(40),
      I3 => sum(41),
      I4 => sum(37),
      I5 => sum(39),
      O => power_avg_inferred_i_1039_n_0
    );
power_avg_inferred_i_104: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_171_n_5,
      I1 => power_avg_inferred_i_172_n_5,
      I2 => power_avg_inferred_i_173_n_4,
      I3 => power_avg_inferred_i_100_n_0,
      O => power_avg_inferred_i_104_n_0
    );
power_avg_inferred_i_1040: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(37),
      I1 => sum(35),
      I2 => sum(39),
      I3 => sum(40),
      I4 => sum(36),
      I5 => sum(38),
      O => power_avg_inferred_i_1040_n_0
    );
power_avg_inferred_i_1041: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(49),
      I1 => sum(44),
      I2 => sum(46),
      I3 => sum(45),
      I4 => sum(47),
      I5 => sum(50),
      O => power_avg_inferred_i_1041_n_0
    );
power_avg_inferred_i_1042: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(48),
      I1 => sum(43),
      I2 => sum(45),
      I3 => sum(44),
      I4 => sum(46),
      I5 => sum(49),
      O => power_avg_inferred_i_1042_n_0
    );
power_avg_inferred_i_1043: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(47),
      I1 => sum(42),
      I2 => sum(44),
      I3 => sum(43),
      I4 => sum(45),
      I5 => sum(48),
      O => power_avg_inferred_i_1043_n_0
    );
power_avg_inferred_i_1044: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(46),
      I1 => sum(41),
      I2 => sum(43),
      I3 => sum(42),
      I4 => sum(44),
      I5 => sum(47),
      O => power_avg_inferred_i_1044_n_0
    );
power_avg_inferred_i_1045: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(52),
      I1 => sum(50),
      I2 => sum(54),
      I3 => sum(55),
      I4 => sum(51),
      I5 => sum(53),
      O => power_avg_inferred_i_1045_n_0
    );
power_avg_inferred_i_1046: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(51),
      I1 => sum(49),
      I2 => sum(53),
      I3 => sum(54),
      I4 => sum(50),
      I5 => sum(52),
      O => power_avg_inferred_i_1046_n_0
    );
power_avg_inferred_i_1047: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(50),
      I1 => sum(48),
      I2 => sum(52),
      I3 => sum(53),
      I4 => sum(49),
      I5 => sum(51),
      O => power_avg_inferred_i_1047_n_0
    );
power_avg_inferred_i_1048: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(49),
      I1 => sum(47),
      I2 => sum(51),
      I3 => sum(52),
      I4 => sum(48),
      I5 => sum(50),
      O => power_avg_inferred_i_1048_n_0
    );
power_avg_inferred_i_1049: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(61),
      I1 => sum(56),
      I2 => sum(58),
      I3 => sum(57),
      I4 => sum(59),
      I5 => sum(62),
      O => power_avg_inferred_i_1049_n_0
    );
power_avg_inferred_i_105: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_171_n_6,
      I1 => power_avg_inferred_i_172_n_6,
      I2 => power_avg_inferred_i_173_n_5,
      I3 => power_avg_inferred_i_101_n_0,
      O => power_avg_inferred_i_105_n_0
    );
power_avg_inferred_i_1050: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(60),
      I1 => sum(55),
      I2 => sum(57),
      I3 => sum(56),
      I4 => sum(58),
      I5 => sum(61),
      O => power_avg_inferred_i_1050_n_0
    );
power_avg_inferred_i_1051: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(59),
      I1 => sum(54),
      I2 => sum(56),
      I3 => sum(55),
      I4 => sum(57),
      I5 => sum(60),
      O => power_avg_inferred_i_1051_n_0
    );
power_avg_inferred_i_1052: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(58),
      I1 => sum(53),
      I2 => sum(55),
      I3 => sum(54),
      I4 => sum(56),
      I5 => sum(59),
      O => power_avg_inferred_i_1052_n_0
    );
power_avg_inferred_i_1053: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1362_n_5,
      I1 => power_avg_inferred_i_1268_n_5,
      I2 => sum(9),
      O => power_avg_inferred_i_1053_n_0
    );
power_avg_inferred_i_1054: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1362_n_6,
      I1 => power_avg_inferred_i_1268_n_6,
      I2 => sum(8),
      O => power_avg_inferred_i_1054_n_0
    );
power_avg_inferred_i_1055: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1362_n_7,
      I1 => power_avg_inferred_i_1268_n_7,
      I2 => sum(7),
      O => power_avg_inferred_i_1055_n_0
    );
power_avg_inferred_i_1056: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1363_n_4,
      I1 => power_avg_inferred_i_1364_n_4,
      I2 => sum(6),
      O => power_avg_inferred_i_1056_n_0
    );
power_avg_inferred_i_1057: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_1268_n_0,
      I1 => power_avg_inferred_i_1362_n_4,
      I2 => sum(10),
      I3 => power_avg_inferred_i_1053_n_0,
      O => power_avg_inferred_i_1057_n_0
    );
power_avg_inferred_i_1058: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1362_n_5,
      I1 => power_avg_inferred_i_1268_n_5,
      I2 => sum(9),
      I3 => power_avg_inferred_i_1054_n_0,
      O => power_avg_inferred_i_1058_n_0
    );
power_avg_inferred_i_1059: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1362_n_6,
      I1 => power_avg_inferred_i_1268_n_6,
      I2 => sum(8),
      I3 => power_avg_inferred_i_1055_n_0,
      O => power_avg_inferred_i_1059_n_0
    );
power_avg_inferred_i_106: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_171_n_7,
      I1 => power_avg_inferred_i_172_n_7,
      I2 => power_avg_inferred_i_173_n_6,
      I3 => power_avg_inferred_i_102_n_0,
      O => power_avg_inferred_i_106_n_0
    );
power_avg_inferred_i_1060: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1362_n_7,
      I1 => power_avg_inferred_i_1268_n_7,
      I2 => sum(7),
      I3 => power_avg_inferred_i_1056_n_0,
      O => power_avg_inferred_i_1060_n_0
    );
power_avg_inferred_i_1061: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(14),
      I1 => sum(10),
      I2 => sum(12),
      O => power_avg_inferred_i_1061_n_0
    );
power_avg_inferred_i_1062: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(13),
      I1 => sum(9),
      I2 => sum(11),
      O => power_avg_inferred_i_1062_n_0
    );
power_avg_inferred_i_1063: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(12),
      I1 => sum(8),
      I2 => sum(10),
      O => power_avg_inferred_i_1063_n_0
    );
power_avg_inferred_i_1064: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(11),
      I1 => sum(7),
      I2 => sum(9),
      O => power_avg_inferred_i_1064_n_0
    );
power_avg_inferred_i_1065: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(12),
      I1 => sum(10),
      I2 => sum(14),
      I3 => sum(15),
      I4 => sum(11),
      I5 => sum(13),
      O => power_avg_inferred_i_1065_n_0
    );
power_avg_inferred_i_1066: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(11),
      I1 => sum(9),
      I2 => sum(13),
      I3 => sum(14),
      I4 => sum(10),
      I5 => sum(12),
      O => power_avg_inferred_i_1066_n_0
    );
power_avg_inferred_i_1067: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(10),
      I1 => sum(8),
      I2 => sum(12),
      I3 => sum(13),
      I4 => sum(9),
      I5 => sum(11),
      O => power_avg_inferred_i_1067_n_0
    );
power_avg_inferred_i_1068: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(9),
      I1 => sum(7),
      I2 => sum(11),
      I3 => sum(12),
      I4 => sum(8),
      I5 => sum(10),
      O => power_avg_inferred_i_1068_n_0
    );
power_avg_inferred_i_1069: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(18),
      I1 => sum(16),
      I2 => sum(21),
      O => power_avg_inferred_i_1069_n_0
    );
power_avg_inferred_i_107: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_174_n_5,
      I1 => power_avg_inferred_i_175_n_5,
      I2 => power_avg_inferred_i_176_n_4,
      O => power_avg_inferred_i_107_n_0
    );
power_avg_inferred_i_1070: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(17),
      I1 => sum(15),
      I2 => sum(20),
      O => power_avg_inferred_i_1070_n_0
    );
power_avg_inferred_i_1071: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(16),
      I1 => sum(14),
      I2 => sum(19),
      O => power_avg_inferred_i_1071_n_0
    );
power_avg_inferred_i_1072: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(15),
      I1 => sum(13),
      I2 => sum(18),
      O => power_avg_inferred_i_1072_n_0
    );
power_avg_inferred_i_1073: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(21),
      I1 => sum(16),
      I2 => sum(18),
      I3 => sum(17),
      I4 => sum(19),
      I5 => sum(22),
      O => power_avg_inferred_i_1073_n_0
    );
power_avg_inferred_i_1074: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(20),
      I1 => sum(15),
      I2 => sum(17),
      I3 => sum(16),
      I4 => sum(18),
      I5 => sum(21),
      O => power_avg_inferred_i_1074_n_0
    );
power_avg_inferred_i_1075: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(19),
      I1 => sum(14),
      I2 => sum(16),
      I3 => sum(15),
      I4 => sum(17),
      I5 => sum(20),
      O => power_avg_inferred_i_1075_n_0
    );
power_avg_inferred_i_1076: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(18),
      I1 => sum(13),
      I2 => sum(15),
      I3 => sum(14),
      I4 => sum(16),
      I5 => sum(19),
      O => power_avg_inferred_i_1076_n_0
    );
power_avg_inferred_i_1077: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(24),
      I1 => sum(22),
      I2 => sum(26),
      I3 => sum(27),
      I4 => sum(23),
      I5 => sum(25),
      O => power_avg_inferred_i_1077_n_0
    );
power_avg_inferred_i_1078: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(23),
      I1 => sum(21),
      I2 => sum(25),
      I3 => sum(26),
      I4 => sum(22),
      I5 => sum(24),
      O => power_avg_inferred_i_1078_n_0
    );
power_avg_inferred_i_1079: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(22),
      I1 => sum(20),
      I2 => sum(24),
      I3 => sum(25),
      I4 => sum(21),
      I5 => sum(23),
      O => power_avg_inferred_i_1079_n_0
    );
power_avg_inferred_i_108: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_174_n_6,
      I1 => power_avg_inferred_i_175_n_6,
      I2 => power_avg_inferred_i_176_n_5,
      O => power_avg_inferred_i_108_n_0
    );
power_avg_inferred_i_1080: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(21),
      I1 => sum(19),
      I2 => sum(23),
      I3 => sum(24),
      I4 => sum(20),
      I5 => sum(22),
      O => power_avg_inferred_i_1080_n_0
    );
power_avg_inferred_i_1081: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(33),
      I1 => sum(28),
      I2 => sum(30),
      I3 => sum(29),
      I4 => sum(31),
      I5 => sum(34),
      O => power_avg_inferred_i_1081_n_0
    );
power_avg_inferred_i_1082: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(32),
      I1 => sum(27),
      I2 => sum(29),
      I3 => sum(28),
      I4 => sum(30),
      I5 => sum(33),
      O => power_avg_inferred_i_1082_n_0
    );
power_avg_inferred_i_1083: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(31),
      I1 => sum(26),
      I2 => sum(28),
      I3 => sum(27),
      I4 => sum(29),
      I5 => sum(32),
      O => power_avg_inferred_i_1083_n_0
    );
power_avg_inferred_i_1084: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(30),
      I1 => sum(25),
      I2 => sum(27),
      I3 => sum(26),
      I4 => sum(28),
      I5 => sum(31),
      O => power_avg_inferred_i_1084_n_0
    );
power_avg_inferred_i_1085: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(36),
      I1 => sum(34),
      I2 => sum(38),
      I3 => sum(39),
      I4 => sum(35),
      I5 => sum(37),
      O => power_avg_inferred_i_1085_n_0
    );
power_avg_inferred_i_1086: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(35),
      I1 => sum(33),
      I2 => sum(37),
      I3 => sum(38),
      I4 => sum(34),
      I5 => sum(36),
      O => power_avg_inferred_i_1086_n_0
    );
power_avg_inferred_i_1087: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(34),
      I1 => sum(32),
      I2 => sum(36),
      I3 => sum(37),
      I4 => sum(33),
      I5 => sum(35),
      O => power_avg_inferred_i_1087_n_0
    );
power_avg_inferred_i_1088: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(33),
      I1 => sum(31),
      I2 => sum(35),
      I3 => sum(36),
      I4 => sum(32),
      I5 => sum(34),
      O => power_avg_inferred_i_1088_n_0
    );
power_avg_inferred_i_1089: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(45),
      I1 => sum(40),
      I2 => sum(42),
      I3 => sum(41),
      I4 => sum(43),
      I5 => sum(46),
      O => power_avg_inferred_i_1089_n_0
    );
power_avg_inferred_i_109: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_174_n_7,
      I1 => power_avg_inferred_i_175_n_7,
      I2 => power_avg_inferred_i_176_n_6,
      O => power_avg_inferred_i_109_n_0
    );
power_avg_inferred_i_1090: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(44),
      I1 => sum(39),
      I2 => sum(41),
      I3 => sum(40),
      I4 => sum(42),
      I5 => sum(45),
      O => power_avg_inferred_i_1090_n_0
    );
power_avg_inferred_i_1091: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(43),
      I1 => sum(38),
      I2 => sum(40),
      I3 => sum(39),
      I4 => sum(41),
      I5 => sum(44),
      O => power_avg_inferred_i_1091_n_0
    );
power_avg_inferred_i_1092: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(42),
      I1 => sum(37),
      I2 => sum(39),
      I3 => sum(38),
      I4 => sum(40),
      I5 => sum(43),
      O => power_avg_inferred_i_1092_n_0
    );
power_avg_inferred_i_1093: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(48),
      I1 => sum(46),
      I2 => sum(50),
      I3 => sum(51),
      I4 => sum(47),
      I5 => sum(49),
      O => power_avg_inferred_i_1093_n_0
    );
power_avg_inferred_i_1094: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(47),
      I1 => sum(45),
      I2 => sum(49),
      I3 => sum(50),
      I4 => sum(46),
      I5 => sum(48),
      O => power_avg_inferred_i_1094_n_0
    );
power_avg_inferred_i_1095: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(46),
      I1 => sum(44),
      I2 => sum(48),
      I3 => sum(49),
      I4 => sum(45),
      I5 => sum(47),
      O => power_avg_inferred_i_1095_n_0
    );
power_avg_inferred_i_1096: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(45),
      I1 => sum(43),
      I2 => sum(47),
      I3 => sum(48),
      I4 => sum(44),
      I5 => sum(46),
      O => power_avg_inferred_i_1096_n_0
    );
power_avg_inferred_i_1097: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(57),
      I1 => sum(52),
      I2 => sum(54),
      I3 => sum(53),
      I4 => sum(55),
      I5 => sum(58),
      O => power_avg_inferred_i_1097_n_0
    );
power_avg_inferred_i_1098: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(56),
      I1 => sum(51),
      I2 => sum(53),
      I3 => sum(52),
      I4 => sum(54),
      I5 => sum(57),
      O => power_avg_inferred_i_1098_n_0
    );
power_avg_inferred_i_1099: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(55),
      I1 => sum(50),
      I2 => sum(52),
      I3 => sum(51),
      I4 => sum(53),
      I5 => sum(56),
      O => power_avg_inferred_i_1099_n_0
    );
power_avg_inferred_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => power_avg_inferred_i_39_n_7,
      I1 => power_avg_inferred_i_34_n_2,
      I2 => sum(63),
      I3 => power_avg_inferred_i_35_n_6,
      I4 => power_avg_inferred_i_40_n_6,
      O => power_avg(21)
    );
power_avg_inferred_i_110: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_177_n_4,
      I1 => power_avg_inferred_i_178_n_4,
      I2 => power_avg_inferred_i_176_n_7,
      O => power_avg_inferred_i_110_n_0
    );
power_avg_inferred_i_1100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(54),
      I1 => sum(49),
      I2 => sum(51),
      I3 => sum(50),
      I4 => sum(52),
      I5 => sum(55),
      O => power_avg_inferred_i_1100_n_0
    );
power_avg_inferred_i_1101: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1363_n_5,
      I1 => power_avg_inferred_i_1364_n_5,
      I2 => sum(5),
      O => power_avg_inferred_i_1101_n_0
    );
power_avg_inferred_i_1102: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1363_n_6,
      I1 => power_avg_inferred_i_1364_n_6,
      I2 => sum(4),
      O => power_avg_inferred_i_1102_n_0
    );
power_avg_inferred_i_1103: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1363_n_7,
      I1 => power_avg_inferred_i_1364_n_7,
      I2 => sum(3),
      O => power_avg_inferred_i_1103_n_0
    );
power_avg_inferred_i_1104: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1365_n_4,
      I1 => power_avg_inferred_i_1151_n_4,
      I2 => sum(2),
      O => power_avg_inferred_i_1104_n_0
    );
power_avg_inferred_i_1105: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1363_n_4,
      I1 => power_avg_inferred_i_1364_n_4,
      I2 => sum(6),
      I3 => power_avg_inferred_i_1101_n_0,
      O => power_avg_inferred_i_1105_n_0
    );
power_avg_inferred_i_1106: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1363_n_5,
      I1 => power_avg_inferred_i_1364_n_5,
      I2 => sum(5),
      I3 => power_avg_inferred_i_1102_n_0,
      O => power_avg_inferred_i_1106_n_0
    );
power_avg_inferred_i_1107: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1363_n_6,
      I1 => power_avg_inferred_i_1364_n_6,
      I2 => sum(4),
      I3 => power_avg_inferred_i_1103_n_0,
      O => power_avg_inferred_i_1107_n_0
    );
power_avg_inferred_i_1108: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1363_n_7,
      I1 => power_avg_inferred_i_1364_n_7,
      I2 => sum(3),
      I3 => power_avg_inferred_i_1104_n_0,
      O => power_avg_inferred_i_1108_n_0
    );
power_avg_inferred_i_1109: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(10),
      I1 => sum(6),
      I2 => sum(8),
      O => power_avg_inferred_i_1109_n_0
    );
power_avg_inferred_i_111: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_174_n_4,
      I1 => power_avg_inferred_i_175_n_4,
      I2 => power_avg_inferred_i_173_n_7,
      I3 => power_avg_inferred_i_107_n_0,
      O => power_avg_inferred_i_111_n_0
    );
power_avg_inferred_i_1110: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(9),
      I1 => sum(5),
      I2 => sum(7),
      O => power_avg_inferred_i_1110_n_0
    );
power_avg_inferred_i_1111: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(8),
      I1 => sum(4),
      I2 => sum(6),
      O => power_avg_inferred_i_1111_n_0
    );
power_avg_inferred_i_1112: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(7),
      I1 => sum(3),
      I2 => sum(5),
      O => power_avg_inferred_i_1112_n_0
    );
power_avg_inferred_i_1113: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(8),
      I1 => sum(6),
      I2 => sum(10),
      I3 => sum(11),
      I4 => sum(7),
      I5 => sum(9),
      O => power_avg_inferred_i_1113_n_0
    );
power_avg_inferred_i_1114: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(7),
      I1 => sum(5),
      I2 => sum(9),
      I3 => sum(10),
      I4 => sum(6),
      I5 => sum(8),
      O => power_avg_inferred_i_1114_n_0
    );
power_avg_inferred_i_1115: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(6),
      I1 => sum(4),
      I2 => sum(8),
      I3 => sum(9),
      I4 => sum(5),
      I5 => sum(7),
      O => power_avg_inferred_i_1115_n_0
    );
power_avg_inferred_i_1116: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(5),
      I1 => sum(3),
      I2 => sum(7),
      I3 => sum(8),
      I4 => sum(4),
      I5 => sum(6),
      O => power_avg_inferred_i_1116_n_0
    );
power_avg_inferred_i_1117: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(14),
      I1 => sum(12),
      I2 => sum(17),
      O => power_avg_inferred_i_1117_n_0
    );
power_avg_inferred_i_1118: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(13),
      I1 => sum(11),
      I2 => sum(16),
      O => power_avg_inferred_i_1118_n_0
    );
power_avg_inferred_i_1119: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(12),
      I1 => sum(10),
      I2 => sum(15),
      O => power_avg_inferred_i_1119_n_0
    );
power_avg_inferred_i_112: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_174_n_5,
      I1 => power_avg_inferred_i_175_n_5,
      I2 => power_avg_inferred_i_176_n_4,
      I3 => power_avg_inferred_i_108_n_0,
      O => power_avg_inferred_i_112_n_0
    );
power_avg_inferred_i_1120: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(11),
      I1 => sum(9),
      I2 => sum(14),
      O => power_avg_inferred_i_1120_n_0
    );
power_avg_inferred_i_1121: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(17),
      I1 => sum(12),
      I2 => sum(14),
      I3 => sum(13),
      I4 => sum(15),
      I5 => sum(18),
      O => power_avg_inferred_i_1121_n_0
    );
power_avg_inferred_i_1122: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(16),
      I1 => sum(11),
      I2 => sum(13),
      I3 => sum(12),
      I4 => sum(14),
      I5 => sum(17),
      O => power_avg_inferred_i_1122_n_0
    );
power_avg_inferred_i_1123: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(15),
      I1 => sum(10),
      I2 => sum(12),
      I3 => sum(11),
      I4 => sum(13),
      I5 => sum(16),
      O => power_avg_inferred_i_1123_n_0
    );
power_avg_inferred_i_1124: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(14),
      I1 => sum(9),
      I2 => sum(11),
      I3 => sum(10),
      I4 => sum(12),
      I5 => sum(15),
      O => power_avg_inferred_i_1124_n_0
    );
power_avg_inferred_i_1125: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(20),
      I1 => sum(18),
      I2 => sum(22),
      I3 => sum(23),
      I4 => sum(19),
      I5 => sum(21),
      O => power_avg_inferred_i_1125_n_0
    );
power_avg_inferred_i_1126: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(19),
      I1 => sum(17),
      I2 => sum(21),
      I3 => sum(22),
      I4 => sum(18),
      I5 => sum(20),
      O => power_avg_inferred_i_1126_n_0
    );
power_avg_inferred_i_1127: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(18),
      I1 => sum(16),
      I2 => sum(20),
      I3 => sum(21),
      I4 => sum(17),
      I5 => sum(19),
      O => power_avg_inferred_i_1127_n_0
    );
power_avg_inferred_i_1128: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(17),
      I1 => sum(15),
      I2 => sum(19),
      I3 => sum(20),
      I4 => sum(16),
      I5 => sum(18),
      O => power_avg_inferred_i_1128_n_0
    );
power_avg_inferred_i_1129: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(29),
      I1 => sum(24),
      I2 => sum(26),
      I3 => sum(25),
      I4 => sum(27),
      I5 => sum(30),
      O => power_avg_inferred_i_1129_n_0
    );
power_avg_inferred_i_113: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_174_n_6,
      I1 => power_avg_inferred_i_175_n_6,
      I2 => power_avg_inferred_i_176_n_5,
      I3 => power_avg_inferred_i_109_n_0,
      O => power_avg_inferred_i_113_n_0
    );
power_avg_inferred_i_1130: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(28),
      I1 => sum(23),
      I2 => sum(25),
      I3 => sum(24),
      I4 => sum(26),
      I5 => sum(29),
      O => power_avg_inferred_i_1130_n_0
    );
power_avg_inferred_i_1131: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(27),
      I1 => sum(22),
      I2 => sum(24),
      I3 => sum(23),
      I4 => sum(25),
      I5 => sum(28),
      O => power_avg_inferred_i_1131_n_0
    );
power_avg_inferred_i_1132: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(26),
      I1 => sum(21),
      I2 => sum(23),
      I3 => sum(22),
      I4 => sum(24),
      I5 => sum(27),
      O => power_avg_inferred_i_1132_n_0
    );
power_avg_inferred_i_1133: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(32),
      I1 => sum(30),
      I2 => sum(34),
      I3 => sum(35),
      I4 => sum(31),
      I5 => sum(33),
      O => power_avg_inferred_i_1133_n_0
    );
power_avg_inferred_i_1134: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(31),
      I1 => sum(29),
      I2 => sum(33),
      I3 => sum(34),
      I4 => sum(30),
      I5 => sum(32),
      O => power_avg_inferred_i_1134_n_0
    );
power_avg_inferred_i_1135: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(30),
      I1 => sum(28),
      I2 => sum(32),
      I3 => sum(33),
      I4 => sum(29),
      I5 => sum(31),
      O => power_avg_inferred_i_1135_n_0
    );
power_avg_inferred_i_1136: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(29),
      I1 => sum(27),
      I2 => sum(31),
      I3 => sum(32),
      I4 => sum(28),
      I5 => sum(30),
      O => power_avg_inferred_i_1136_n_0
    );
power_avg_inferred_i_1137: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(41),
      I1 => sum(36),
      I2 => sum(38),
      I3 => sum(37),
      I4 => sum(39),
      I5 => sum(42),
      O => power_avg_inferred_i_1137_n_0
    );
power_avg_inferred_i_1138: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(40),
      I1 => sum(35),
      I2 => sum(37),
      I3 => sum(36),
      I4 => sum(38),
      I5 => sum(41),
      O => power_avg_inferred_i_1138_n_0
    );
power_avg_inferred_i_1139: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(39),
      I1 => sum(34),
      I2 => sum(36),
      I3 => sum(35),
      I4 => sum(37),
      I5 => sum(40),
      O => power_avg_inferred_i_1139_n_0
    );
power_avg_inferred_i_114: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_174_n_7,
      I1 => power_avg_inferred_i_175_n_7,
      I2 => power_avg_inferred_i_176_n_6,
      I3 => power_avg_inferred_i_110_n_0,
      O => power_avg_inferred_i_114_n_0
    );
power_avg_inferred_i_1140: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(38),
      I1 => sum(33),
      I2 => sum(35),
      I3 => sum(34),
      I4 => sum(36),
      I5 => sum(39),
      O => power_avg_inferred_i_1140_n_0
    );
power_avg_inferred_i_1141: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(44),
      I1 => sum(42),
      I2 => sum(46),
      I3 => sum(47),
      I4 => sum(43),
      I5 => sum(45),
      O => power_avg_inferred_i_1141_n_0
    );
power_avg_inferred_i_1142: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(43),
      I1 => sum(41),
      I2 => sum(45),
      I3 => sum(46),
      I4 => sum(42),
      I5 => sum(44),
      O => power_avg_inferred_i_1142_n_0
    );
power_avg_inferred_i_1143: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(42),
      I1 => sum(40),
      I2 => sum(44),
      I3 => sum(45),
      I4 => sum(41),
      I5 => sum(43),
      O => power_avg_inferred_i_1143_n_0
    );
power_avg_inferred_i_1144: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(41),
      I1 => sum(39),
      I2 => sum(43),
      I3 => sum(44),
      I4 => sum(40),
      I5 => sum(42),
      O => power_avg_inferred_i_1144_n_0
    );
power_avg_inferred_i_1145: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(53),
      I1 => sum(48),
      I2 => sum(50),
      I3 => sum(49),
      I4 => sum(51),
      I5 => sum(54),
      O => power_avg_inferred_i_1145_n_0
    );
power_avg_inferred_i_1146: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(52),
      I1 => sum(47),
      I2 => sum(49),
      I3 => sum(48),
      I4 => sum(50),
      I5 => sum(53),
      O => power_avg_inferred_i_1146_n_0
    );
power_avg_inferred_i_1147: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(51),
      I1 => sum(46),
      I2 => sum(48),
      I3 => sum(47),
      I4 => sum(49),
      I5 => sum(52),
      O => power_avg_inferred_i_1147_n_0
    );
power_avg_inferred_i_1148: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(50),
      I1 => sum(45),
      I2 => sum(47),
      I3 => sum(46),
      I4 => sum(48),
      I5 => sum(51),
      O => power_avg_inferred_i_1148_n_0
    );
power_avg_inferred_i_1149: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1365_n_5,
      I1 => power_avg_inferred_i_1151_n_5,
      I2 => sum(1),
      O => power_avg_inferred_i_1149_n_0
    );
power_avg_inferred_i_115: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_177_n_5,
      I1 => power_avg_inferred_i_178_n_5,
      I2 => power_avg_inferred_i_179_n_4,
      O => power_avg_inferred_i_115_n_0
    );
power_avg_inferred_i_1150: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sum(1),
      I1 => power_avg_inferred_i_1365_n_5,
      I2 => power_avg_inferred_i_1151_n_5,
      O => power_avg_inferred_i_1150_n_0
    );
power_avg_inferred_i_1151: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1239_n_0,
      CO(3) => power_avg_inferred_i_1151_n_0,
      CO(2) => power_avg_inferred_i_1151_n_1,
      CO(1) => power_avg_inferred_i_1151_n_2,
      CO(0) => power_avg_inferred_i_1151_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_707_n_0,
      DI(2) => power_avg_inferred_i_708_n_0,
      DI(1) => power_avg_inferred_i_709_n_0,
      DI(0) => power_avg_inferred_i_710_n_0,
      O(3) => power_avg_inferred_i_1151_n_4,
      O(2) => power_avg_inferred_i_1151_n_5,
      O(1) => power_avg_inferred_i_1151_n_6,
      O(0) => power_avg_inferred_i_1151_n_7,
      S(3) => power_avg_inferred_i_1366_n_0,
      S(2) => power_avg_inferred_i_1367_n_0,
      S(1) => power_avg_inferred_i_1368_n_0,
      S(0) => power_avg_inferred_i_1369_n_0
    );
power_avg_inferred_i_1152: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1365_n_4,
      I1 => power_avg_inferred_i_1151_n_4,
      I2 => sum(2),
      I3 => power_avg_inferred_i_1149_n_0,
      O => power_avg_inferred_i_1152_n_0
    );
power_avg_inferred_i_1153: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => power_avg_inferred_i_1365_n_5,
      I1 => power_avg_inferred_i_1151_n_5,
      I2 => sum(1),
      I3 => power_avg_inferred_i_1151_n_6,
      I4 => power_avg_inferred_i_1365_n_6,
      O => power_avg_inferred_i_1153_n_0
    );
power_avg_inferred_i_1154: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => power_avg_inferred_i_1365_n_6,
      I1 => power_avg_inferred_i_1151_n_6,
      I2 => sum(0),
      O => power_avg_inferred_i_1154_n_0
    );
power_avg_inferred_i_1155: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_1151_n_7,
      I1 => power_avg_inferred_i_1365_n_7,
      O => power_avg_inferred_i_1155_n_0
    );
power_avg_inferred_i_1156: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(6),
      I1 => sum(2),
      I2 => sum(4),
      O => power_avg_inferred_i_1156_n_0
    );
power_avg_inferred_i_1157: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(5),
      I1 => sum(1),
      I2 => sum(3),
      O => power_avg_inferred_i_1157_n_0
    );
power_avg_inferred_i_1158: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sum(5),
      I1 => sum(1),
      I2 => sum(3),
      O => power_avg_inferred_i_1158_n_0
    );
power_avg_inferred_i_1159: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(4),
      I1 => sum(2),
      I2 => sum(6),
      I3 => sum(7),
      I4 => sum(3),
      I5 => sum(5),
      O => power_avg_inferred_i_1159_n_0
    );
power_avg_inferred_i_116: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_177_n_6,
      I1 => power_avg_inferred_i_178_n_6,
      I2 => power_avg_inferred_i_179_n_5,
      O => power_avg_inferred_i_116_n_0
    );
power_avg_inferred_i_1160: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(3),
      I1 => sum(1),
      I2 => sum(5),
      I3 => sum(6),
      I4 => sum(2),
      I5 => sum(4),
      O => power_avg_inferred_i_1160_n_0
    );
power_avg_inferred_i_1161: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => sum(5),
      I1 => sum(1),
      I2 => sum(3),
      I3 => sum(4),
      I4 => sum(0),
      O => power_avg_inferred_i_1161_n_0
    );
power_avg_inferred_i_1162: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sum(0),
      I1 => sum(4),
      I2 => sum(2),
      O => power_avg_inferred_i_1162_n_0
    );
power_avg_inferred_i_1163: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(10),
      I1 => sum(8),
      I2 => sum(13),
      O => power_avg_inferred_i_1163_n_0
    );
power_avg_inferred_i_1164: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(9),
      I1 => sum(7),
      I2 => sum(12),
      O => power_avg_inferred_i_1164_n_0
    );
power_avg_inferred_i_1165: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(8),
      I1 => sum(6),
      I2 => sum(11),
      O => power_avg_inferred_i_1165_n_0
    );
power_avg_inferred_i_1166: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(7),
      I1 => sum(5),
      I2 => sum(10),
      O => power_avg_inferred_i_1166_n_0
    );
power_avg_inferred_i_1167: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(13),
      I1 => sum(8),
      I2 => sum(10),
      I3 => sum(9),
      I4 => sum(11),
      I5 => sum(14),
      O => power_avg_inferred_i_1167_n_0
    );
power_avg_inferred_i_1168: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(12),
      I1 => sum(7),
      I2 => sum(9),
      I3 => sum(8),
      I4 => sum(10),
      I5 => sum(13),
      O => power_avg_inferred_i_1168_n_0
    );
power_avg_inferred_i_1169: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(11),
      I1 => sum(6),
      I2 => sum(8),
      I3 => sum(7),
      I4 => sum(9),
      I5 => sum(12),
      O => power_avg_inferred_i_1169_n_0
    );
power_avg_inferred_i_117: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_177_n_7,
      I1 => power_avg_inferred_i_178_n_7,
      I2 => power_avg_inferred_i_179_n_6,
      O => power_avg_inferred_i_117_n_0
    );
power_avg_inferred_i_1170: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(10),
      I1 => sum(5),
      I2 => sum(7),
      I3 => sum(6),
      I4 => sum(8),
      I5 => sum(11),
      O => power_avg_inferred_i_1170_n_0
    );
power_avg_inferred_i_1171: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(16),
      I1 => sum(14),
      I2 => sum(18),
      I3 => sum(19),
      I4 => sum(15),
      I5 => sum(17),
      O => power_avg_inferred_i_1171_n_0
    );
power_avg_inferred_i_1172: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(15),
      I1 => sum(13),
      I2 => sum(17),
      I3 => sum(18),
      I4 => sum(14),
      I5 => sum(16),
      O => power_avg_inferred_i_1172_n_0
    );
power_avg_inferred_i_1173: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(14),
      I1 => sum(12),
      I2 => sum(16),
      I3 => sum(17),
      I4 => sum(13),
      I5 => sum(15),
      O => power_avg_inferred_i_1173_n_0
    );
power_avg_inferred_i_1174: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(13),
      I1 => sum(11),
      I2 => sum(15),
      I3 => sum(16),
      I4 => sum(12),
      I5 => sum(14),
      O => power_avg_inferred_i_1174_n_0
    );
power_avg_inferred_i_1175: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(25),
      I1 => sum(20),
      I2 => sum(22),
      I3 => sum(21),
      I4 => sum(23),
      I5 => sum(26),
      O => power_avg_inferred_i_1175_n_0
    );
power_avg_inferred_i_1176: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(24),
      I1 => sum(19),
      I2 => sum(21),
      I3 => sum(20),
      I4 => sum(22),
      I5 => sum(25),
      O => power_avg_inferred_i_1176_n_0
    );
power_avg_inferred_i_1177: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(23),
      I1 => sum(18),
      I2 => sum(20),
      I3 => sum(19),
      I4 => sum(21),
      I5 => sum(24),
      O => power_avg_inferred_i_1177_n_0
    );
power_avg_inferred_i_1178: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(22),
      I1 => sum(17),
      I2 => sum(19),
      I3 => sum(18),
      I4 => sum(20),
      I5 => sum(23),
      O => power_avg_inferred_i_1178_n_0
    );
power_avg_inferred_i_1179: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(28),
      I1 => sum(26),
      I2 => sum(30),
      I3 => sum(31),
      I4 => sum(27),
      I5 => sum(29),
      O => power_avg_inferred_i_1179_n_0
    );
power_avg_inferred_i_118: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_180_n_4,
      I1 => power_avg_inferred_i_181_n_4,
      I2 => power_avg_inferred_i_179_n_7,
      O => power_avg_inferred_i_118_n_0
    );
power_avg_inferred_i_1180: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(27),
      I1 => sum(25),
      I2 => sum(29),
      I3 => sum(30),
      I4 => sum(26),
      I5 => sum(28),
      O => power_avg_inferred_i_1180_n_0
    );
power_avg_inferred_i_1181: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(26),
      I1 => sum(24),
      I2 => sum(28),
      I3 => sum(29),
      I4 => sum(25),
      I5 => sum(27),
      O => power_avg_inferred_i_1181_n_0
    );
power_avg_inferred_i_1182: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(25),
      I1 => sum(23),
      I2 => sum(27),
      I3 => sum(28),
      I4 => sum(24),
      I5 => sum(26),
      O => power_avg_inferred_i_1182_n_0
    );
power_avg_inferred_i_1183: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1370_n_0,
      CO(3) => power_avg_inferred_i_1183_n_0,
      CO(2) => power_avg_inferred_i_1183_n_1,
      CO(1) => power_avg_inferred_i_1183_n_2,
      CO(0) => power_avg_inferred_i_1183_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1371_n_0,
      DI(2) => power_avg_inferred_i_1372_n_0,
      DI(1) => power_avg_inferred_i_1373_n_0,
      DI(0) => power_avg_inferred_i_1374_n_0,
      O(3 downto 0) => NLW_power_avg_inferred_i_1183_O_UNCONNECTED(3 downto 0),
      S(3) => power_avg_inferred_i_1375_n_0,
      S(2) => power_avg_inferred_i_1376_n_0,
      S(1) => power_avg_inferred_i_1377_n_0,
      S(0) => power_avg_inferred_i_1378_n_0
    );
power_avg_inferred_i_1184: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1193_n_7,
      I1 => power_avg_inferred_i_1194_n_5,
      I2 => power_avg_inferred_i_1379_n_4,
      O => power_avg_inferred_i_1184_n_0
    );
power_avg_inferred_i_1185: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1380_n_4,
      I1 => power_avg_inferred_i_1194_n_6,
      I2 => power_avg_inferred_i_1379_n_5,
      O => power_avg_inferred_i_1185_n_0
    );
power_avg_inferred_i_1186: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1380_n_5,
      I1 => power_avg_inferred_i_1194_n_7,
      I2 => power_avg_inferred_i_1379_n_6,
      O => power_avg_inferred_i_1186_n_0
    );
power_avg_inferred_i_1187: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1380_n_6,
      I1 => power_avg_inferred_i_1381_n_4,
      I2 => power_avg_inferred_i_1379_n_7,
      O => power_avg_inferred_i_1187_n_0
    );
power_avg_inferred_i_1188: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => power_avg_inferred_i_1193_n_6,
      I1 => sum(0),
      I2 => power_avg_inferred_i_1194_n_4,
      I3 => power_avg_inferred_i_1192_n_7,
      I4 => power_avg_inferred_i_1184_n_0,
      O => power_avg_inferred_i_1188_n_0
    );
power_avg_inferred_i_1189: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1193_n_7,
      I1 => power_avg_inferred_i_1194_n_5,
      I2 => power_avg_inferred_i_1379_n_4,
      I3 => power_avg_inferred_i_1185_n_0,
      O => power_avg_inferred_i_1189_n_0
    );
power_avg_inferred_i_119: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_177_n_4,
      I1 => power_avg_inferred_i_178_n_4,
      I2 => power_avg_inferred_i_176_n_7,
      I3 => power_avg_inferred_i_115_n_0,
      O => power_avg_inferred_i_119_n_0
    );
power_avg_inferred_i_1190: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1380_n_4,
      I1 => power_avg_inferred_i_1194_n_6,
      I2 => power_avg_inferred_i_1379_n_5,
      I3 => power_avg_inferred_i_1186_n_0,
      O => power_avg_inferred_i_1190_n_0
    );
power_avg_inferred_i_1191: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1380_n_5,
      I1 => power_avg_inferred_i_1194_n_7,
      I2 => power_avg_inferred_i_1379_n_6,
      I3 => power_avg_inferred_i_1187_n_0,
      O => power_avg_inferred_i_1191_n_0
    );
power_avg_inferred_i_1192: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1379_n_0,
      CO(3) => power_avg_inferred_i_1192_n_0,
      CO(2) => power_avg_inferred_i_1192_n_1,
      CO(1) => power_avg_inferred_i_1192_n_2,
      CO(0) => power_avg_inferred_i_1192_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1382_n_0,
      DI(2) => power_avg_inferred_i_1383_n_0,
      DI(1) => power_avg_inferred_i_1384_n_0,
      DI(0) => power_avg_inferred_i_1385_n_0,
      O(3) => power_avg_inferred_i_1192_n_4,
      O(2) => power_avg_inferred_i_1192_n_5,
      O(1) => power_avg_inferred_i_1192_n_6,
      O(0) => power_avg_inferred_i_1192_n_7,
      S(3) => power_avg_inferred_i_1386_n_0,
      S(2) => power_avg_inferred_i_1387_n_0,
      S(1) => power_avg_inferred_i_1388_n_0,
      S(0) => power_avg_inferred_i_1389_n_0
    );
power_avg_inferred_i_1193: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1380_n_0,
      CO(3) => power_avg_inferred_i_1193_n_0,
      CO(2) => power_avg_inferred_i_1193_n_1,
      CO(1) => power_avg_inferred_i_1193_n_2,
      CO(0) => power_avg_inferred_i_1193_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1390_n_4,
      DI(2) => power_avg_inferred_i_1390_n_5,
      DI(1) => power_avg_inferred_i_1390_n_6,
      DI(0) => power_avg_inferred_i_1390_n_7,
      O(3) => power_avg_inferred_i_1193_n_4,
      O(2) => power_avg_inferred_i_1193_n_5,
      O(1) => power_avg_inferred_i_1193_n_6,
      O(0) => power_avg_inferred_i_1193_n_7,
      S(3) => power_avg_inferred_i_1391_n_0,
      S(2) => power_avg_inferred_i_1392_n_0,
      S(1) => power_avg_inferred_i_1393_n_0,
      S(0) => power_avg_inferred_i_1394_n_0
    );
power_avg_inferred_i_1194: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1381_n_0,
      CO(3) => power_avg_inferred_i_1194_n_0,
      CO(2) => power_avg_inferred_i_1194_n_1,
      CO(1) => power_avg_inferred_i_1194_n_2,
      CO(0) => power_avg_inferred_i_1194_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1395_n_0,
      DI(2) => power_avg_inferred_i_1396_n_0,
      DI(1) => power_avg_inferred_i_1397_n_0,
      DI(0) => power_avg_inferred_i_1398_n_0,
      O(3) => power_avg_inferred_i_1194_n_4,
      O(2) => power_avg_inferred_i_1194_n_5,
      O(1) => power_avg_inferred_i_1194_n_6,
      O(0) => power_avg_inferred_i_1194_n_7,
      S(3) => power_avg_inferred_i_1399_n_0,
      S(2) => power_avg_inferred_i_1400_n_0,
      S(1) => power_avg_inferred_i_1401_n_0,
      S(0) => power_avg_inferred_i_1402_n_0
    );
power_avg_inferred_i_1195: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1403_n_4,
      I1 => power_avg_inferred_i_1404_n_4,
      I2 => power_avg_inferred_i_1405_n_4,
      O => power_avg_inferred_i_1195_n_0
    );
power_avg_inferred_i_1196: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1403_n_5,
      I1 => power_avg_inferred_i_1404_n_5,
      I2 => power_avg_inferred_i_1405_n_5,
      O => power_avg_inferred_i_1196_n_0
    );
power_avg_inferred_i_1197: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1403_n_6,
      I1 => power_avg_inferred_i_1404_n_6,
      I2 => power_avg_inferred_i_1405_n_6,
      O => power_avg_inferred_i_1197_n_0
    );
power_avg_inferred_i_1198: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1403_n_7,
      I1 => power_avg_inferred_i_1404_n_7,
      I2 => power_avg_inferred_i_1405_n_7,
      O => power_avg_inferred_i_1198_n_0
    );
power_avg_inferred_i_1199: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1219_n_7,
      I1 => power_avg_inferred_i_1220_n_7,
      I2 => power_avg_inferred_i_1221_n_7,
      I3 => power_avg_inferred_i_1195_n_0,
      O => power_avg_inferred_i_1199_n_0
    );
power_avg_inferred_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => power_avg_inferred_i_41_n_4,
      I1 => power_avg_inferred_i_34_n_2,
      I2 => sum(63),
      I3 => power_avg_inferred_i_35_n_6,
      I4 => power_avg_inferred_i_40_n_7,
      O => power_avg(20)
    );
power_avg_inferred_i_120: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_177_n_5,
      I1 => power_avg_inferred_i_178_n_5,
      I2 => power_avg_inferred_i_179_n_4,
      I3 => power_avg_inferred_i_116_n_0,
      O => power_avg_inferred_i_120_n_0
    );
power_avg_inferred_i_1200: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1403_n_4,
      I1 => power_avg_inferred_i_1404_n_4,
      I2 => power_avg_inferred_i_1405_n_4,
      I3 => power_avg_inferred_i_1196_n_0,
      O => power_avg_inferred_i_1200_n_0
    );
power_avg_inferred_i_1201: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1403_n_5,
      I1 => power_avg_inferred_i_1404_n_5,
      I2 => power_avg_inferred_i_1405_n_5,
      I3 => power_avg_inferred_i_1197_n_0,
      O => power_avg_inferred_i_1201_n_0
    );
power_avg_inferred_i_1202: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1403_n_6,
      I1 => power_avg_inferred_i_1404_n_6,
      I2 => power_avg_inferred_i_1405_n_6,
      I3 => power_avg_inferred_i_1198_n_0,
      O => power_avg_inferred_i_1202_n_0
    );
power_avg_inferred_i_1203: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => power_avg_inferred_i_1406_n_7,
      I1 => power_avg_inferred_i_1222_n_7,
      O => power_avg_inferred_i_1203_n_0
    );
power_avg_inferred_i_1204: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sum(2),
      I1 => power_avg_inferred_i_1193_n_4,
      O => power_avg_inferred_i_1204_n_0
    );
power_avg_inferred_i_1205: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sum(1),
      I1 => power_avg_inferred_i_1193_n_5,
      O => power_avg_inferred_i_1205_n_0
    );
power_avg_inferred_i_1206: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sum(0),
      I1 => power_avg_inferred_i_1193_n_6,
      O => power_avg_inferred_i_1206_n_0
    );
power_avg_inferred_i_1207: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => power_avg_inferred_i_1406_n_7,
      I1 => power_avg_inferred_i_1222_n_7,
      I2 => power_avg_inferred_i_1222_n_6,
      I3 => power_avg_inferred_i_1223_n_6,
      O => power_avg_inferred_i_1207_n_0
    );
power_avg_inferred_i_1208: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => sum(2),
      I1 => power_avg_inferred_i_1193_n_4,
      I2 => power_avg_inferred_i_1222_n_7,
      I3 => power_avg_inferred_i_1406_n_7,
      O => power_avg_inferred_i_1208_n_0
    );
power_avg_inferred_i_1209: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => sum(1),
      I1 => power_avg_inferred_i_1193_n_5,
      I2 => power_avg_inferred_i_1193_n_4,
      I3 => sum(2),
      O => power_avg_inferred_i_1209_n_0
    );
power_avg_inferred_i_121: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_177_n_6,
      I1 => power_avg_inferred_i_178_n_6,
      I2 => power_avg_inferred_i_179_n_5,
      I3 => power_avg_inferred_i_117_n_0,
      O => power_avg_inferred_i_121_n_0
    );
power_avg_inferred_i_1210: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => sum(0),
      I1 => power_avg_inferred_i_1193_n_6,
      I2 => power_avg_inferred_i_1193_n_5,
      I3 => sum(1),
      O => power_avg_inferred_i_1210_n_0
    );
power_avg_inferred_i_1211: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1224_n_7,
      I1 => power_avg_inferred_i_1225_n_7,
      I2 => power_avg_inferred_i_1226_n_7,
      O => power_avg_inferred_i_1211_n_0
    );
power_avg_inferred_i_1212: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1407_n_4,
      I1 => power_avg_inferred_i_1408_n_4,
      I2 => power_avg_inferred_i_1409_n_4,
      O => power_avg_inferred_i_1212_n_0
    );
power_avg_inferred_i_1213: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1407_n_5,
      I1 => power_avg_inferred_i_1408_n_5,
      I2 => power_avg_inferred_i_1409_n_5,
      O => power_avg_inferred_i_1213_n_0
    );
power_avg_inferred_i_1214: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1407_n_6,
      I1 => power_avg_inferred_i_1408_n_6,
      I2 => power_avg_inferred_i_1409_n_6,
      O => power_avg_inferred_i_1214_n_0
    );
power_avg_inferred_i_1215: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1224_n_6,
      I1 => power_avg_inferred_i_1225_n_6,
      I2 => power_avg_inferred_i_1226_n_6,
      I3 => power_avg_inferred_i_1211_n_0,
      O => power_avg_inferred_i_1215_n_0
    );
power_avg_inferred_i_1216: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1224_n_7,
      I1 => power_avg_inferred_i_1225_n_7,
      I2 => power_avg_inferred_i_1226_n_7,
      I3 => power_avg_inferred_i_1212_n_0,
      O => power_avg_inferred_i_1216_n_0
    );
power_avg_inferred_i_1217: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1407_n_4,
      I1 => power_avg_inferred_i_1408_n_4,
      I2 => power_avg_inferred_i_1409_n_4,
      I3 => power_avg_inferred_i_1213_n_0,
      O => power_avg_inferred_i_1217_n_0
    );
power_avg_inferred_i_1218: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1407_n_5,
      I1 => power_avg_inferred_i_1408_n_5,
      I2 => power_avg_inferred_i_1409_n_5,
      I3 => power_avg_inferred_i_1214_n_0,
      O => power_avg_inferred_i_1218_n_0
    );
power_avg_inferred_i_1219: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1403_n_0,
      CO(3) => power_avg_inferred_i_1219_n_0,
      CO(2) => power_avg_inferred_i_1219_n_1,
      CO(1) => power_avg_inferred_i_1219_n_2,
      CO(0) => power_avg_inferred_i_1219_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_926_n_0,
      DI(2) => power_avg_inferred_i_927_n_0,
      DI(1) => power_avg_inferred_i_928_n_0,
      DI(0) => power_avg_inferred_i_929_n_0,
      O(3) => power_avg_inferred_i_1219_n_4,
      O(2) => power_avg_inferred_i_1219_n_5,
      O(1) => power_avg_inferred_i_1219_n_6,
      O(0) => power_avg_inferred_i_1219_n_7,
      S(3) => power_avg_inferred_i_1410_n_0,
      S(2) => power_avg_inferred_i_1411_n_0,
      S(1) => power_avg_inferred_i_1412_n_0,
      S(0) => power_avg_inferred_i_1413_n_0
    );
power_avg_inferred_i_122: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_177_n_7,
      I1 => power_avg_inferred_i_178_n_7,
      I2 => power_avg_inferred_i_179_n_6,
      I3 => power_avg_inferred_i_118_n_0,
      O => power_avg_inferred_i_122_n_0
    );
power_avg_inferred_i_1220: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1404_n_0,
      CO(3) => power_avg_inferred_i_1220_n_0,
      CO(2) => power_avg_inferred_i_1220_n_1,
      CO(1) => power_avg_inferred_i_1220_n_2,
      CO(0) => power_avg_inferred_i_1220_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_683_n_0,
      DI(2) => power_avg_inferred_i_684_n_0,
      DI(1) => power_avg_inferred_i_685_n_0,
      DI(0) => power_avg_inferred_i_686_n_0,
      O(3) => power_avg_inferred_i_1220_n_4,
      O(2) => power_avg_inferred_i_1220_n_5,
      O(1) => power_avg_inferred_i_1220_n_6,
      O(0) => power_avg_inferred_i_1220_n_7,
      S(3) => power_avg_inferred_i_1414_n_0,
      S(2) => power_avg_inferred_i_1415_n_0,
      S(1) => power_avg_inferred_i_1416_n_0,
      S(0) => power_avg_inferred_i_1417_n_0
    );
power_avg_inferred_i_1221: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1405_n_0,
      CO(3) => power_avg_inferred_i_1221_n_0,
      CO(2) => power_avg_inferred_i_1221_n_1,
      CO(1) => power_avg_inferred_i_1221_n_2,
      CO(0) => power_avg_inferred_i_1221_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_691_n_0,
      DI(2) => power_avg_inferred_i_692_n_0,
      DI(1) => power_avg_inferred_i_693_n_0,
      DI(0) => power_avg_inferred_i_694_n_0,
      O(3) => power_avg_inferred_i_1221_n_4,
      O(2) => power_avg_inferred_i_1221_n_5,
      O(1) => power_avg_inferred_i_1221_n_6,
      O(0) => power_avg_inferred_i_1221_n_7,
      S(3) => power_avg_inferred_i_1418_n_0,
      S(2) => power_avg_inferred_i_1419_n_0,
      S(1) => power_avg_inferred_i_1420_n_0,
      S(0) => power_avg_inferred_i_1421_n_0
    );
power_avg_inferred_i_1222: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1193_n_0,
      CO(3) => power_avg_inferred_i_1222_n_0,
      CO(2) => power_avg_inferred_i_1222_n_1,
      CO(1) => power_avg_inferred_i_1222_n_2,
      CO(0) => power_avg_inferred_i_1222_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1422_n_4,
      DI(2) => power_avg_inferred_i_1422_n_5,
      DI(1) => power_avg_inferred_i_1422_n_6,
      DI(0) => power_avg_inferred_i_1422_n_7,
      O(3) => power_avg_inferred_i_1222_n_4,
      O(2) => power_avg_inferred_i_1222_n_5,
      O(1) => power_avg_inferred_i_1222_n_6,
      O(0) => power_avg_inferred_i_1222_n_7,
      S(3) => power_avg_inferred_i_1423_n_0,
      S(2) => power_avg_inferred_i_1424_n_0,
      S(1) => power_avg_inferred_i_1425_n_0,
      S(0) => power_avg_inferred_i_1426_n_0
    );
power_avg_inferred_i_1223: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => power_avg_inferred_i_1223_n_0,
      CO(2) => power_avg_inferred_i_1223_n_1,
      CO(1) => power_avg_inferred_i_1223_n_2,
      CO(0) => power_avg_inferred_i_1223_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1427_n_0,
      DI(2) => power_avg_inferred_i_1428_n_0,
      DI(1) => power_avg_inferred_i_1429_n_0,
      DI(0) => '0',
      O(3) => power_avg_inferred_i_1223_n_4,
      O(2) => power_avg_inferred_i_1223_n_5,
      O(1) => power_avg_inferred_i_1223_n_6,
      O(0) => NLW_power_avg_inferred_i_1223_O_UNCONNECTED(0),
      S(3) => power_avg_inferred_i_1430_n_0,
      S(2) => power_avg_inferred_i_1431_n_0,
      S(1) => power_avg_inferred_i_1432_n_0,
      S(0) => power_avg_inferred_i_1433_n_0
    );
power_avg_inferred_i_1224: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1407_n_0,
      CO(3) => power_avg_inferred_i_1224_n_0,
      CO(2) => power_avg_inferred_i_1224_n_1,
      CO(1) => power_avg_inferred_i_1224_n_2,
      CO(0) => power_avg_inferred_i_1224_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1109_n_0,
      DI(2) => power_avg_inferred_i_1110_n_0,
      DI(1) => power_avg_inferred_i_1111_n_0,
      DI(0) => power_avg_inferred_i_1112_n_0,
      O(3) => power_avg_inferred_i_1224_n_4,
      O(2) => power_avg_inferred_i_1224_n_5,
      O(1) => power_avg_inferred_i_1224_n_6,
      O(0) => power_avg_inferred_i_1224_n_7,
      S(3) => power_avg_inferred_i_1434_n_0,
      S(2) => power_avg_inferred_i_1435_n_0,
      S(1) => power_avg_inferred_i_1436_n_0,
      S(0) => power_avg_inferred_i_1437_n_0
    );
power_avg_inferred_i_1225: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1408_n_0,
      CO(3) => power_avg_inferred_i_1225_n_0,
      CO(2) => power_avg_inferred_i_1225_n_1,
      CO(1) => power_avg_inferred_i_1225_n_2,
      CO(0) => power_avg_inferred_i_1225_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1117_n_0,
      DI(2) => power_avg_inferred_i_1118_n_0,
      DI(1) => power_avg_inferred_i_1119_n_0,
      DI(0) => power_avg_inferred_i_1120_n_0,
      O(3) => power_avg_inferred_i_1225_n_4,
      O(2) => power_avg_inferred_i_1225_n_5,
      O(1) => power_avg_inferred_i_1225_n_6,
      O(0) => power_avg_inferred_i_1225_n_7,
      S(3) => power_avg_inferred_i_1438_n_0,
      S(2) => power_avg_inferred_i_1439_n_0,
      S(1) => power_avg_inferred_i_1440_n_0,
      S(0) => power_avg_inferred_i_1441_n_0
    );
power_avg_inferred_i_1226: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1409_n_0,
      CO(3) => power_avg_inferred_i_1226_n_0,
      CO(2) => power_avg_inferred_i_1226_n_1,
      CO(1) => power_avg_inferred_i_1226_n_2,
      CO(0) => power_avg_inferred_i_1226_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_962_n_0,
      DI(2) => power_avg_inferred_i_963_n_0,
      DI(1) => power_avg_inferred_i_964_n_0,
      DI(0) => power_avg_inferred_i_965_n_0,
      O(3) => power_avg_inferred_i_1226_n_4,
      O(2) => power_avg_inferred_i_1226_n_5,
      O(1) => power_avg_inferred_i_1226_n_6,
      O(0) => power_avg_inferred_i_1226_n_7,
      S(3) => power_avg_inferred_i_1442_n_0,
      S(2) => power_avg_inferred_i_1443_n_0,
      S(1) => power_avg_inferred_i_1444_n_0,
      S(0) => power_avg_inferred_i_1445_n_0
    );
power_avg_inferred_i_1227: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(37),
      I1 => sum(32),
      I2 => sum(34),
      I3 => sum(33),
      I4 => sum(35),
      I5 => sum(38),
      O => power_avg_inferred_i_1227_n_0
    );
power_avg_inferred_i_1228: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(36),
      I1 => sum(31),
      I2 => sum(33),
      I3 => sum(32),
      I4 => sum(34),
      I5 => sum(37),
      O => power_avg_inferred_i_1228_n_0
    );
power_avg_inferred_i_1229: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(35),
      I1 => sum(30),
      I2 => sum(32),
      I3 => sum(31),
      I4 => sum(33),
      I5 => sum(36),
      O => power_avg_inferred_i_1229_n_0
    );
power_avg_inferred_i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => power_avg_inferred_i_51_n_4,
      O => power_avg_inferred_i_123_n_0
    );
power_avg_inferred_i_1230: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(34),
      I1 => sum(29),
      I2 => sum(31),
      I3 => sum(30),
      I4 => sum(32),
      I5 => sum(35),
      O => power_avg_inferred_i_1230_n_0
    );
power_avg_inferred_i_1231: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(40),
      I1 => sum(38),
      I2 => sum(42),
      I3 => sum(43),
      I4 => sum(39),
      I5 => sum(41),
      O => power_avg_inferred_i_1231_n_0
    );
power_avg_inferred_i_1232: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(39),
      I1 => sum(37),
      I2 => sum(41),
      I3 => sum(42),
      I4 => sum(38),
      I5 => sum(40),
      O => power_avg_inferred_i_1232_n_0
    );
power_avg_inferred_i_1233: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(38),
      I1 => sum(36),
      I2 => sum(40),
      I3 => sum(41),
      I4 => sum(37),
      I5 => sum(39),
      O => power_avg_inferred_i_1233_n_0
    );
power_avg_inferred_i_1234: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(37),
      I1 => sum(35),
      I2 => sum(39),
      I3 => sum(40),
      I4 => sum(36),
      I5 => sum(38),
      O => power_avg_inferred_i_1234_n_0
    );
power_avg_inferred_i_1235: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(49),
      I1 => sum(44),
      I2 => sum(46),
      I3 => sum(45),
      I4 => sum(47),
      I5 => sum(50),
      O => power_avg_inferred_i_1235_n_0
    );
power_avg_inferred_i_1236: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(48),
      I1 => sum(43),
      I2 => sum(45),
      I3 => sum(44),
      I4 => sum(46),
      I5 => sum(49),
      O => power_avg_inferred_i_1236_n_0
    );
power_avg_inferred_i_1237: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(47),
      I1 => sum(42),
      I2 => sum(44),
      I3 => sum(43),
      I4 => sum(45),
      I5 => sum(48),
      O => power_avg_inferred_i_1237_n_0
    );
power_avg_inferred_i_1238: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(46),
      I1 => sum(41),
      I2 => sum(43),
      I3 => sum(42),
      I4 => sum(44),
      I5 => sum(47),
      O => power_avg_inferred_i_1238_n_0
    );
power_avg_inferred_i_1239: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1422_n_0,
      CO(3) => power_avg_inferred_i_1239_n_0,
      CO(2) => power_avg_inferred_i_1239_n_1,
      CO(1) => power_avg_inferred_i_1239_n_2,
      CO(0) => power_avg_inferred_i_1239_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_730_n_0,
      DI(2) => power_avg_inferred_i_731_n_0,
      DI(1) => power_avg_inferred_i_732_n_0,
      DI(0) => power_avg_inferred_i_733_n_0,
      O(3) => power_avg_inferred_i_1239_n_4,
      O(2) => power_avg_inferred_i_1239_n_5,
      O(1) => power_avg_inferred_i_1239_n_6,
      O(0) => power_avg_inferred_i_1239_n_7,
      S(3) => power_avg_inferred_i_1446_n_0,
      S(2) => power_avg_inferred_i_1447_n_0,
      S(1) => power_avg_inferred_i_1448_n_0,
      S(0) => power_avg_inferred_i_1449_n_0
    );
power_avg_inferred_i_124: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_182_n_0,
      CO(3) => power_avg_inferred_i_124_n_0,
      CO(2) => power_avg_inferred_i_124_n_1,
      CO(1) => power_avg_inferred_i_124_n_2,
      CO(0) => power_avg_inferred_i_124_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_183_n_0,
      DI(2) => power_avg_inferred_i_184_n_0,
      DI(1) => power_avg_inferred_i_185_n_0,
      DI(0) => power_avg_inferred_i_186_n_0,
      O(3 downto 0) => NLW_power_avg_inferred_i_124_O_UNCONNECTED(3 downto 0),
      S(3) => power_avg_inferred_i_187_n_0,
      S(2) => power_avg_inferred_i_188_n_0,
      S(1) => power_avg_inferred_i_189_n_0,
      S(0) => power_avg_inferred_i_190_n_0
    );
power_avg_inferred_i_1240: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_1239_n_4,
      I1 => power_avg_inferred_i_1450_n_4,
      O => power_avg_inferred_i_1240_n_0
    );
power_avg_inferred_i_1241: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_1239_n_5,
      I1 => power_avg_inferred_i_1450_n_5,
      O => power_avg_inferred_i_1241_n_0
    );
power_avg_inferred_i_1242: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_1239_n_6,
      I1 => power_avg_inferred_i_1450_n_6,
      O => power_avg_inferred_i_1242_n_0
    );
power_avg_inferred_i_1243: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_1239_n_7,
      I1 => power_avg_inferred_i_1450_n_7,
      O => power_avg_inferred_i_1243_n_0
    );
power_avg_inferred_i_1244: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum(1),
      I1 => sum(3),
      O => power_avg_inferred_i_1244_n_0
    );
power_avg_inferred_i_1245: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum(0),
      I1 => sum(2),
      O => power_avg_inferred_i_1245_n_0
    );
power_avg_inferred_i_1246: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sum(1),
      O => power_avg_inferred_i_1246_n_0
    );
power_avg_inferred_i_1247: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(6),
      I1 => sum(4),
      I2 => sum(9),
      O => power_avg_inferred_i_1247_n_0
    );
power_avg_inferred_i_1248: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(5),
      I1 => sum(3),
      I2 => sum(8),
      O => power_avg_inferred_i_1248_n_0
    );
power_avg_inferred_i_1249: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(4),
      I1 => sum(2),
      I2 => sum(7),
      O => power_avg_inferred_i_1249_n_0
    );
power_avg_inferred_i_125: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_180_n_5,
      I1 => power_avg_inferred_i_181_n_5,
      I2 => power_avg_inferred_i_191_n_4,
      O => power_avg_inferred_i_125_n_0
    );
power_avg_inferred_i_1250: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(3),
      I1 => sum(1),
      I2 => sum(6),
      O => power_avg_inferred_i_1250_n_0
    );
power_avg_inferred_i_1251: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(9),
      I1 => sum(4),
      I2 => sum(6),
      I3 => sum(5),
      I4 => sum(7),
      I5 => sum(10),
      O => power_avg_inferred_i_1251_n_0
    );
power_avg_inferred_i_1252: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(8),
      I1 => sum(3),
      I2 => sum(5),
      I3 => sum(4),
      I4 => sum(6),
      I5 => sum(9),
      O => power_avg_inferred_i_1252_n_0
    );
power_avg_inferred_i_1253: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(7),
      I1 => sum(2),
      I2 => sum(4),
      I3 => sum(3),
      I4 => sum(5),
      I5 => sum(8),
      O => power_avg_inferred_i_1253_n_0
    );
power_avg_inferred_i_1254: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(6),
      I1 => sum(1),
      I2 => sum(3),
      I3 => sum(2),
      I4 => sum(4),
      I5 => sum(7),
      O => power_avg_inferred_i_1254_n_0
    );
power_avg_inferred_i_1255: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(12),
      I1 => sum(10),
      I2 => sum(14),
      I3 => sum(15),
      I4 => sum(11),
      I5 => sum(13),
      O => power_avg_inferred_i_1255_n_0
    );
power_avg_inferred_i_1256: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(11),
      I1 => sum(9),
      I2 => sum(13),
      I3 => sum(14),
      I4 => sum(10),
      I5 => sum(12),
      O => power_avg_inferred_i_1256_n_0
    );
power_avg_inferred_i_1257: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(10),
      I1 => sum(8),
      I2 => sum(12),
      I3 => sum(13),
      I4 => sum(9),
      I5 => sum(11),
      O => power_avg_inferred_i_1257_n_0
    );
power_avg_inferred_i_1258: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(9),
      I1 => sum(7),
      I2 => sum(11),
      I3 => sum(12),
      I4 => sum(8),
      I5 => sum(10),
      O => power_avg_inferred_i_1258_n_0
    );
power_avg_inferred_i_1259: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(21),
      I1 => sum(16),
      I2 => sum(18),
      I3 => sum(17),
      I4 => sum(19),
      I5 => sum(22),
      O => power_avg_inferred_i_1259_n_0
    );
power_avg_inferred_i_126: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_180_n_6,
      I1 => power_avg_inferred_i_181_n_6,
      I2 => power_avg_inferred_i_191_n_5,
      O => power_avg_inferred_i_126_n_0
    );
power_avg_inferred_i_1260: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(20),
      I1 => sum(15),
      I2 => sum(17),
      I3 => sum(16),
      I4 => sum(18),
      I5 => sum(21),
      O => power_avg_inferred_i_1260_n_0
    );
power_avg_inferred_i_1261: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(19),
      I1 => sum(14),
      I2 => sum(16),
      I3 => sum(15),
      I4 => sum(17),
      I5 => sum(20),
      O => power_avg_inferred_i_1261_n_0
    );
power_avg_inferred_i_1262: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(18),
      I1 => sum(13),
      I2 => sum(15),
      I3 => sum(14),
      I4 => sum(16),
      I5 => sum(19),
      O => power_avg_inferred_i_1262_n_0
    );
power_avg_inferred_i_1263: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(24),
      I1 => sum(22),
      I2 => sum(26),
      I3 => sum(27),
      I4 => sum(23),
      I5 => sum(25),
      O => power_avg_inferred_i_1263_n_0
    );
power_avg_inferred_i_1264: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(23),
      I1 => sum(21),
      I2 => sum(25),
      I3 => sum(26),
      I4 => sum(22),
      I5 => sum(24),
      O => power_avg_inferred_i_1264_n_0
    );
power_avg_inferred_i_1265: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(22),
      I1 => sum(20),
      I2 => sum(24),
      I3 => sum(25),
      I4 => sum(21),
      I5 => sum(23),
      O => power_avg_inferred_i_1265_n_0
    );
power_avg_inferred_i_1266: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(21),
      I1 => sum(19),
      I2 => sum(23),
      I3 => sum(24),
      I4 => sum(20),
      I5 => sum(22),
      O => power_avg_inferred_i_1266_n_0
    );
power_avg_inferred_i_1267: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1361_n_0,
      CO(3 downto 2) => NLW_power_avg_inferred_i_1267_CO_UNCONNECTED(3 downto 2),
      CO(1) => power_avg_inferred_i_1267_n_2,
      CO(0) => NLW_power_avg_inferred_i_1267_CO_UNCONNECTED(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sum(63),
      O(3 downto 1) => NLW_power_avg_inferred_i_1267_O_UNCONNECTED(3 downto 1),
      O(0) => power_avg_inferred_i_1267_n_7,
      S(3 downto 1) => B"001",
      S(0) => power_avg_inferred_i_1451_n_0
    );
power_avg_inferred_i_1268: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1364_n_0,
      CO(3) => power_avg_inferred_i_1268_n_0,
      CO(2) => NLW_power_avg_inferred_i_1268_CO_UNCONNECTED(2),
      CO(1) => power_avg_inferred_i_1268_n_2,
      CO(0) => power_avg_inferred_i_1268_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => sum(63 downto 62),
      DI(0) => power_avg_inferred_i_1452_n_0,
      O(3) => NLW_power_avg_inferred_i_1268_O_UNCONNECTED(3),
      O(2) => power_avg_inferred_i_1268_n_5,
      O(1) => power_avg_inferred_i_1268_n_6,
      O(0) => power_avg_inferred_i_1268_n_7,
      S(3) => '1',
      S(2) => power_avg_inferred_i_1453_n_0,
      S(1) => power_avg_inferred_i_1454_n_0,
      S(0) => power_avg_inferred_i_1455_n_0
    );
power_avg_inferred_i_1269: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1456_n_0,
      CO(3) => power_avg_inferred_i_1269_n_0,
      CO(2) => power_avg_inferred_i_1269_n_1,
      CO(1) => power_avg_inferred_i_1269_n_2,
      CO(0) => power_avg_inferred_i_1269_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1457_n_0,
      DI(2) => power_avg_inferred_i_1458_n_0,
      DI(1) => power_avg_inferred_i_1459_n_0,
      DI(0) => power_avg_inferred_i_1460_n_0,
      O(3 downto 0) => NLW_power_avg_inferred_i_1269_O_UNCONNECTED(3 downto 0),
      S(3) => power_avg_inferred_i_1461_n_0,
      S(2) => power_avg_inferred_i_1462_n_0,
      S(1) => power_avg_inferred_i_1463_n_0,
      S(0) => power_avg_inferred_i_1464_n_0
    );
power_avg_inferred_i_127: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_180_n_7,
      I1 => power_avg_inferred_i_181_n_7,
      I2 => power_avg_inferred_i_191_n_6,
      O => power_avg_inferred_i_127_n_0
    );
power_avg_inferred_i_1270: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_812_n_5,
      I1 => sum(44),
      O => power_avg_inferred_i_1270_n_0
    );
power_avg_inferred_i_1271: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_812_n_6,
      I1 => sum(43),
      O => power_avg_inferred_i_1271_n_0
    );
power_avg_inferred_i_1272: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_812_n_7,
      I1 => sum(42),
      O => power_avg_inferred_i_1272_n_0
    );
power_avg_inferred_i_1273: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_1278_n_4,
      I1 => sum(41),
      O => power_avg_inferred_i_1273_n_0
    );
power_avg_inferred_i_1274: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(44),
      I1 => power_avg_inferred_i_812_n_5,
      I2 => power_avg_inferred_i_812_n_4,
      I3 => sum(45),
      O => power_avg_inferred_i_1274_n_0
    );
power_avg_inferred_i_1275: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(43),
      I1 => power_avg_inferred_i_812_n_6,
      I2 => power_avg_inferred_i_812_n_5,
      I3 => sum(44),
      O => power_avg_inferred_i_1275_n_0
    );
power_avg_inferred_i_1276: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(42),
      I1 => power_avg_inferred_i_812_n_7,
      I2 => power_avg_inferred_i_812_n_6,
      I3 => sum(43),
      O => power_avg_inferred_i_1276_n_0
    );
power_avg_inferred_i_1277: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(41),
      I1 => power_avg_inferred_i_1278_n_4,
      I2 => power_avg_inferred_i_812_n_7,
      I3 => sum(42),
      O => power_avg_inferred_i_1277_n_0
    );
power_avg_inferred_i_1278: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1465_n_0,
      CO(3) => power_avg_inferred_i_1278_n_0,
      CO(2) => power_avg_inferred_i_1278_n_1,
      CO(1) => power_avg_inferred_i_1278_n_2,
      CO(0) => power_avg_inferred_i_1278_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1283_n_4,
      DI(2) => power_avg_inferred_i_1283_n_5,
      DI(1) => power_avg_inferred_i_1283_n_6,
      DI(0) => power_avg_inferred_i_1283_n_7,
      O(3) => power_avg_inferred_i_1278_n_4,
      O(2) => power_avg_inferred_i_1278_n_5,
      O(1) => power_avg_inferred_i_1278_n_6,
      O(0) => power_avg_inferred_i_1278_n_7,
      S(3) => power_avg_inferred_i_1466_n_0,
      S(2) => power_avg_inferred_i_1467_n_0,
      S(1) => power_avg_inferred_i_1468_n_0,
      S(0) => power_avg_inferred_i_1469_n_0
    );
power_avg_inferred_i_1279: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_817_n_4,
      I1 => power_avg_inferred_i_817_n_6,
      O => power_avg_inferred_i_1279_n_0
    );
power_avg_inferred_i_128: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_192_n_4,
      I1 => power_avg_inferred_i_193_n_4,
      I2 => power_avg_inferred_i_191_n_7,
      O => power_avg_inferred_i_128_n_0
    );
power_avg_inferred_i_1280: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_817_n_5,
      I1 => power_avg_inferred_i_817_n_7,
      O => power_avg_inferred_i_1280_n_0
    );
power_avg_inferred_i_1281: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_817_n_6,
      I1 => power_avg_inferred_i_1283_n_4,
      O => power_avg_inferred_i_1281_n_0
    );
power_avg_inferred_i_1282: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_817_n_7,
      I1 => power_avg_inferred_i_1283_n_5,
      O => power_avg_inferred_i_1282_n_0
    );
power_avg_inferred_i_1283: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1470_n_0,
      CO(3) => power_avg_inferred_i_1283_n_0,
      CO(2) => power_avg_inferred_i_1283_n_1,
      CO(1) => power_avg_inferred_i_1283_n_2,
      CO(0) => power_avg_inferred_i_1283_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1471_n_0,
      DI(2) => power_avg_inferred_i_1472_n_0,
      DI(1) => power_avg_inferred_i_1473_n_0,
      DI(0) => power_avg_inferred_i_1474_n_0,
      O(3) => power_avg_inferred_i_1283_n_4,
      O(2) => power_avg_inferred_i_1283_n_5,
      O(1) => power_avg_inferred_i_1283_n_6,
      O(0) => power_avg_inferred_i_1283_n_7,
      S(3) => power_avg_inferred_i_1475_n_0,
      S(2) => power_avg_inferred_i_1476_n_0,
      S(1) => power_avg_inferred_i_1477_n_0,
      S(0) => power_avg_inferred_i_1478_n_0
    );
power_avg_inferred_i_1284: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1293_n_5,
      I1 => power_avg_inferred_i_1294_n_5,
      I2 => power_avg_inferred_i_1479_n_4,
      O => power_avg_inferred_i_1284_n_0
    );
power_avg_inferred_i_1285: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1293_n_6,
      I1 => power_avg_inferred_i_1294_n_6,
      I2 => power_avg_inferred_i_1479_n_5,
      O => power_avg_inferred_i_1285_n_0
    );
power_avg_inferred_i_1286: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1293_n_7,
      I1 => power_avg_inferred_i_1294_n_7,
      I2 => power_avg_inferred_i_1479_n_6,
      O => power_avg_inferred_i_1286_n_0
    );
power_avg_inferred_i_1287: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1480_n_4,
      I1 => power_avg_inferred_i_1481_n_4,
      I2 => power_avg_inferred_i_1479_n_7,
      O => power_avg_inferred_i_1287_n_0
    );
power_avg_inferred_i_1288: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1293_n_4,
      I1 => power_avg_inferred_i_1294_n_4,
      I2 => power_avg_inferred_i_1292_n_7,
      I3 => power_avg_inferred_i_1284_n_0,
      O => power_avg_inferred_i_1288_n_0
    );
power_avg_inferred_i_1289: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1293_n_5,
      I1 => power_avg_inferred_i_1294_n_5,
      I2 => power_avg_inferred_i_1479_n_4,
      I3 => power_avg_inferred_i_1285_n_0,
      O => power_avg_inferred_i_1289_n_0
    );
power_avg_inferred_i_129: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_180_n_4,
      I1 => power_avg_inferred_i_181_n_4,
      I2 => power_avg_inferred_i_179_n_7,
      I3 => power_avg_inferred_i_125_n_0,
      O => power_avg_inferred_i_129_n_0
    );
power_avg_inferred_i_1290: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1293_n_6,
      I1 => power_avg_inferred_i_1294_n_6,
      I2 => power_avg_inferred_i_1479_n_5,
      I3 => power_avg_inferred_i_1286_n_0,
      O => power_avg_inferred_i_1290_n_0
    );
power_avg_inferred_i_1291: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1293_n_7,
      I1 => power_avg_inferred_i_1294_n_7,
      I2 => power_avg_inferred_i_1479_n_6,
      I3 => power_avg_inferred_i_1287_n_0,
      O => power_avg_inferred_i_1291_n_0
    );
power_avg_inferred_i_1292: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1479_n_0,
      CO(3) => power_avg_inferred_i_1292_n_0,
      CO(2) => power_avg_inferred_i_1292_n_1,
      CO(1) => power_avg_inferred_i_1292_n_2,
      CO(0) => power_avg_inferred_i_1292_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_210_n_0,
      DI(2) => power_avg_inferred_i_210_n_0,
      DI(1) => power_avg_inferred_i_210_n_0,
      DI(0) => power_avg_inferred_i_210_n_0,
      O(3) => power_avg_inferred_i_1292_n_4,
      O(2) => power_avg_inferred_i_1292_n_5,
      O(1) => power_avg_inferred_i_1292_n_6,
      O(0) => power_avg_inferred_i_1292_n_7,
      S(3) => power_avg_inferred_i_1482_n_0,
      S(2) => power_avg_inferred_i_1483_n_0,
      S(1) => power_avg_inferred_i_1484_n_0,
      S(0) => power_avg_inferred_i_1485_n_0
    );
power_avg_inferred_i_1293: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1480_n_0,
      CO(3) => power_avg_inferred_i_1293_n_0,
      CO(2) => power_avg_inferred_i_1293_n_1,
      CO(1) => power_avg_inferred_i_1293_n_2,
      CO(0) => power_avg_inferred_i_1293_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1486_n_0,
      DI(2) => power_avg_inferred_i_1487_n_0,
      DI(1) => power_avg_inferred_i_1488_n_0,
      DI(0) => power_avg_inferred_i_1489_n_0,
      O(3) => power_avg_inferred_i_1293_n_4,
      O(2) => power_avg_inferred_i_1293_n_5,
      O(1) => power_avg_inferred_i_1293_n_6,
      O(0) => power_avg_inferred_i_1293_n_7,
      S(3) => power_avg_inferred_i_1490_n_0,
      S(2) => power_avg_inferred_i_1491_n_0,
      S(1) => power_avg_inferred_i_1492_n_0,
      S(0) => power_avg_inferred_i_1493_n_0
    );
power_avg_inferred_i_1294: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1481_n_0,
      CO(3) => power_avg_inferred_i_1294_n_0,
      CO(2) => power_avg_inferred_i_1294_n_1,
      CO(1) => power_avg_inferred_i_1294_n_2,
      CO(0) => power_avg_inferred_i_1294_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1494_n_0,
      DI(2) => power_avg_inferred_i_1495_n_0,
      DI(1) => power_avg_inferred_i_1496_n_0,
      DI(0) => power_avg_inferred_i_1497_n_0,
      O(3) => power_avg_inferred_i_1294_n_4,
      O(2) => power_avg_inferred_i_1294_n_5,
      O(1) => power_avg_inferred_i_1294_n_6,
      O(0) => power_avg_inferred_i_1294_n_7,
      S(3) => power_avg_inferred_i_1498_n_0,
      S(2) => power_avg_inferred_i_1499_n_0,
      S(1) => power_avg_inferred_i_1500_n_0,
      S(0) => power_avg_inferred_i_1501_n_0
    );
power_avg_inferred_i_1295: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_210_n_0,
      I1 => power_avg_inferred_i_484_n_2,
      I2 => power_avg_inferred_i_483_n_0,
      I3 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_1295_n_0
    );
power_avg_inferred_i_1296: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_210_n_0,
      I1 => power_avg_inferred_i_484_n_2,
      I2 => power_avg_inferred_i_483_n_0,
      I3 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_1296_n_0
    );
power_avg_inferred_i_1297: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_210_n_0,
      I1 => power_avg_inferred_i_484_n_2,
      I2 => power_avg_inferred_i_483_n_0,
      I3 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_1297_n_0
    );
power_avg_inferred_i_1298: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_210_n_0,
      I1 => power_avg_inferred_i_484_n_2,
      I2 => power_avg_inferred_i_483_n_0,
      I3 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_1298_n_0
    );
power_avg_inferred_i_1299: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1315_n_7,
      I1 => power_avg_inferred_i_1316_n_7,
      I2 => power_avg_inferred_i_1317_n_7,
      O => power_avg_inferred_i_1299_n_0
    );
power_avg_inferred_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => power_avg_inferred_i_41_n_5,
      I1 => power_avg_inferred_i_34_n_2,
      I2 => sum(63),
      I3 => power_avg_inferred_i_35_n_6,
      I4 => power_avg_inferred_i_42_n_4,
      O => power_avg(19)
    );
power_avg_inferred_i_130: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_180_n_5,
      I1 => power_avg_inferred_i_181_n_5,
      I2 => power_avg_inferred_i_191_n_4,
      I3 => power_avg_inferred_i_126_n_0,
      O => power_avg_inferred_i_130_n_0
    );
power_avg_inferred_i_1300: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1502_n_4,
      I1 => power_avg_inferred_i_1503_n_4,
      I2 => power_avg_inferred_i_1504_n_4,
      O => power_avg_inferred_i_1300_n_0
    );
power_avg_inferred_i_1301: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1502_n_5,
      I1 => power_avg_inferred_i_1503_n_5,
      I2 => power_avg_inferred_i_1504_n_5,
      O => power_avg_inferred_i_1301_n_0
    );
power_avg_inferred_i_1302: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1502_n_6,
      I1 => power_avg_inferred_i_1503_n_6,
      I2 => power_avg_inferred_i_1504_n_6,
      O => power_avg_inferred_i_1302_n_0
    );
power_avg_inferred_i_1303: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1315_n_6,
      I1 => power_avg_inferred_i_1316_n_6,
      I2 => power_avg_inferred_i_1317_n_6,
      I3 => power_avg_inferred_i_1299_n_0,
      O => power_avg_inferred_i_1303_n_0
    );
power_avg_inferred_i_1304: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1315_n_7,
      I1 => power_avg_inferred_i_1316_n_7,
      I2 => power_avg_inferred_i_1317_n_7,
      I3 => power_avg_inferred_i_1300_n_0,
      O => power_avg_inferred_i_1304_n_0
    );
power_avg_inferred_i_1305: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1502_n_4,
      I1 => power_avg_inferred_i_1503_n_4,
      I2 => power_avg_inferred_i_1504_n_4,
      I3 => power_avg_inferred_i_1301_n_0,
      O => power_avg_inferred_i_1305_n_0
    );
power_avg_inferred_i_1306: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1502_n_5,
      I1 => power_avg_inferred_i_1503_n_5,
      I2 => power_avg_inferred_i_1504_n_5,
      I3 => power_avg_inferred_i_1302_n_0,
      O => power_avg_inferred_i_1306_n_0
    );
power_avg_inferred_i_1307: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => power_avg_inferred_i_851_n_0,
      I1 => power_avg_inferred_i_850_n_7,
      I2 => power_avg_inferred_i_852_n_2,
      O => power_avg_inferred_i_1307_n_0
    );
power_avg_inferred_i_1308: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => power_avg_inferred_i_851_n_0,
      I1 => power_avg_inferred_i_1341_n_4,
      I2 => power_avg_inferred_i_852_n_2,
      O => power_avg_inferred_i_1308_n_0
    );
power_avg_inferred_i_1309: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => power_avg_inferred_i_851_n_0,
      I1 => power_avg_inferred_i_1341_n_5,
      I2 => power_avg_inferred_i_852_n_2,
      O => power_avg_inferred_i_1309_n_0
    );
power_avg_inferred_i_131: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_180_n_6,
      I1 => power_avg_inferred_i_181_n_6,
      I2 => power_avg_inferred_i_191_n_5,
      I3 => power_avg_inferred_i_127_n_0,
      O => power_avg_inferred_i_131_n_0
    );
power_avg_inferred_i_1310: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => power_avg_inferred_i_851_n_0,
      I1 => power_avg_inferred_i_1341_n_6,
      I2 => power_avg_inferred_i_852_n_2,
      O => power_avg_inferred_i_1310_n_0
    );
power_avg_inferred_i_1311: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_1307_n_0,
      I1 => power_avg_inferred_i_851_n_0,
      I2 => power_avg_inferred_i_850_n_2,
      I3 => power_avg_inferred_i_852_n_2,
      O => power_avg_inferred_i_1311_n_0
    );
power_avg_inferred_i_1312: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_851_n_0,
      I1 => power_avg_inferred_i_850_n_7,
      I2 => power_avg_inferred_i_852_n_2,
      I3 => power_avg_inferred_i_1308_n_0,
      O => power_avg_inferred_i_1312_n_0
    );
power_avg_inferred_i_1313: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_851_n_0,
      I1 => power_avg_inferred_i_1341_n_4,
      I2 => power_avg_inferred_i_852_n_2,
      I3 => power_avg_inferred_i_1309_n_0,
      O => power_avg_inferred_i_1313_n_0
    );
power_avg_inferred_i_1314: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_851_n_0,
      I1 => power_avg_inferred_i_1341_n_5,
      I2 => power_avg_inferred_i_852_n_2,
      I3 => power_avg_inferred_i_1310_n_0,
      O => power_avg_inferred_i_1314_n_0
    );
power_avg_inferred_i_1315: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1502_n_0,
      CO(3) => power_avg_inferred_i_1315_n_0,
      CO(2) => power_avg_inferred_i_1315_n_1,
      CO(1) => power_avg_inferred_i_1315_n_2,
      CO(0) => power_avg_inferred_i_1315_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1505_n_0,
      DI(2) => power_avg_inferred_i_1506_n_0,
      DI(1) => power_avg_inferred_i_1507_n_0,
      DI(0) => power_avg_inferred_i_1508_n_0,
      O(3) => power_avg_inferred_i_1315_n_4,
      O(2) => power_avg_inferred_i_1315_n_5,
      O(1) => power_avg_inferred_i_1315_n_6,
      O(0) => power_avg_inferred_i_1315_n_7,
      S(3) => power_avg_inferred_i_1509_n_0,
      S(2) => power_avg_inferred_i_1510_n_0,
      S(1) => power_avg_inferred_i_1511_n_0,
      S(0) => power_avg_inferred_i_1512_n_0
    );
power_avg_inferred_i_1316: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1503_n_0,
      CO(3) => power_avg_inferred_i_1316_n_0,
      CO(2) => power_avg_inferred_i_1316_n_1,
      CO(1) => power_avg_inferred_i_1316_n_2,
      CO(0) => power_avg_inferred_i_1316_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_795_n_0,
      DI(2) => power_avg_inferred_i_796_n_0,
      DI(1) => power_avg_inferred_i_797_n_0,
      DI(0) => power_avg_inferred_i_798_n_0,
      O(3) => power_avg_inferred_i_1316_n_4,
      O(2) => power_avg_inferred_i_1316_n_5,
      O(1) => power_avg_inferred_i_1316_n_6,
      O(0) => power_avg_inferred_i_1316_n_7,
      S(3) => power_avg_inferred_i_1513_n_0,
      S(2) => power_avg_inferred_i_1514_n_0,
      S(1) => power_avg_inferred_i_1515_n_0,
      S(0) => power_avg_inferred_i_1516_n_0
    );
power_avg_inferred_i_1317: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1504_n_0,
      CO(3) => power_avg_inferred_i_1317_n_0,
      CO(2) => power_avg_inferred_i_1317_n_1,
      CO(1) => power_avg_inferred_i_1317_n_2,
      CO(0) => power_avg_inferred_i_1317_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1517_n_0,
      DI(2) => power_avg_inferred_i_1518_n_0,
      DI(1) => power_avg_inferred_i_1519_n_0,
      DI(0) => power_avg_inferred_i_858_n_0,
      O(3) => power_avg_inferred_i_1317_n_4,
      O(2) => power_avg_inferred_i_1317_n_5,
      O(1) => power_avg_inferred_i_1317_n_6,
      O(0) => power_avg_inferred_i_1317_n_7,
      S(3) => power_avg_inferred_i_1520_n_0,
      S(2) => power_avg_inferred_i_1521_n_0,
      S(1) => power_avg_inferred_i_1522_n_0,
      S(0) => power_avg_inferred_i_1523_n_0
    );
power_avg_inferred_i_1318: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(61),
      O => power_avg_inferred_i_1318_n_0
    );
power_avg_inferred_i_1319: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(60),
      O => power_avg_inferred_i_1319_n_0
    );
power_avg_inferred_i_132: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_180_n_7,
      I1 => power_avg_inferred_i_181_n_7,
      I2 => power_avg_inferred_i_191_n_6,
      I3 => power_avg_inferred_i_128_n_0,
      O => power_avg_inferred_i_132_n_0
    );
power_avg_inferred_i_1320: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(59),
      O => power_avg_inferred_i_1320_n_0
    );
power_avg_inferred_i_1321: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(58),
      O => power_avg_inferred_i_1321_n_0
    );
power_avg_inferred_i_1322: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(62),
      I3 => power_avg_inferred_i_1318_n_0,
      O => power_avg_inferred_i_1322_n_0
    );
power_avg_inferred_i_1323: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(61),
      I3 => power_avg_inferred_i_1319_n_0,
      O => power_avg_inferred_i_1323_n_0
    );
power_avg_inferred_i_1324: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(60),
      I3 => power_avg_inferred_i_1320_n_0,
      O => power_avg_inferred_i_1324_n_0
    );
power_avg_inferred_i_1325: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(59),
      I3 => power_avg_inferred_i_1321_n_0,
      O => power_avg_inferred_i_1325_n_0
    );
power_avg_inferred_i_1326: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sum(63),
      I1 => sum(61),
      O => power_avg_inferred_i_1326_n_0
    );
power_avg_inferred_i_1327: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sum(62),
      I1 => sum(60),
      O => power_avg_inferred_i_1327_n_0
    );
power_avg_inferred_i_1328: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(63),
      I1 => sum(59),
      I2 => sum(61),
      O => power_avg_inferred_i_1328_n_0
    );
power_avg_inferred_i_1329: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum(62),
      I1 => sum(63),
      O => power_avg_inferred_i_1329_n_0
    );
power_avg_inferred_i_133: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_136_n_0,
      CO(3) => power_avg_inferred_i_133_n_0,
      CO(2) => power_avg_inferred_i_133_n_1,
      CO(1) => power_avg_inferred_i_133_n_2,
      CO(0) => power_avg_inferred_i_133_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_194_n_0,
      DI(2) => power_avg_inferred_i_195_n_0,
      DI(1) => power_avg_inferred_i_196_n_0,
      DI(0) => power_avg_inferred_i_197_n_0,
      O(3) => power_avg_inferred_i_133_n_4,
      O(2) => power_avg_inferred_i_133_n_5,
      O(1) => power_avg_inferred_i_133_n_6,
      O(0) => power_avg_inferred_i_133_n_7,
      S(3) => power_avg_inferred_i_198_n_0,
      S(2) => power_avg_inferred_i_199_n_0,
      S(1) => power_avg_inferred_i_200_n_0,
      S(0) => power_avg_inferred_i_201_n_0
    );
power_avg_inferred_i_1330: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => sum(61),
      I1 => sum(63),
      I2 => sum(62),
      O => power_avg_inferred_i_1330_n_0
    );
power_avg_inferred_i_1331: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => sum(60),
      I1 => sum(62),
      I2 => sum(61),
      I3 => sum(63),
      O => power_avg_inferred_i_1331_n_0
    );
power_avg_inferred_i_1332: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => sum(61),
      I1 => sum(59),
      I2 => sum(63),
      I3 => sum(60),
      I4 => sum(62),
      O => power_avg_inferred_i_1332_n_0
    );
power_avg_inferred_i_1333: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sum(61),
      I1 => sum(63),
      O => power_avg_inferred_i_1333_n_0
    );
power_avg_inferred_i_1334: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sum(63),
      O => power_avg_inferred_i_1334_n_0
    );
power_avg_inferred_i_1335: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum(62),
      I1 => sum(63),
      O => power_avg_inferred_i_1335_n_0
    );
power_avg_inferred_i_1336: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => sum(63),
      I1 => sum(61),
      I2 => sum(62),
      O => power_avg_inferred_i_1336_n_0
    );
power_avg_inferred_i_1337: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sum(63),
      O => power_avg_inferred_i_1337_n_0
    );
power_avg_inferred_i_1338: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(62),
      O => power_avg_inferred_i_1338_n_0
    );
power_avg_inferred_i_1339: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => sum(63),
      I1 => power_avg_inferred_i_1267_n_2,
      I2 => power_avg_inferred_i_1268_n_0,
      O => power_avg_inferred_i_1339_n_0
    );
power_avg_inferred_i_134: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_137_n_0,
      CO(3) => power_avg_inferred_i_134_n_0,
      CO(2) => power_avg_inferred_i_134_n_1,
      CO(1) => power_avg_inferred_i_134_n_2,
      CO(0) => power_avg_inferred_i_134_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_202_n_0,
      DI(2) => power_avg_inferred_i_203_n_0,
      DI(1) => power_avg_inferred_i_204_n_0,
      DI(0) => power_avg_inferred_i_205_n_0,
      O(3) => power_avg_inferred_i_134_n_4,
      O(2) => power_avg_inferred_i_134_n_5,
      O(1) => power_avg_inferred_i_134_n_6,
      O(0) => power_avg_inferred_i_134_n_7,
      S(3) => power_avg_inferred_i_206_n_0,
      S(2) => power_avg_inferred_i_207_n_0,
      S(1) => power_avg_inferred_i_208_n_0,
      S(0) => power_avg_inferred_i_209_n_0
    );
power_avg_inferred_i_1340: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1338_n_0,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => power_avg_inferred_i_1267_n_2,
      I3 => sum(63),
      O => power_avg_inferred_i_1340_n_0
    );
power_avg_inferred_i_1341: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1524_n_0,
      CO(3) => power_avg_inferred_i_1341_n_0,
      CO(2) => power_avg_inferred_i_1341_n_1,
      CO(1) => power_avg_inferred_i_1341_n_2,
      CO(0) => power_avg_inferred_i_1341_n_3,
      CYINIT => '0',
      DI(3) => sum(62),
      DI(2) => power_avg_inferred_i_1525_n_0,
      DI(1) => power_avg_inferred_i_1526_n_0,
      DI(0) => power_avg_inferred_i_1527_n_0,
      O(3) => power_avg_inferred_i_1341_n_4,
      O(2) => power_avg_inferred_i_1341_n_5,
      O(1) => power_avg_inferred_i_1341_n_6,
      O(0) => power_avg_inferred_i_1341_n_7,
      S(3) => power_avg_inferred_i_1528_n_0,
      S(2) => power_avg_inferred_i_1529_n_0,
      S(1) => power_avg_inferred_i_1530_n_0,
      S(0) => power_avg_inferred_i_1531_n_0
    );
power_avg_inferred_i_1342: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sum(63),
      O => power_avg_inferred_i_1342_n_0
    );
power_avg_inferred_i_1343: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_478_n_0,
      CO(3) => power_avg_inferred_i_1343_n_0,
      CO(2) => power_avg_inferred_i_1343_n_1,
      CO(1) => power_avg_inferred_i_1343_n_2,
      CO(0) => power_avg_inferred_i_1343_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1532_n_0,
      DI(2) => power_avg_inferred_i_1533_n_0,
      DI(1) => power_avg_inferred_i_1534_n_0,
      DI(0) => power_avg_inferred_i_858_n_0,
      O(3) => power_avg_inferred_i_1343_n_4,
      O(2) => power_avg_inferred_i_1343_n_5,
      O(1) => power_avg_inferred_i_1343_n_6,
      O(0) => power_avg_inferred_i_1343_n_7,
      S(3) => power_avg_inferred_i_1535_n_0,
      S(2) => power_avg_inferred_i_1536_n_0,
      S(1) => power_avg_inferred_i_1537_n_0,
      S(0) => power_avg_inferred_i_1538_n_0
    );
power_avg_inferred_i_1344: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sum(61),
      I1 => sum(63),
      O => power_avg_inferred_i_1344_n_0
    );
power_avg_inferred_i_1345: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sum(63),
      O => power_avg_inferred_i_1345_n_0
    );
power_avg_inferred_i_1346: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum(62),
      I1 => sum(63),
      O => power_avg_inferred_i_1346_n_0
    );
power_avg_inferred_i_1347: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => sum(63),
      I1 => sum(61),
      I2 => sum(62),
      O => power_avg_inferred_i_1347_n_0
    );
power_avg_inferred_i_1348: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sum(63),
      O => power_avg_inferred_i_1348_n_0
    );
power_avg_inferred_i_1349: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(57),
      O => power_avg_inferred_i_1349_n_0
    );
power_avg_inferred_i_135: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_161_n_0,
      CO(3) => power_avg_inferred_i_135_n_0,
      CO(2) => power_avg_inferred_i_135_n_1,
      CO(1) => power_avg_inferred_i_135_n_2,
      CO(0) => power_avg_inferred_i_135_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_210_n_0,
      DI(2) => power_avg_inferred_i_211_n_0,
      DI(1) => power_avg_inferred_i_212_n_0,
      DI(0) => power_avg_inferred_i_213_n_0,
      O(3) => power_avg_inferred_i_135_n_4,
      O(2) => power_avg_inferred_i_135_n_5,
      O(1) => power_avg_inferred_i_135_n_6,
      O(0) => power_avg_inferred_i_135_n_7,
      S(3) => power_avg_inferred_i_214_n_0,
      S(2) => power_avg_inferred_i_215_n_0,
      S(1) => power_avg_inferred_i_216_n_0,
      S(0) => power_avg_inferred_i_217_n_0
    );
power_avg_inferred_i_1350: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(56),
      O => power_avg_inferred_i_1350_n_0
    );
power_avg_inferred_i_1351: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(55),
      O => power_avg_inferred_i_1351_n_0
    );
power_avg_inferred_i_1352: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(54),
      O => power_avg_inferred_i_1352_n_0
    );
power_avg_inferred_i_1353: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(58),
      I3 => power_avg_inferred_i_1349_n_0,
      O => power_avg_inferred_i_1353_n_0
    );
power_avg_inferred_i_1354: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(57),
      I3 => power_avg_inferred_i_1350_n_0,
      O => power_avg_inferred_i_1354_n_0
    );
power_avg_inferred_i_1355: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(56),
      I3 => power_avg_inferred_i_1351_n_0,
      O => power_avg_inferred_i_1355_n_0
    );
power_avg_inferred_i_1356: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(55),
      I3 => power_avg_inferred_i_1352_n_0,
      O => power_avg_inferred_i_1356_n_0
    );
power_avg_inferred_i_1357: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(60),
      I1 => sum(58),
      I2 => sum(62),
      I3 => sum(63),
      I4 => sum(59),
      I5 => sum(61),
      O => power_avg_inferred_i_1357_n_0
    );
power_avg_inferred_i_1358: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(59),
      I1 => sum(57),
      I2 => sum(61),
      I3 => sum(62),
      I4 => sum(58),
      I5 => sum(60),
      O => power_avg_inferred_i_1358_n_0
    );
power_avg_inferred_i_1359: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(58),
      I1 => sum(56),
      I2 => sum(60),
      I3 => sum(61),
      I4 => sum(57),
      I5 => sum(59),
      O => power_avg_inferred_i_1359_n_0
    );
power_avg_inferred_i_136: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_162_n_0,
      CO(3) => power_avg_inferred_i_136_n_0,
      CO(2) => power_avg_inferred_i_136_n_1,
      CO(1) => power_avg_inferred_i_136_n_2,
      CO(0) => power_avg_inferred_i_136_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_218_n_0,
      DI(2) => power_avg_inferred_i_219_n_0,
      DI(1) => power_avg_inferred_i_220_n_0,
      DI(0) => power_avg_inferred_i_221_n_0,
      O(3) => power_avg_inferred_i_136_n_4,
      O(2) => power_avg_inferred_i_136_n_5,
      O(1) => power_avg_inferred_i_136_n_6,
      O(0) => power_avg_inferred_i_136_n_7,
      S(3) => power_avg_inferred_i_222_n_0,
      S(2) => power_avg_inferred_i_223_n_0,
      S(1) => power_avg_inferred_i_224_n_0,
      S(0) => power_avg_inferred_i_225_n_0
    );
power_avg_inferred_i_1360: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(57),
      I1 => sum(55),
      I2 => sum(59),
      I3 => sum(60),
      I4 => sum(56),
      I5 => sum(58),
      O => power_avg_inferred_i_1360_n_0
    );
power_avg_inferred_i_1361: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1362_n_0,
      CO(3) => power_avg_inferred_i_1361_n_0,
      CO(2) => power_avg_inferred_i_1361_n_1,
      CO(1) => power_avg_inferred_i_1361_n_2,
      CO(0) => power_avg_inferred_i_1361_n_3,
      CYINIT => '0',
      DI(3) => sum(62),
      DI(2) => power_avg_inferred_i_1539_n_0,
      DI(1) => power_avg_inferred_i_1540_n_0,
      DI(0) => power_avg_inferred_i_1541_n_0,
      O(3) => power_avg_inferred_i_1361_n_4,
      O(2) => power_avg_inferred_i_1361_n_5,
      O(1) => power_avg_inferred_i_1361_n_6,
      O(0) => power_avg_inferred_i_1361_n_7,
      S(3) => power_avg_inferred_i_1542_n_0,
      S(2) => power_avg_inferred_i_1543_n_0,
      S(1) => power_avg_inferred_i_1544_n_0,
      S(0) => power_avg_inferred_i_1545_n_0
    );
power_avg_inferred_i_1362: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1363_n_0,
      CO(3) => power_avg_inferred_i_1362_n_0,
      CO(2) => power_avg_inferred_i_1362_n_1,
      CO(1) => power_avg_inferred_i_1362_n_2,
      CO(0) => power_avg_inferred_i_1362_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_738_n_0,
      DI(2) => power_avg_inferred_i_739_n_0,
      DI(1) => power_avg_inferred_i_740_n_0,
      DI(0) => power_avg_inferred_i_741_n_0,
      O(3) => power_avg_inferred_i_1362_n_4,
      O(2) => power_avg_inferred_i_1362_n_5,
      O(1) => power_avg_inferred_i_1362_n_6,
      O(0) => power_avg_inferred_i_1362_n_7,
      S(3) => power_avg_inferred_i_1546_n_0,
      S(2) => power_avg_inferred_i_1547_n_0,
      S(1) => power_avg_inferred_i_1548_n_0,
      S(0) => power_avg_inferred_i_1549_n_0
    );
power_avg_inferred_i_1363: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1365_n_0,
      CO(3) => power_avg_inferred_i_1363_n_0,
      CO(2) => power_avg_inferred_i_1363_n_1,
      CO(1) => power_avg_inferred_i_1363_n_2,
      CO(0) => power_avg_inferred_i_1363_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_795_n_0,
      DI(2) => power_avg_inferred_i_796_n_0,
      DI(1) => power_avg_inferred_i_797_n_0,
      DI(0) => power_avg_inferred_i_798_n_0,
      O(3) => power_avg_inferred_i_1363_n_4,
      O(2) => power_avg_inferred_i_1363_n_5,
      O(1) => power_avg_inferred_i_1363_n_6,
      O(0) => power_avg_inferred_i_1363_n_7,
      S(3) => power_avg_inferred_i_1550_n_0,
      S(2) => power_avg_inferred_i_1551_n_0,
      S(1) => power_avg_inferred_i_1552_n_0,
      S(0) => power_avg_inferred_i_1553_n_0
    );
power_avg_inferred_i_1364: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1151_n_0,
      CO(3) => power_avg_inferred_i_1364_n_0,
      CO(2) => power_avg_inferred_i_1364_n_1,
      CO(1) => power_avg_inferred_i_1364_n_2,
      CO(0) => power_avg_inferred_i_1364_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1554_n_0,
      DI(2) => power_avg_inferred_i_1555_n_0,
      DI(1) => power_avg_inferred_i_1556_n_0,
      DI(0) => power_avg_inferred_i_858_n_0,
      O(3) => power_avg_inferred_i_1364_n_4,
      O(2) => power_avg_inferred_i_1364_n_5,
      O(1) => power_avg_inferred_i_1364_n_6,
      O(0) => power_avg_inferred_i_1364_n_7,
      S(3) => power_avg_inferred_i_1557_n_0,
      S(2) => power_avg_inferred_i_1558_n_0,
      S(1) => power_avg_inferred_i_1559_n_0,
      S(0) => power_avg_inferred_i_1560_n_0
    );
power_avg_inferred_i_1365: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1450_n_0,
      CO(3) => power_avg_inferred_i_1365_n_0,
      CO(2) => power_avg_inferred_i_1365_n_1,
      CO(1) => power_avg_inferred_i_1365_n_2,
      CO(0) => power_avg_inferred_i_1365_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_699_n_0,
      DI(2) => power_avg_inferred_i_700_n_0,
      DI(1) => power_avg_inferred_i_701_n_0,
      DI(0) => power_avg_inferred_i_702_n_0,
      O(3) => power_avg_inferred_i_1365_n_4,
      O(2) => power_avg_inferred_i_1365_n_5,
      O(1) => power_avg_inferred_i_1365_n_6,
      O(0) => power_avg_inferred_i_1365_n_7,
      S(3) => power_avg_inferred_i_1561_n_0,
      S(2) => power_avg_inferred_i_1562_n_0,
      S(1) => power_avg_inferred_i_1563_n_0,
      S(0) => power_avg_inferred_i_1564_n_0
    );
power_avg_inferred_i_1366: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(61),
      I1 => sum(56),
      I2 => sum(58),
      I3 => sum(57),
      I4 => sum(59),
      I5 => sum(62),
      O => power_avg_inferred_i_1366_n_0
    );
power_avg_inferred_i_1367: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(60),
      I1 => sum(55),
      I2 => sum(57),
      I3 => sum(56),
      I4 => sum(58),
      I5 => sum(61),
      O => power_avg_inferred_i_1367_n_0
    );
power_avg_inferred_i_1368: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(59),
      I1 => sum(54),
      I2 => sum(56),
      I3 => sum(55),
      I4 => sum(57),
      I5 => sum(60),
      O => power_avg_inferred_i_1368_n_0
    );
power_avg_inferred_i_1369: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(58),
      I1 => sum(53),
      I2 => sum(55),
      I3 => sum(54),
      I4 => sum(56),
      I5 => sum(59),
      O => power_avg_inferred_i_1369_n_0
    );
power_avg_inferred_i_137: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_163_n_0,
      CO(3) => power_avg_inferred_i_137_n_0,
      CO(2) => power_avg_inferred_i_137_n_1,
      CO(1) => power_avg_inferred_i_137_n_2,
      CO(0) => power_avg_inferred_i_137_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_226_n_0,
      DI(2) => power_avg_inferred_i_227_n_0,
      DI(1) => power_avg_inferred_i_228_n_0,
      DI(0) => power_avg_inferred_i_229_n_0,
      O(3) => power_avg_inferred_i_137_n_4,
      O(2) => power_avg_inferred_i_137_n_5,
      O(1) => power_avg_inferred_i_137_n_6,
      O(0) => power_avg_inferred_i_137_n_7,
      S(3) => power_avg_inferred_i_230_n_0,
      S(2) => power_avg_inferred_i_231_n_0,
      S(1) => power_avg_inferred_i_232_n_0,
      S(0) => power_avg_inferred_i_233_n_0
    );
power_avg_inferred_i_1370: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1565_n_0,
      CO(3) => power_avg_inferred_i_1370_n_0,
      CO(2) => power_avg_inferred_i_1370_n_1,
      CO(1) => power_avg_inferred_i_1370_n_2,
      CO(0) => power_avg_inferred_i_1370_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1566_n_0,
      DI(2) => power_avg_inferred_i_1567_n_0,
      DI(1) => power_avg_inferred_i_1568_n_0,
      DI(0) => power_avg_inferred_i_1569_n_0,
      O(3 downto 0) => NLW_power_avg_inferred_i_1370_O_UNCONNECTED(3 downto 0),
      S(3) => power_avg_inferred_i_1570_n_0,
      S(2) => power_avg_inferred_i_1571_n_0,
      S(1) => power_avg_inferred_i_1572_n_0,
      S(0) => power_avg_inferred_i_1573_n_0
    );
power_avg_inferred_i_1371: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1380_n_7,
      I1 => power_avg_inferred_i_1381_n_5,
      I2 => power_avg_inferred_i_1574_n_4,
      O => power_avg_inferred_i_1371_n_0
    );
power_avg_inferred_i_1372: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1575_n_4,
      I1 => power_avg_inferred_i_1381_n_6,
      I2 => power_avg_inferred_i_1574_n_5,
      O => power_avg_inferred_i_1372_n_0
    );
power_avg_inferred_i_1373: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1575_n_5,
      I1 => power_avg_inferred_i_1381_n_7,
      I2 => power_avg_inferred_i_1574_n_6,
      O => power_avg_inferred_i_1373_n_0
    );
power_avg_inferred_i_1374: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1575_n_6,
      I1 => power_avg_inferred_i_1576_n_4,
      I2 => power_avg_inferred_i_1574_n_7,
      O => power_avg_inferred_i_1374_n_0
    );
power_avg_inferred_i_1375: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1380_n_6,
      I1 => power_avg_inferred_i_1381_n_4,
      I2 => power_avg_inferred_i_1379_n_7,
      I3 => power_avg_inferred_i_1371_n_0,
      O => power_avg_inferred_i_1375_n_0
    );
power_avg_inferred_i_1376: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1380_n_7,
      I1 => power_avg_inferred_i_1381_n_5,
      I2 => power_avg_inferred_i_1574_n_4,
      I3 => power_avg_inferred_i_1372_n_0,
      O => power_avg_inferred_i_1376_n_0
    );
power_avg_inferred_i_1377: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1575_n_4,
      I1 => power_avg_inferred_i_1381_n_6,
      I2 => power_avg_inferred_i_1574_n_5,
      I3 => power_avg_inferred_i_1373_n_0,
      O => power_avg_inferred_i_1377_n_0
    );
power_avg_inferred_i_1378: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1575_n_5,
      I1 => power_avg_inferred_i_1381_n_7,
      I2 => power_avg_inferred_i_1574_n_6,
      I3 => power_avg_inferred_i_1374_n_0,
      O => power_avg_inferred_i_1378_n_0
    );
power_avg_inferred_i_1379: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1574_n_0,
      CO(3) => power_avg_inferred_i_1379_n_0,
      CO(2) => power_avg_inferred_i_1379_n_1,
      CO(1) => power_avg_inferred_i_1379_n_2,
      CO(0) => power_avg_inferred_i_1379_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1577_n_0,
      DI(2) => power_avg_inferred_i_1578_n_0,
      DI(1) => power_avg_inferred_i_1579_n_0,
      DI(0) => power_avg_inferred_i_1580_n_0,
      O(3) => power_avg_inferred_i_1379_n_4,
      O(2) => power_avg_inferred_i_1379_n_5,
      O(1) => power_avg_inferred_i_1379_n_6,
      O(0) => power_avg_inferred_i_1379_n_7,
      S(3) => power_avg_inferred_i_1581_n_0,
      S(2) => power_avg_inferred_i_1582_n_0,
      S(1) => power_avg_inferred_i_1583_n_0,
      S(0) => power_avg_inferred_i_1584_n_0
    );
power_avg_inferred_i_138: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_135_n_0,
      CO(3) => power_avg_inferred_i_138_n_0,
      CO(2) => power_avg_inferred_i_138_n_1,
      CO(1) => power_avg_inferred_i_138_n_2,
      CO(0) => power_avg_inferred_i_138_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_210_n_0,
      DI(2) => power_avg_inferred_i_210_n_0,
      DI(1) => power_avg_inferred_i_210_n_0,
      DI(0) => power_avg_inferred_i_210_n_0,
      O(3) => power_avg_inferred_i_138_n_4,
      O(2) => power_avg_inferred_i_138_n_5,
      O(1) => power_avg_inferred_i_138_n_6,
      O(0) => power_avg_inferred_i_138_n_7,
      S(3) => power_avg_inferred_i_234_n_0,
      S(2) => power_avg_inferred_i_235_n_0,
      S(1) => power_avg_inferred_i_236_n_0,
      S(0) => power_avg_inferred_i_237_n_0
    );
power_avg_inferred_i_1380: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1575_n_0,
      CO(3) => power_avg_inferred_i_1380_n_0,
      CO(2) => power_avg_inferred_i_1380_n_1,
      CO(1) => power_avg_inferred_i_1380_n_2,
      CO(0) => power_avg_inferred_i_1380_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1585_n_4,
      DI(2) => power_avg_inferred_i_1585_n_5,
      DI(1) => power_avg_inferred_i_1585_n_6,
      DI(0) => power_avg_inferred_i_1585_n_7,
      O(3) => power_avg_inferred_i_1380_n_4,
      O(2) => power_avg_inferred_i_1380_n_5,
      O(1) => power_avg_inferred_i_1380_n_6,
      O(0) => power_avg_inferred_i_1380_n_7,
      S(3) => power_avg_inferred_i_1586_n_0,
      S(2) => power_avg_inferred_i_1587_n_0,
      S(1) => power_avg_inferred_i_1588_n_0,
      S(0) => power_avg_inferred_i_1589_n_0
    );
power_avg_inferred_i_1381: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1576_n_0,
      CO(3) => power_avg_inferred_i_1381_n_0,
      CO(2) => power_avg_inferred_i_1381_n_1,
      CO(1) => power_avg_inferred_i_1381_n_2,
      CO(0) => power_avg_inferred_i_1381_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1590_n_0,
      DI(2) => power_avg_inferred_i_1591_n_0,
      DI(1) => power_avg_inferred_i_1592_n_0,
      DI(0) => power_avg_inferred_i_1593_n_0,
      O(3) => power_avg_inferred_i_1381_n_4,
      O(2) => power_avg_inferred_i_1381_n_5,
      O(1) => power_avg_inferred_i_1381_n_6,
      O(0) => power_avg_inferred_i_1381_n_7,
      S(3) => power_avg_inferred_i_1594_n_0,
      S(2) => power_avg_inferred_i_1595_n_0,
      S(1) => power_avg_inferred_i_1596_n_0,
      S(0) => power_avg_inferred_i_1597_n_0
    );
power_avg_inferred_i_1382: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1598_n_4,
      I1 => power_avg_inferred_i_1599_n_4,
      I2 => power_avg_inferred_i_1600_n_4,
      O => power_avg_inferred_i_1382_n_0
    );
power_avg_inferred_i_1383: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1598_n_5,
      I1 => power_avg_inferred_i_1599_n_5,
      I2 => power_avg_inferred_i_1600_n_5,
      O => power_avg_inferred_i_1383_n_0
    );
power_avg_inferred_i_1384: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1598_n_6,
      I1 => power_avg_inferred_i_1599_n_6,
      I2 => power_avg_inferred_i_1600_n_6,
      O => power_avg_inferred_i_1384_n_0
    );
power_avg_inferred_i_1385: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1598_n_7,
      I1 => power_avg_inferred_i_1599_n_7,
      I2 => power_avg_inferred_i_1600_n_7,
      O => power_avg_inferred_i_1385_n_0
    );
power_avg_inferred_i_1386: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1403_n_7,
      I1 => power_avg_inferred_i_1404_n_7,
      I2 => power_avg_inferred_i_1405_n_7,
      I3 => power_avg_inferred_i_1382_n_0,
      O => power_avg_inferred_i_1386_n_0
    );
power_avg_inferred_i_1387: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1598_n_4,
      I1 => power_avg_inferred_i_1599_n_4,
      I2 => power_avg_inferred_i_1600_n_4,
      I3 => power_avg_inferred_i_1383_n_0,
      O => power_avg_inferred_i_1387_n_0
    );
power_avg_inferred_i_1388: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1598_n_5,
      I1 => power_avg_inferred_i_1599_n_5,
      I2 => power_avg_inferred_i_1600_n_5,
      I3 => power_avg_inferred_i_1384_n_0,
      O => power_avg_inferred_i_1388_n_0
    );
power_avg_inferred_i_1389: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1598_n_6,
      I1 => power_avg_inferred_i_1599_n_6,
      I2 => power_avg_inferred_i_1600_n_6,
      I3 => power_avg_inferred_i_1385_n_0,
      O => power_avg_inferred_i_1389_n_0
    );
power_avg_inferred_i_139: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_238_n_0,
      CO(3) => power_avg_inferred_i_139_n_0,
      CO(2) => power_avg_inferred_i_139_n_1,
      CO(1) => power_avg_inferred_i_139_n_2,
      CO(0) => power_avg_inferred_i_139_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_239_n_0,
      DI(2) => power_avg_inferred_i_240_n_0,
      DI(1) => power_avg_inferred_i_241_n_0,
      DI(0) => power_avg_inferred_i_242_n_0,
      O(3 downto 0) => NLW_power_avg_inferred_i_139_O_UNCONNECTED(3 downto 0),
      S(3) => power_avg_inferred_i_243_n_0,
      S(2) => power_avg_inferred_i_244_n_0,
      S(1) => power_avg_inferred_i_245_n_0,
      S(0) => power_avg_inferred_i_246_n_0
    );
power_avg_inferred_i_1390: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1585_n_0,
      CO(3) => power_avg_inferred_i_1390_n_0,
      CO(2) => power_avg_inferred_i_1390_n_1,
      CO(1) => power_avg_inferred_i_1390_n_2,
      CO(0) => power_avg_inferred_i_1390_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_667_n_0,
      DI(2) => power_avg_inferred_i_668_n_0,
      DI(1) => power_avg_inferred_i_669_n_0,
      DI(0) => power_avg_inferred_i_670_n_0,
      O(3) => power_avg_inferred_i_1390_n_4,
      O(2) => power_avg_inferred_i_1390_n_5,
      O(1) => power_avg_inferred_i_1390_n_6,
      O(0) => power_avg_inferred_i_1390_n_7,
      S(3) => power_avg_inferred_i_1601_n_0,
      S(2) => power_avg_inferred_i_1602_n_0,
      S(1) => power_avg_inferred_i_1603_n_0,
      S(0) => power_avg_inferred_i_1604_n_0
    );
power_avg_inferred_i_1391: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_1390_n_4,
      I1 => power_avg_inferred_i_1605_n_4,
      O => power_avg_inferred_i_1391_n_0
    );
power_avg_inferred_i_1392: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_1390_n_5,
      I1 => power_avg_inferred_i_1605_n_5,
      O => power_avg_inferred_i_1392_n_0
    );
power_avg_inferred_i_1393: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_1390_n_6,
      I1 => power_avg_inferred_i_1605_n_6,
      O => power_avg_inferred_i_1393_n_0
    );
power_avg_inferred_i_1394: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_1390_n_7,
      I1 => power_avg_inferred_i_1605_n_7,
      O => power_avg_inferred_i_1394_n_0
    );
power_avg_inferred_i_1395: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1407_n_7,
      I1 => power_avg_inferred_i_1408_n_7,
      I2 => power_avg_inferred_i_1409_n_7,
      O => power_avg_inferred_i_1395_n_0
    );
power_avg_inferred_i_1396: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1606_n_4,
      I1 => power_avg_inferred_i_1607_n_4,
      I2 => power_avg_inferred_i_1608_n_4,
      O => power_avg_inferred_i_1396_n_0
    );
power_avg_inferred_i_1397: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1606_n_5,
      I1 => power_avg_inferred_i_1607_n_5,
      I2 => power_avg_inferred_i_1608_n_5,
      O => power_avg_inferred_i_1397_n_0
    );
power_avg_inferred_i_1398: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1606_n_6,
      I1 => power_avg_inferred_i_1607_n_6,
      I2 => power_avg_inferred_i_1608_n_6,
      O => power_avg_inferred_i_1398_n_0
    );
power_avg_inferred_i_1399: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1407_n_6,
      I1 => power_avg_inferred_i_1408_n_6,
      I2 => power_avg_inferred_i_1409_n_6,
      I3 => power_avg_inferred_i_1395_n_0,
      O => power_avg_inferred_i_1399_n_0
    );
power_avg_inferred_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => power_avg_inferred_i_41_n_6,
      I1 => power_avg_inferred_i_34_n_2,
      I2 => sum(63),
      I3 => power_avg_inferred_i_35_n_6,
      I4 => power_avg_inferred_i_42_n_5,
      O => power_avg(18)
    );
power_avg_inferred_i_140: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_65_n_5,
      I1 => sum(60),
      O => power_avg_inferred_i_140_n_0
    );
power_avg_inferred_i_1400: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1407_n_7,
      I1 => power_avg_inferred_i_1408_n_7,
      I2 => power_avg_inferred_i_1409_n_7,
      I3 => power_avg_inferred_i_1396_n_0,
      O => power_avg_inferred_i_1400_n_0
    );
power_avg_inferred_i_1401: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1606_n_4,
      I1 => power_avg_inferred_i_1607_n_4,
      I2 => power_avg_inferred_i_1608_n_4,
      I3 => power_avg_inferred_i_1397_n_0,
      O => power_avg_inferred_i_1401_n_0
    );
power_avg_inferred_i_1402: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1606_n_5,
      I1 => power_avg_inferred_i_1607_n_5,
      I2 => power_avg_inferred_i_1608_n_5,
      I3 => power_avg_inferred_i_1398_n_0,
      O => power_avg_inferred_i_1402_n_0
    );
power_avg_inferred_i_1403: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1598_n_0,
      CO(3) => power_avg_inferred_i_1403_n_0,
      CO(2) => power_avg_inferred_i_1403_n_1,
      CO(1) => power_avg_inferred_i_1403_n_2,
      CO(0) => power_avg_inferred_i_1403_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_970_n_0,
      DI(2) => power_avg_inferred_i_971_n_0,
      DI(1) => power_avg_inferred_i_972_n_0,
      DI(0) => power_avg_inferred_i_973_n_0,
      O(3) => power_avg_inferred_i_1403_n_4,
      O(2) => power_avg_inferred_i_1403_n_5,
      O(1) => power_avg_inferred_i_1403_n_6,
      O(0) => power_avg_inferred_i_1403_n_7,
      S(3) => power_avg_inferred_i_1609_n_0,
      S(2) => power_avg_inferred_i_1610_n_0,
      S(1) => power_avg_inferred_i_1611_n_0,
      S(0) => power_avg_inferred_i_1612_n_0
    );
power_avg_inferred_i_1404: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1599_n_0,
      CO(3) => power_avg_inferred_i_1404_n_0,
      CO(2) => power_avg_inferred_i_1404_n_1,
      CO(1) => power_avg_inferred_i_1404_n_2,
      CO(0) => power_avg_inferred_i_1404_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_763_n_0,
      DI(2) => power_avg_inferred_i_764_n_0,
      DI(1) => power_avg_inferred_i_765_n_0,
      DI(0) => power_avg_inferred_i_766_n_0,
      O(3) => power_avg_inferred_i_1404_n_4,
      O(2) => power_avg_inferred_i_1404_n_5,
      O(1) => power_avg_inferred_i_1404_n_6,
      O(0) => power_avg_inferred_i_1404_n_7,
      S(3) => power_avg_inferred_i_1613_n_0,
      S(2) => power_avg_inferred_i_1614_n_0,
      S(1) => power_avg_inferred_i_1615_n_0,
      S(0) => power_avg_inferred_i_1616_n_0
    );
power_avg_inferred_i_1405: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1600_n_0,
      CO(3) => power_avg_inferred_i_1405_n_0,
      CO(2) => power_avg_inferred_i_1405_n_1,
      CO(1) => power_avg_inferred_i_1405_n_2,
      CO(0) => power_avg_inferred_i_1405_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_771_n_0,
      DI(2) => power_avg_inferred_i_772_n_0,
      DI(1) => power_avg_inferred_i_773_n_0,
      DI(0) => power_avg_inferred_i_774_n_0,
      O(3) => power_avg_inferred_i_1405_n_4,
      O(2) => power_avg_inferred_i_1405_n_5,
      O(1) => power_avg_inferred_i_1405_n_6,
      O(0) => power_avg_inferred_i_1405_n_7,
      S(3) => power_avg_inferred_i_1617_n_0,
      S(2) => power_avg_inferred_i_1618_n_0,
      S(1) => power_avg_inferred_i_1619_n_0,
      S(0) => power_avg_inferred_i_1620_n_0
    );
power_avg_inferred_i_1406: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => power_avg_inferred_i_1406_n_0,
      CO(2) => power_avg_inferred_i_1406_n_1,
      CO(1) => power_avg_inferred_i_1406_n_2,
      CO(0) => power_avg_inferred_i_1406_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1427_n_0,
      DI(2) => power_avg_inferred_i_1621_n_0,
      DI(1) => power_avg_inferred_i_1622_n_0,
      DI(0) => '0',
      O(3 downto 1) => NLW_power_avg_inferred_i_1406_O_UNCONNECTED(3 downto 1),
      O(0) => power_avg_inferred_i_1406_n_7,
      S(3) => power_avg_inferred_i_1623_n_0,
      S(2) => power_avg_inferred_i_1624_n_0,
      S(1) => power_avg_inferred_i_1625_n_0,
      S(0) => power_avg_inferred_i_1626_n_0
    );
power_avg_inferred_i_1407: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1606_n_0,
      CO(3) => power_avg_inferred_i_1407_n_0,
      CO(2) => power_avg_inferred_i_1407_n_1,
      CO(1) => power_avg_inferred_i_1407_n_2,
      CO(0) => power_avg_inferred_i_1407_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1156_n_0,
      DI(2) => power_avg_inferred_i_1157_n_0,
      DI(1) => power_avg_inferred_i_1627_n_0,
      DI(0) => sum(2),
      O(3) => power_avg_inferred_i_1407_n_4,
      O(2) => power_avg_inferred_i_1407_n_5,
      O(1) => power_avg_inferred_i_1407_n_6,
      O(0) => power_avg_inferred_i_1407_n_7,
      S(3) => power_avg_inferred_i_1628_n_0,
      S(2) => power_avg_inferred_i_1629_n_0,
      S(1) => power_avg_inferred_i_1630_n_0,
      S(0) => power_avg_inferred_i_1631_n_0
    );
power_avg_inferred_i_1408: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1607_n_0,
      CO(3) => power_avg_inferred_i_1408_n_0,
      CO(2) => power_avg_inferred_i_1408_n_1,
      CO(1) => power_avg_inferred_i_1408_n_2,
      CO(0) => power_avg_inferred_i_1408_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1163_n_0,
      DI(2) => power_avg_inferred_i_1164_n_0,
      DI(1) => power_avg_inferred_i_1165_n_0,
      DI(0) => power_avg_inferred_i_1166_n_0,
      O(3) => power_avg_inferred_i_1408_n_4,
      O(2) => power_avg_inferred_i_1408_n_5,
      O(1) => power_avg_inferred_i_1408_n_6,
      O(0) => power_avg_inferred_i_1408_n_7,
      S(3) => power_avg_inferred_i_1632_n_0,
      S(2) => power_avg_inferred_i_1633_n_0,
      S(1) => power_avg_inferred_i_1634_n_0,
      S(0) => power_avg_inferred_i_1635_n_0
    );
power_avg_inferred_i_1409: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1608_n_0,
      CO(3) => power_avg_inferred_i_1409_n_0,
      CO(2) => power_avg_inferred_i_1409_n_1,
      CO(1) => power_avg_inferred_i_1409_n_2,
      CO(0) => power_avg_inferred_i_1409_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1013_n_0,
      DI(2) => power_avg_inferred_i_1014_n_0,
      DI(1) => power_avg_inferred_i_1015_n_0,
      DI(0) => power_avg_inferred_i_1016_n_0,
      O(3) => power_avg_inferred_i_1409_n_4,
      O(2) => power_avg_inferred_i_1409_n_5,
      O(1) => power_avg_inferred_i_1409_n_6,
      O(0) => power_avg_inferred_i_1409_n_7,
      S(3) => power_avg_inferred_i_1636_n_0,
      S(2) => power_avg_inferred_i_1637_n_0,
      S(1) => power_avg_inferred_i_1638_n_0,
      S(0) => power_avg_inferred_i_1639_n_0
    );
power_avg_inferred_i_141: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_65_n_6,
      I1 => sum(59),
      O => power_avg_inferred_i_141_n_0
    );
power_avg_inferred_i_1410: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(33),
      I1 => sum(28),
      I2 => sum(30),
      I3 => sum(29),
      I4 => sum(31),
      I5 => sum(34),
      O => power_avg_inferred_i_1410_n_0
    );
power_avg_inferred_i_1411: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(32),
      I1 => sum(27),
      I2 => sum(29),
      I3 => sum(28),
      I4 => sum(30),
      I5 => sum(33),
      O => power_avg_inferred_i_1411_n_0
    );
power_avg_inferred_i_1412: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(31),
      I1 => sum(26),
      I2 => sum(28),
      I3 => sum(27),
      I4 => sum(29),
      I5 => sum(32),
      O => power_avg_inferred_i_1412_n_0
    );
power_avg_inferred_i_1413: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(30),
      I1 => sum(25),
      I2 => sum(27),
      I3 => sum(26),
      I4 => sum(28),
      I5 => sum(31),
      O => power_avg_inferred_i_1413_n_0
    );
power_avg_inferred_i_1414: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(36),
      I1 => sum(34),
      I2 => sum(38),
      I3 => sum(39),
      I4 => sum(35),
      I5 => sum(37),
      O => power_avg_inferred_i_1414_n_0
    );
power_avg_inferred_i_1415: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(35),
      I1 => sum(33),
      I2 => sum(37),
      I3 => sum(38),
      I4 => sum(34),
      I5 => sum(36),
      O => power_avg_inferred_i_1415_n_0
    );
power_avg_inferred_i_1416: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(34),
      I1 => sum(32),
      I2 => sum(36),
      I3 => sum(37),
      I4 => sum(33),
      I5 => sum(35),
      O => power_avg_inferred_i_1416_n_0
    );
power_avg_inferred_i_1417: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(33),
      I1 => sum(31),
      I2 => sum(35),
      I3 => sum(36),
      I4 => sum(32),
      I5 => sum(34),
      O => power_avg_inferred_i_1417_n_0
    );
power_avg_inferred_i_1418: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(45),
      I1 => sum(40),
      I2 => sum(42),
      I3 => sum(41),
      I4 => sum(43),
      I5 => sum(46),
      O => power_avg_inferred_i_1418_n_0
    );
power_avg_inferred_i_1419: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(44),
      I1 => sum(39),
      I2 => sum(41),
      I3 => sum(40),
      I4 => sum(42),
      I5 => sum(45),
      O => power_avg_inferred_i_1419_n_0
    );
power_avg_inferred_i_142: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_65_n_7,
      I1 => sum(58),
      O => power_avg_inferred_i_142_n_0
    );
power_avg_inferred_i_1420: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(43),
      I1 => sum(38),
      I2 => sum(40),
      I3 => sum(39),
      I4 => sum(41),
      I5 => sum(44),
      O => power_avg_inferred_i_1420_n_0
    );
power_avg_inferred_i_1421: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(42),
      I1 => sum(37),
      I2 => sum(39),
      I3 => sum(38),
      I4 => sum(40),
      I5 => sum(43),
      O => power_avg_inferred_i_1421_n_0
    );
power_avg_inferred_i_1422: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1390_n_0,
      CO(3) => power_avg_inferred_i_1422_n_0,
      CO(2) => power_avg_inferred_i_1422_n_1,
      CO(1) => power_avg_inferred_i_1422_n_2,
      CO(0) => power_avg_inferred_i_1422_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_787_n_0,
      DI(2) => power_avg_inferred_i_788_n_0,
      DI(1) => power_avg_inferred_i_789_n_0,
      DI(0) => power_avg_inferred_i_790_n_0,
      O(3) => power_avg_inferred_i_1422_n_4,
      O(2) => power_avg_inferred_i_1422_n_5,
      O(1) => power_avg_inferred_i_1422_n_6,
      O(0) => power_avg_inferred_i_1422_n_7,
      S(3) => power_avg_inferred_i_1640_n_0,
      S(2) => power_avg_inferred_i_1641_n_0,
      S(1) => power_avg_inferred_i_1642_n_0,
      S(0) => power_avg_inferred_i_1643_n_0
    );
power_avg_inferred_i_1423: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_1422_n_4,
      I1 => power_avg_inferred_i_1644_n_4,
      O => power_avg_inferred_i_1423_n_0
    );
power_avg_inferred_i_1424: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_1422_n_5,
      I1 => power_avg_inferred_i_1644_n_5,
      O => power_avg_inferred_i_1424_n_0
    );
power_avg_inferred_i_1425: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_1422_n_6,
      I1 => power_avg_inferred_i_1644_n_6,
      O => power_avg_inferred_i_1425_n_0
    );
power_avg_inferred_i_1426: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_1422_n_7,
      I1 => power_avg_inferred_i_1644_n_7,
      O => power_avg_inferred_i_1426_n_0
    );
power_avg_inferred_i_1427: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(2),
      I1 => sum(0),
      I2 => sum(5),
      O => power_avg_inferred_i_1427_n_0
    );
power_avg_inferred_i_1428: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sum(2),
      I1 => sum(0),
      I2 => sum(5),
      O => power_avg_inferred_i_1428_n_0
    );
power_avg_inferred_i_1429: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sum(3),
      I1 => sum(0),
      O => power_avg_inferred_i_1429_n_0
    );
power_avg_inferred_i_143: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_148_n_4,
      I1 => sum(57),
      O => power_avg_inferred_i_143_n_0
    );
power_avg_inferred_i_1430: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(5),
      I1 => sum(0),
      I2 => sum(2),
      I3 => sum(3),
      I4 => sum(1),
      I5 => sum(6),
      O => power_avg_inferred_i_1430_n_0
    );
power_avg_inferred_i_1431: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => sum(2),
      I1 => sum(0),
      I2 => sum(5),
      I3 => sum(1),
      I4 => sum(4),
      O => power_avg_inferred_i_1431_n_0
    );
power_avg_inferred_i_1432: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => sum(0),
      I1 => sum(3),
      I2 => sum(1),
      I3 => sum(4),
      O => power_avg_inferred_i_1432_n_0
    );
power_avg_inferred_i_1433: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum(3),
      I1 => sum(0),
      O => power_avg_inferred_i_1433_n_0
    );
power_avg_inferred_i_1434: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(8),
      I1 => sum(6),
      I2 => sum(10),
      I3 => sum(11),
      I4 => sum(7),
      I5 => sum(9),
      O => power_avg_inferred_i_1434_n_0
    );
power_avg_inferred_i_1435: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(7),
      I1 => sum(5),
      I2 => sum(9),
      I3 => sum(10),
      I4 => sum(6),
      I5 => sum(8),
      O => power_avg_inferred_i_1435_n_0
    );
power_avg_inferred_i_1436: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(6),
      I1 => sum(4),
      I2 => sum(8),
      I3 => sum(9),
      I4 => sum(5),
      I5 => sum(7),
      O => power_avg_inferred_i_1436_n_0
    );
power_avg_inferred_i_1437: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(5),
      I1 => sum(3),
      I2 => sum(7),
      I3 => sum(8),
      I4 => sum(4),
      I5 => sum(6),
      O => power_avg_inferred_i_1437_n_0
    );
power_avg_inferred_i_1438: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(17),
      I1 => sum(12),
      I2 => sum(14),
      I3 => sum(13),
      I4 => sum(15),
      I5 => sum(18),
      O => power_avg_inferred_i_1438_n_0
    );
power_avg_inferred_i_1439: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(16),
      I1 => sum(11),
      I2 => sum(13),
      I3 => sum(12),
      I4 => sum(14),
      I5 => sum(17),
      O => power_avg_inferred_i_1439_n_0
    );
power_avg_inferred_i_144: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(60),
      I1 => power_avg_inferred_i_65_n_5,
      I2 => power_avg_inferred_i_65_n_4,
      I3 => sum(61),
      O => power_avg_inferred_i_144_n_0
    );
power_avg_inferred_i_1440: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(15),
      I1 => sum(10),
      I2 => sum(12),
      I3 => sum(11),
      I4 => sum(13),
      I5 => sum(16),
      O => power_avg_inferred_i_1440_n_0
    );
power_avg_inferred_i_1441: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(14),
      I1 => sum(9),
      I2 => sum(11),
      I3 => sum(10),
      I4 => sum(12),
      I5 => sum(15),
      O => power_avg_inferred_i_1441_n_0
    );
power_avg_inferred_i_1442: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(20),
      I1 => sum(18),
      I2 => sum(22),
      I3 => sum(23),
      I4 => sum(19),
      I5 => sum(21),
      O => power_avg_inferred_i_1442_n_0
    );
power_avg_inferred_i_1443: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(19),
      I1 => sum(17),
      I2 => sum(21),
      I3 => sum(22),
      I4 => sum(18),
      I5 => sum(20),
      O => power_avg_inferred_i_1443_n_0
    );
power_avg_inferred_i_1444: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(18),
      I1 => sum(16),
      I2 => sum(20),
      I3 => sum(21),
      I4 => sum(17),
      I5 => sum(19),
      O => power_avg_inferred_i_1444_n_0
    );
power_avg_inferred_i_1445: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(17),
      I1 => sum(15),
      I2 => sum(19),
      I3 => sum(20),
      I4 => sum(16),
      I5 => sum(18),
      O => power_avg_inferred_i_1445_n_0
    );
power_avg_inferred_i_1446: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(57),
      I1 => sum(52),
      I2 => sum(54),
      I3 => sum(53),
      I4 => sum(55),
      I5 => sum(58),
      O => power_avg_inferred_i_1446_n_0
    );
power_avg_inferred_i_1447: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(56),
      I1 => sum(51),
      I2 => sum(53),
      I3 => sum(52),
      I4 => sum(54),
      I5 => sum(57),
      O => power_avg_inferred_i_1447_n_0
    );
power_avg_inferred_i_1448: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(55),
      I1 => sum(50),
      I2 => sum(52),
      I3 => sum(51),
      I4 => sum(53),
      I5 => sum(56),
      O => power_avg_inferred_i_1448_n_0
    );
power_avg_inferred_i_1449: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(54),
      I1 => sum(49),
      I2 => sum(51),
      I3 => sum(50),
      I4 => sum(52),
      I5 => sum(55),
      O => power_avg_inferred_i_1449_n_0
    );
power_avg_inferred_i_145: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(59),
      I1 => power_avg_inferred_i_65_n_6,
      I2 => power_avg_inferred_i_65_n_5,
      I3 => sum(60),
      O => power_avg_inferred_i_145_n_0
    );
power_avg_inferred_i_1450: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1644_n_0,
      CO(3) => power_avg_inferred_i_1450_n_0,
      CO(2) => power_avg_inferred_i_1450_n_1,
      CO(1) => power_avg_inferred_i_1450_n_2,
      CO(0) => power_avg_inferred_i_1450_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_722_n_0,
      DI(2) => power_avg_inferred_i_723_n_0,
      DI(1) => power_avg_inferred_i_724_n_0,
      DI(0) => power_avg_inferred_i_725_n_0,
      O(3) => power_avg_inferred_i_1450_n_4,
      O(2) => power_avg_inferred_i_1450_n_5,
      O(1) => power_avg_inferred_i_1450_n_6,
      O(0) => power_avg_inferred_i_1450_n_7,
      S(3) => power_avg_inferred_i_1645_n_0,
      S(2) => power_avg_inferred_i_1646_n_0,
      S(1) => power_avg_inferred_i_1647_n_0,
      S(0) => power_avg_inferred_i_1648_n_0
    );
power_avg_inferred_i_1451: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sum(63),
      O => power_avg_inferred_i_1451_n_0
    );
power_avg_inferred_i_1452: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sum(61),
      I1 => sum(63),
      O => power_avg_inferred_i_1452_n_0
    );
power_avg_inferred_i_1453: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sum(63),
      O => power_avg_inferred_i_1453_n_0
    );
power_avg_inferred_i_1454: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum(62),
      I1 => sum(63),
      O => power_avg_inferred_i_1454_n_0
    );
power_avg_inferred_i_1455: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => sum(63),
      I1 => sum(61),
      I2 => sum(62),
      O => power_avg_inferred_i_1455_n_0
    );
power_avg_inferred_i_1456: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1649_n_0,
      CO(3) => power_avg_inferred_i_1456_n_0,
      CO(2) => power_avg_inferred_i_1456_n_1,
      CO(1) => power_avg_inferred_i_1456_n_2,
      CO(0) => power_avg_inferred_i_1456_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1650_n_0,
      DI(2) => power_avg_inferred_i_1651_n_0,
      DI(1) => power_avg_inferred_i_1652_n_0,
      DI(0) => power_avg_inferred_i_1653_n_0,
      O(3 downto 0) => NLW_power_avg_inferred_i_1456_O_UNCONNECTED(3 downto 0),
      S(3) => power_avg_inferred_i_1654_n_0,
      S(2) => power_avg_inferred_i_1655_n_0,
      S(1) => power_avg_inferred_i_1656_n_0,
      S(0) => power_avg_inferred_i_1657_n_0
    );
power_avg_inferred_i_1457: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_1278_n_5,
      I1 => sum(40),
      O => power_avg_inferred_i_1457_n_0
    );
power_avg_inferred_i_1458: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_1278_n_6,
      I1 => sum(39),
      O => power_avg_inferred_i_1458_n_0
    );
power_avg_inferred_i_1459: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_1278_n_7,
      I1 => sum(38),
      O => power_avg_inferred_i_1459_n_0
    );
power_avg_inferred_i_146: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(58),
      I1 => power_avg_inferred_i_65_n_7,
      I2 => power_avg_inferred_i_65_n_6,
      I3 => sum(59),
      O => power_avg_inferred_i_146_n_0
    );
power_avg_inferred_i_1460: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_1465_n_4,
      I1 => sum(37),
      O => power_avg_inferred_i_1460_n_0
    );
power_avg_inferred_i_1461: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(40),
      I1 => power_avg_inferred_i_1278_n_5,
      I2 => power_avg_inferred_i_1278_n_4,
      I3 => sum(41),
      O => power_avg_inferred_i_1461_n_0
    );
power_avg_inferred_i_1462: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(39),
      I1 => power_avg_inferred_i_1278_n_6,
      I2 => power_avg_inferred_i_1278_n_5,
      I3 => sum(40),
      O => power_avg_inferred_i_1462_n_0
    );
power_avg_inferred_i_1463: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(38),
      I1 => power_avg_inferred_i_1278_n_7,
      I2 => power_avg_inferred_i_1278_n_6,
      I3 => sum(39),
      O => power_avg_inferred_i_1463_n_0
    );
power_avg_inferred_i_1464: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(37),
      I1 => power_avg_inferred_i_1465_n_4,
      I2 => power_avg_inferred_i_1278_n_7,
      I3 => sum(38),
      O => power_avg_inferred_i_1464_n_0
    );
power_avg_inferred_i_1465: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1658_n_0,
      CO(3) => power_avg_inferred_i_1465_n_0,
      CO(2) => power_avg_inferred_i_1465_n_1,
      CO(1) => power_avg_inferred_i_1465_n_2,
      CO(0) => power_avg_inferred_i_1465_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1470_n_4,
      DI(2) => power_avg_inferred_i_1470_n_5,
      DI(1) => power_avg_inferred_i_1470_n_6,
      DI(0) => power_avg_inferred_i_1470_n_7,
      O(3) => power_avg_inferred_i_1465_n_4,
      O(2) => power_avg_inferred_i_1465_n_5,
      O(1) => power_avg_inferred_i_1465_n_6,
      O(0) => power_avg_inferred_i_1465_n_7,
      S(3) => power_avg_inferred_i_1659_n_0,
      S(2) => power_avg_inferred_i_1660_n_0,
      S(1) => power_avg_inferred_i_1661_n_0,
      S(0) => power_avg_inferred_i_1662_n_0
    );
power_avg_inferred_i_1466: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_1283_n_4,
      I1 => power_avg_inferred_i_1283_n_6,
      O => power_avg_inferred_i_1466_n_0
    );
power_avg_inferred_i_1467: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_1283_n_5,
      I1 => power_avg_inferred_i_1283_n_7,
      O => power_avg_inferred_i_1467_n_0
    );
power_avg_inferred_i_1468: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_1283_n_6,
      I1 => power_avg_inferred_i_1470_n_4,
      O => power_avg_inferred_i_1468_n_0
    );
power_avg_inferred_i_1469: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_1283_n_7,
      I1 => power_avg_inferred_i_1470_n_5,
      O => power_avg_inferred_i_1469_n_0
    );
power_avg_inferred_i_147: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(57),
      I1 => power_avg_inferred_i_148_n_4,
      I2 => power_avg_inferred_i_65_n_7,
      I3 => sum(58),
      O => power_avg_inferred_i_147_n_0
    );
power_avg_inferred_i_1470: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_33_n_0,
      CO(3) => power_avg_inferred_i_1470_n_0,
      CO(2) => power_avg_inferred_i_1470_n_1,
      CO(1) => power_avg_inferred_i_1470_n_2,
      CO(0) => power_avg_inferred_i_1470_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1663_n_0,
      DI(2) => power_avg_inferred_i_1664_n_0,
      DI(1) => power_avg_inferred_i_1665_n_0,
      DI(0) => power_avg_inferred_i_1666_n_0,
      O(3) => power_avg_inferred_i_1470_n_4,
      O(2) => power_avg_inferred_i_1470_n_5,
      O(1) => power_avg_inferred_i_1470_n_6,
      O(0) => power_avg_inferred_i_1470_n_7,
      S(3) => power_avg_inferred_i_1667_n_0,
      S(2) => power_avg_inferred_i_1668_n_0,
      S(1) => power_avg_inferred_i_1669_n_0,
      S(0) => power_avg_inferred_i_1670_n_0
    );
power_avg_inferred_i_1471: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1480_n_5,
      I1 => power_avg_inferred_i_1481_n_5,
      I2 => power_avg_inferred_i_1671_n_4,
      O => power_avg_inferred_i_1471_n_0
    );
power_avg_inferred_i_1472: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1480_n_6,
      I1 => power_avg_inferred_i_1481_n_6,
      I2 => power_avg_inferred_i_1671_n_5,
      O => power_avg_inferred_i_1472_n_0
    );
power_avg_inferred_i_1473: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1480_n_7,
      I1 => power_avg_inferred_i_1481_n_7,
      I2 => power_avg_inferred_i_1671_n_6,
      O => power_avg_inferred_i_1473_n_0
    );
power_avg_inferred_i_1474: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1672_n_4,
      I1 => power_avg_inferred_i_1673_n_4,
      I2 => power_avg_inferred_i_1671_n_7,
      O => power_avg_inferred_i_1474_n_0
    );
power_avg_inferred_i_1475: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1480_n_4,
      I1 => power_avg_inferred_i_1481_n_4,
      I2 => power_avg_inferred_i_1479_n_7,
      I3 => power_avg_inferred_i_1471_n_0,
      O => power_avg_inferred_i_1475_n_0
    );
power_avg_inferred_i_1476: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1480_n_5,
      I1 => power_avg_inferred_i_1481_n_5,
      I2 => power_avg_inferred_i_1671_n_4,
      I3 => power_avg_inferred_i_1472_n_0,
      O => power_avg_inferred_i_1476_n_0
    );
power_avg_inferred_i_1477: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1480_n_6,
      I1 => power_avg_inferred_i_1481_n_6,
      I2 => power_avg_inferred_i_1671_n_5,
      I3 => power_avg_inferred_i_1473_n_0,
      O => power_avg_inferred_i_1477_n_0
    );
power_avg_inferred_i_1478: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1480_n_7,
      I1 => power_avg_inferred_i_1481_n_7,
      I2 => power_avg_inferred_i_1671_n_6,
      I3 => power_avg_inferred_i_1474_n_0,
      O => power_avg_inferred_i_1478_n_0
    );
power_avg_inferred_i_1479: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1671_n_0,
      CO(3) => power_avg_inferred_i_1479_n_0,
      CO(2) => power_avg_inferred_i_1479_n_1,
      CO(1) => power_avg_inferred_i_1479_n_2,
      CO(0) => power_avg_inferred_i_1479_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_210_n_0,
      DI(2) => power_avg_inferred_i_210_n_0,
      DI(1) => power_avg_inferred_i_210_n_0,
      DI(0) => power_avg_inferred_i_210_n_0,
      O(3) => power_avg_inferred_i_1479_n_4,
      O(2) => power_avg_inferred_i_1479_n_5,
      O(1) => power_avg_inferred_i_1479_n_6,
      O(0) => power_avg_inferred_i_1479_n_7,
      S(3) => power_avg_inferred_i_1674_n_0,
      S(2) => power_avg_inferred_i_1675_n_0,
      S(1) => power_avg_inferred_i_1676_n_0,
      S(0) => power_avg_inferred_i_1677_n_0
    );
power_avg_inferred_i_148: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_247_n_0,
      CO(3) => power_avg_inferred_i_148_n_0,
      CO(2) => power_avg_inferred_i_148_n_1,
      CO(1) => power_avg_inferred_i_148_n_2,
      CO(0) => power_avg_inferred_i_148_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_153_n_4,
      DI(2) => power_avg_inferred_i_153_n_5,
      DI(1) => power_avg_inferred_i_153_n_6,
      DI(0) => power_avg_inferred_i_153_n_7,
      O(3) => power_avg_inferred_i_148_n_4,
      O(2) => power_avg_inferred_i_148_n_5,
      O(1) => power_avg_inferred_i_148_n_6,
      O(0) => power_avg_inferred_i_148_n_7,
      S(3) => power_avg_inferred_i_248_n_0,
      S(2) => power_avg_inferred_i_249_n_0,
      S(1) => power_avg_inferred_i_250_n_0,
      S(0) => power_avg_inferred_i_251_n_0
    );
power_avg_inferred_i_1480: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1672_n_0,
      CO(3) => power_avg_inferred_i_1480_n_0,
      CO(2) => power_avg_inferred_i_1480_n_1,
      CO(1) => power_avg_inferred_i_1480_n_2,
      CO(0) => power_avg_inferred_i_1480_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1678_n_0,
      DI(2) => power_avg_inferred_i_1679_n_0,
      DI(1) => power_avg_inferred_i_1680_n_0,
      DI(0) => power_avg_inferred_i_1681_n_0,
      O(3) => power_avg_inferred_i_1480_n_4,
      O(2) => power_avg_inferred_i_1480_n_5,
      O(1) => power_avg_inferred_i_1480_n_6,
      O(0) => power_avg_inferred_i_1480_n_7,
      S(3) => power_avg_inferred_i_1682_n_0,
      S(2) => power_avg_inferred_i_1683_n_0,
      S(1) => power_avg_inferred_i_1684_n_0,
      S(0) => power_avg_inferred_i_1685_n_0
    );
power_avg_inferred_i_1481: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1673_n_0,
      CO(3) => power_avg_inferred_i_1481_n_0,
      CO(2) => power_avg_inferred_i_1481_n_1,
      CO(1) => power_avg_inferred_i_1481_n_2,
      CO(0) => power_avg_inferred_i_1481_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1686_n_0,
      DI(2) => power_avg_inferred_i_1687_n_0,
      DI(1) => power_avg_inferred_i_1688_n_0,
      DI(0) => power_avg_inferred_i_1689_n_0,
      O(3) => power_avg_inferred_i_1481_n_4,
      O(2) => power_avg_inferred_i_1481_n_5,
      O(1) => power_avg_inferred_i_1481_n_6,
      O(0) => power_avg_inferred_i_1481_n_7,
      S(3) => power_avg_inferred_i_1690_n_0,
      S(2) => power_avg_inferred_i_1691_n_0,
      S(1) => power_avg_inferred_i_1692_n_0,
      S(0) => power_avg_inferred_i_1693_n_0
    );
power_avg_inferred_i_1482: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_210_n_0,
      I1 => power_avg_inferred_i_484_n_2,
      I2 => power_avg_inferred_i_483_n_0,
      I3 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_1482_n_0
    );
power_avg_inferred_i_1483: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_210_n_0,
      I1 => power_avg_inferred_i_484_n_2,
      I2 => power_avg_inferred_i_483_n_0,
      I3 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_1483_n_0
    );
power_avg_inferred_i_1484: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_210_n_0,
      I1 => power_avg_inferred_i_484_n_2,
      I2 => power_avg_inferred_i_483_n_0,
      I3 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_1484_n_0
    );
power_avg_inferred_i_1485: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_210_n_0,
      I1 => power_avg_inferred_i_484_n_2,
      I2 => power_avg_inferred_i_483_n_0,
      I3 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_1485_n_0
    );
power_avg_inferred_i_1486: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1502_n_7,
      I1 => power_avg_inferred_i_1503_n_7,
      I2 => power_avg_inferred_i_1504_n_7,
      O => power_avg_inferred_i_1486_n_0
    );
power_avg_inferred_i_1487: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1694_n_4,
      I1 => power_avg_inferred_i_1695_n_4,
      I2 => power_avg_inferred_i_1696_n_4,
      O => power_avg_inferred_i_1487_n_0
    );
power_avg_inferred_i_1488: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1694_n_5,
      I1 => power_avg_inferred_i_1695_n_5,
      I2 => power_avg_inferred_i_1696_n_5,
      O => power_avg_inferred_i_1488_n_0
    );
power_avg_inferred_i_1489: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1694_n_6,
      I1 => power_avg_inferred_i_1695_n_6,
      I2 => power_avg_inferred_i_1696_n_6,
      O => power_avg_inferred_i_1489_n_0
    );
power_avg_inferred_i_149: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_66_n_4,
      I1 => power_avg_inferred_i_66_n_6,
      O => power_avg_inferred_i_149_n_0
    );
power_avg_inferred_i_1490: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1502_n_6,
      I1 => power_avg_inferred_i_1503_n_6,
      I2 => power_avg_inferred_i_1504_n_6,
      I3 => power_avg_inferred_i_1486_n_0,
      O => power_avg_inferred_i_1490_n_0
    );
power_avg_inferred_i_1491: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1502_n_7,
      I1 => power_avg_inferred_i_1503_n_7,
      I2 => power_avg_inferred_i_1504_n_7,
      I3 => power_avg_inferred_i_1487_n_0,
      O => power_avg_inferred_i_1491_n_0
    );
power_avg_inferred_i_1492: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1694_n_4,
      I1 => power_avg_inferred_i_1695_n_4,
      I2 => power_avg_inferred_i_1696_n_4,
      I3 => power_avg_inferred_i_1488_n_0,
      O => power_avg_inferred_i_1492_n_0
    );
power_avg_inferred_i_1493: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1694_n_5,
      I1 => power_avg_inferred_i_1695_n_5,
      I2 => power_avg_inferred_i_1696_n_5,
      I3 => power_avg_inferred_i_1489_n_0,
      O => power_avg_inferred_i_1493_n_0
    );
power_avg_inferred_i_1494: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => power_avg_inferred_i_851_n_0,
      I1 => power_avg_inferred_i_1341_n_7,
      I2 => power_avg_inferred_i_852_n_2,
      O => power_avg_inferred_i_1494_n_0
    );
power_avg_inferred_i_1495: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => power_avg_inferred_i_851_n_0,
      I1 => power_avg_inferred_i_1524_n_4,
      I2 => power_avg_inferred_i_852_n_2,
      O => power_avg_inferred_i_1495_n_0
    );
power_avg_inferred_i_1496: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => power_avg_inferred_i_1524_n_5,
      I1 => power_avg_inferred_i_851_n_5,
      I2 => power_avg_inferred_i_852_n_2,
      O => power_avg_inferred_i_1496_n_0
    );
power_avg_inferred_i_1497: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => power_avg_inferred_i_1524_n_6,
      I1 => power_avg_inferred_i_851_n_6,
      I2 => power_avg_inferred_i_852_n_2,
      O => power_avg_inferred_i_1497_n_0
    );
power_avg_inferred_i_1498: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_851_n_0,
      I1 => power_avg_inferred_i_1341_n_6,
      I2 => power_avg_inferred_i_852_n_2,
      I3 => power_avg_inferred_i_1494_n_0,
      O => power_avg_inferred_i_1498_n_0
    );
power_avg_inferred_i_1499: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_851_n_0,
      I1 => power_avg_inferred_i_1341_n_7,
      I2 => power_avg_inferred_i_852_n_2,
      I3 => power_avg_inferred_i_1495_n_0,
      O => power_avg_inferred_i_1499_n_0
    );
power_avg_inferred_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => power_avg_inferred_i_41_n_7,
      I1 => power_avg_inferred_i_34_n_2,
      I2 => sum(63),
      I3 => power_avg_inferred_i_35_n_6,
      I4 => power_avg_inferred_i_42_n_6,
      O => power_avg(17)
    );
power_avg_inferred_i_150: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_66_n_5,
      I1 => power_avg_inferred_i_66_n_7,
      O => power_avg_inferred_i_150_n_0
    );
power_avg_inferred_i_1500: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_851_n_0,
      I1 => power_avg_inferred_i_1524_n_4,
      I2 => power_avg_inferred_i_852_n_2,
      I3 => power_avg_inferred_i_1496_n_0,
      O => power_avg_inferred_i_1500_n_0
    );
power_avg_inferred_i_1501: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_1524_n_5,
      I1 => power_avg_inferred_i_851_n_5,
      I2 => power_avg_inferred_i_852_n_2,
      I3 => power_avg_inferred_i_1497_n_0,
      O => power_avg_inferred_i_1501_n_0
    );
power_avg_inferred_i_1502: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1694_n_0,
      CO(3) => power_avg_inferred_i_1502_n_0,
      CO(2) => power_avg_inferred_i_1502_n_1,
      CO(1) => power_avg_inferred_i_1502_n_2,
      CO(0) => power_avg_inferred_i_1502_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1697_n_0,
      DI(2) => power_avg_inferred_i_1698_n_0,
      DI(1) => power_avg_inferred_i_1699_n_0,
      DI(0) => power_avg_inferred_i_1700_n_0,
      O(3) => power_avg_inferred_i_1502_n_4,
      O(2) => power_avg_inferred_i_1502_n_5,
      O(1) => power_avg_inferred_i_1502_n_6,
      O(0) => power_avg_inferred_i_1502_n_7,
      S(3) => power_avg_inferred_i_1701_n_0,
      S(2) => power_avg_inferred_i_1702_n_0,
      S(1) => power_avg_inferred_i_1703_n_0,
      S(0) => power_avg_inferred_i_1704_n_0
    );
power_avg_inferred_i_1503: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1695_n_0,
      CO(3) => power_avg_inferred_i_1503_n_0,
      CO(2) => power_avg_inferred_i_1503_n_1,
      CO(1) => power_avg_inferred_i_1503_n_2,
      CO(0) => power_avg_inferred_i_1503_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_699_n_0,
      DI(2) => power_avg_inferred_i_700_n_0,
      DI(1) => power_avg_inferred_i_701_n_0,
      DI(0) => power_avg_inferred_i_702_n_0,
      O(3) => power_avg_inferred_i_1503_n_4,
      O(2) => power_avg_inferred_i_1503_n_5,
      O(1) => power_avg_inferred_i_1503_n_6,
      O(0) => power_avg_inferred_i_1503_n_7,
      S(3) => power_avg_inferred_i_1705_n_0,
      S(2) => power_avg_inferred_i_1706_n_0,
      S(1) => power_avg_inferred_i_1707_n_0,
      S(0) => power_avg_inferred_i_1708_n_0
    );
power_avg_inferred_i_1504: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1696_n_0,
      CO(3) => power_avg_inferred_i_1504_n_0,
      CO(2) => power_avg_inferred_i_1504_n_1,
      CO(1) => power_avg_inferred_i_1504_n_2,
      CO(0) => power_avg_inferred_i_1504_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_707_n_0,
      DI(2) => power_avg_inferred_i_708_n_0,
      DI(1) => power_avg_inferred_i_709_n_0,
      DI(0) => power_avg_inferred_i_710_n_0,
      O(3) => power_avg_inferred_i_1504_n_4,
      O(2) => power_avg_inferred_i_1504_n_5,
      O(1) => power_avg_inferred_i_1504_n_6,
      O(0) => power_avg_inferred_i_1504_n_7,
      S(3) => power_avg_inferred_i_1709_n_0,
      S(2) => power_avg_inferred_i_1710_n_0,
      S(1) => power_avg_inferred_i_1711_n_0,
      S(0) => power_avg_inferred_i_1712_n_0
    );
power_avg_inferred_i_1505: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(53),
      O => power_avg_inferred_i_1505_n_0
    );
power_avg_inferred_i_1506: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(52),
      O => power_avg_inferred_i_1506_n_0
    );
power_avg_inferred_i_1507: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(51),
      O => power_avg_inferred_i_1507_n_0
    );
power_avg_inferred_i_1508: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(50),
      O => power_avg_inferred_i_1508_n_0
    );
power_avg_inferred_i_1509: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(54),
      I3 => power_avg_inferred_i_1505_n_0,
      O => power_avg_inferred_i_1509_n_0
    );
power_avg_inferred_i_151: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_66_n_6,
      I1 => power_avg_inferred_i_153_n_4,
      O => power_avg_inferred_i_151_n_0
    );
power_avg_inferred_i_1510: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(53),
      I3 => power_avg_inferred_i_1506_n_0,
      O => power_avg_inferred_i_1510_n_0
    );
power_avg_inferred_i_1511: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(52),
      I3 => power_avg_inferred_i_1507_n_0,
      O => power_avg_inferred_i_1511_n_0
    );
power_avg_inferred_i_1512: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(51),
      I3 => power_avg_inferred_i_1508_n_0,
      O => power_avg_inferred_i_1512_n_0
    );
power_avg_inferred_i_1513: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(56),
      I1 => sum(54),
      I2 => sum(58),
      I3 => sum(59),
      I4 => sum(55),
      I5 => sum(57),
      O => power_avg_inferred_i_1513_n_0
    );
power_avg_inferred_i_1514: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(55),
      I1 => sum(53),
      I2 => sum(57),
      I3 => sum(58),
      I4 => sum(54),
      I5 => sum(56),
      O => power_avg_inferred_i_1514_n_0
    );
power_avg_inferred_i_1515: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(54),
      I1 => sum(52),
      I2 => sum(56),
      I3 => sum(57),
      I4 => sum(53),
      I5 => sum(55),
      O => power_avg_inferred_i_1515_n_0
    );
power_avg_inferred_i_1516: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(53),
      I1 => sum(51),
      I2 => sum(55),
      I3 => sum(56),
      I4 => sum(52),
      I5 => sum(54),
      O => power_avg_inferred_i_1516_n_0
    );
power_avg_inferred_i_1517: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sum(60),
      I1 => sum(62),
      O => power_avg_inferred_i_1517_n_0
    );
power_avg_inferred_i_1518: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sum(59),
      I1 => sum(61),
      O => power_avg_inferred_i_1518_n_0
    );
power_avg_inferred_i_1519: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(60),
      I1 => sum(58),
      I2 => sum(63),
      O => power_avg_inferred_i_1519_n_0
    );
power_avg_inferred_i_152: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_66_n_7,
      I1 => power_avg_inferred_i_153_n_5,
      O => power_avg_inferred_i_152_n_0
    );
power_avg_inferred_i_1520: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(62),
      I1 => sum(60),
      I2 => sum(63),
      I3 => sum(61),
      O => power_avg_inferred_i_1520_n_0
    );
power_avg_inferred_i_1521: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(61),
      I1 => sum(59),
      I2 => sum(62),
      I3 => sum(60),
      O => power_avg_inferred_i_1521_n_0
    );
power_avg_inferred_i_1522: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => sum(63),
      I1 => sum(58),
      I2 => sum(60),
      I3 => sum(61),
      I4 => sum(59),
      O => power_avg_inferred_i_1522_n_0
    );
power_avg_inferred_i_1523: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(62),
      I1 => sum(57),
      I2 => sum(59),
      I3 => sum(58),
      I4 => sum(60),
      I5 => sum(63),
      O => power_avg_inferred_i_1523_n_0
    );
power_avg_inferred_i_1524: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1713_n_0,
      CO(3) => power_avg_inferred_i_1524_n_0,
      CO(2) => power_avg_inferred_i_1524_n_1,
      CO(1) => power_avg_inferred_i_1524_n_2,
      CO(0) => power_avg_inferred_i_1524_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_738_n_0,
      DI(2) => power_avg_inferred_i_739_n_0,
      DI(1) => power_avg_inferred_i_740_n_0,
      DI(0) => power_avg_inferred_i_741_n_0,
      O(3) => power_avg_inferred_i_1524_n_4,
      O(2) => power_avg_inferred_i_1524_n_5,
      O(1) => power_avg_inferred_i_1524_n_6,
      O(0) => power_avg_inferred_i_1524_n_7,
      S(3) => power_avg_inferred_i_1714_n_0,
      S(2) => power_avg_inferred_i_1715_n_0,
      S(1) => power_avg_inferred_i_1716_n_0,
      S(0) => power_avg_inferred_i_1717_n_0
    );
power_avg_inferred_i_1525: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sum(63),
      I1 => sum(61),
      O => power_avg_inferred_i_1525_n_0
    );
power_avg_inferred_i_1526: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sum(62),
      I1 => sum(60),
      O => power_avg_inferred_i_1526_n_0
    );
power_avg_inferred_i_1527: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(63),
      I1 => sum(59),
      I2 => sum(61),
      O => power_avg_inferred_i_1527_n_0
    );
power_avg_inferred_i_1528: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum(62),
      I1 => sum(63),
      O => power_avg_inferred_i_1528_n_0
    );
power_avg_inferred_i_1529: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => sum(61),
      I1 => sum(63),
      I2 => sum(62),
      O => power_avg_inferred_i_1529_n_0
    );
power_avg_inferred_i_153: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_252_n_0,
      CO(3) => power_avg_inferred_i_153_n_0,
      CO(2) => power_avg_inferred_i_153_n_1,
      CO(1) => power_avg_inferred_i_153_n_2,
      CO(0) => power_avg_inferred_i_153_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_253_n_0,
      DI(2) => power_avg_inferred_i_254_n_0,
      DI(1) => power_avg_inferred_i_255_n_0,
      DI(0) => power_avg_inferred_i_256_n_0,
      O(3) => power_avg_inferred_i_153_n_4,
      O(2) => power_avg_inferred_i_153_n_5,
      O(1) => power_avg_inferred_i_153_n_6,
      O(0) => power_avg_inferred_i_153_n_7,
      S(3) => power_avg_inferred_i_257_n_0,
      S(2) => power_avg_inferred_i_258_n_0,
      S(1) => power_avg_inferred_i_259_n_0,
      S(0) => power_avg_inferred_i_260_n_0
    );
power_avg_inferred_i_1530: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => sum(60),
      I1 => sum(62),
      I2 => sum(61),
      I3 => sum(63),
      O => power_avg_inferred_i_1530_n_0
    );
power_avg_inferred_i_1531: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => sum(61),
      I1 => sum(59),
      I2 => sum(63),
      I3 => sum(60),
      I4 => sum(62),
      O => power_avg_inferred_i_1531_n_0
    );
power_avg_inferred_i_1532: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sum(60),
      I1 => sum(62),
      O => power_avg_inferred_i_1532_n_0
    );
power_avg_inferred_i_1533: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sum(59),
      I1 => sum(61),
      O => power_avg_inferred_i_1533_n_0
    );
power_avg_inferred_i_1534: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(60),
      I1 => sum(58),
      I2 => sum(63),
      O => power_avg_inferred_i_1534_n_0
    );
power_avg_inferred_i_1535: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(62),
      I1 => sum(60),
      I2 => sum(63),
      I3 => sum(61),
      O => power_avg_inferred_i_1535_n_0
    );
power_avg_inferred_i_1536: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(61),
      I1 => sum(59),
      I2 => sum(62),
      I3 => sum(60),
      O => power_avg_inferred_i_1536_n_0
    );
power_avg_inferred_i_1537: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => sum(63),
      I1 => sum(58),
      I2 => sum(60),
      I3 => sum(61),
      I4 => sum(59),
      O => power_avg_inferred_i_1537_n_0
    );
power_avg_inferred_i_1538: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(62),
      I1 => sum(57),
      I2 => sum(59),
      I3 => sum(58),
      I4 => sum(60),
      I5 => sum(63),
      O => power_avg_inferred_i_1538_n_0
    );
power_avg_inferred_i_1539: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sum(63),
      I1 => sum(61),
      O => power_avg_inferred_i_1539_n_0
    );
power_avg_inferred_i_154: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_261_n_6,
      I1 => power_avg_inferred_i_262_n_6,
      I2 => power_avg_inferred_i_263_n_5,
      O => power_avg_inferred_i_154_n_0
    );
power_avg_inferred_i_1540: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sum(62),
      I1 => sum(60),
      O => power_avg_inferred_i_1540_n_0
    );
power_avg_inferred_i_1541: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(63),
      I1 => sum(59),
      I2 => sum(61),
      O => power_avg_inferred_i_1541_n_0
    );
power_avg_inferred_i_1542: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum(62),
      I1 => sum(63),
      O => power_avg_inferred_i_1542_n_0
    );
power_avg_inferred_i_1543: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => sum(61),
      I1 => sum(63),
      I2 => sum(62),
      O => power_avg_inferred_i_1543_n_0
    );
power_avg_inferred_i_1544: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => sum(60),
      I1 => sum(62),
      I2 => sum(61),
      I3 => sum(63),
      O => power_avg_inferred_i_1544_n_0
    );
power_avg_inferred_i_1545: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => sum(61),
      I1 => sum(59),
      I2 => sum(63),
      I3 => sum(60),
      I4 => sum(62),
      O => power_avg_inferred_i_1545_n_0
    );
power_avg_inferred_i_1546: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(60),
      I1 => sum(58),
      I2 => sum(62),
      I3 => sum(63),
      I4 => sum(59),
      I5 => sum(61),
      O => power_avg_inferred_i_1546_n_0
    );
power_avg_inferred_i_1547: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(59),
      I1 => sum(57),
      I2 => sum(61),
      I3 => sum(62),
      I4 => sum(58),
      I5 => sum(60),
      O => power_avg_inferred_i_1547_n_0
    );
power_avg_inferred_i_1548: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(58),
      I1 => sum(56),
      I2 => sum(60),
      I3 => sum(61),
      I4 => sum(57),
      I5 => sum(59),
      O => power_avg_inferred_i_1548_n_0
    );
power_avg_inferred_i_1549: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(57),
      I1 => sum(55),
      I2 => sum(59),
      I3 => sum(60),
      I4 => sum(56),
      I5 => sum(58),
      O => power_avg_inferred_i_1549_n_0
    );
power_avg_inferred_i_155: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_261_n_7,
      I1 => power_avg_inferred_i_262_n_7,
      I2 => power_avg_inferred_i_263_n_6,
      O => power_avg_inferred_i_155_n_0
    );
power_avg_inferred_i_1550: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(56),
      I1 => sum(54),
      I2 => sum(58),
      I3 => sum(59),
      I4 => sum(55),
      I5 => sum(57),
      O => power_avg_inferred_i_1550_n_0
    );
power_avg_inferred_i_1551: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(55),
      I1 => sum(53),
      I2 => sum(57),
      I3 => sum(58),
      I4 => sum(54),
      I5 => sum(56),
      O => power_avg_inferred_i_1551_n_0
    );
power_avg_inferred_i_1552: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(54),
      I1 => sum(52),
      I2 => sum(56),
      I3 => sum(57),
      I4 => sum(53),
      I5 => sum(55),
      O => power_avg_inferred_i_1552_n_0
    );
power_avg_inferred_i_1553: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(53),
      I1 => sum(51),
      I2 => sum(55),
      I3 => sum(56),
      I4 => sum(52),
      I5 => sum(54),
      O => power_avg_inferred_i_1553_n_0
    );
power_avg_inferred_i_1554: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sum(60),
      I1 => sum(62),
      O => power_avg_inferred_i_1554_n_0
    );
power_avg_inferred_i_1555: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sum(59),
      I1 => sum(61),
      O => power_avg_inferred_i_1555_n_0
    );
power_avg_inferred_i_1556: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(60),
      I1 => sum(58),
      I2 => sum(63),
      O => power_avg_inferred_i_1556_n_0
    );
power_avg_inferred_i_1557: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(62),
      I1 => sum(60),
      I2 => sum(63),
      I3 => sum(61),
      O => power_avg_inferred_i_1557_n_0
    );
power_avg_inferred_i_1558: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(61),
      I1 => sum(59),
      I2 => sum(62),
      I3 => sum(60),
      O => power_avg_inferred_i_1558_n_0
    );
power_avg_inferred_i_1559: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => sum(63),
      I1 => sum(58),
      I2 => sum(60),
      I3 => sum(61),
      I4 => sum(59),
      O => power_avg_inferred_i_1559_n_0
    );
power_avg_inferred_i_156: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_264_n_4,
      I1 => power_avg_inferred_i_265_n_4,
      I2 => power_avg_inferred_i_263_n_7,
      O => power_avg_inferred_i_156_n_0
    );
power_avg_inferred_i_1560: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(62),
      I1 => sum(57),
      I2 => sum(59),
      I3 => sum(58),
      I4 => sum(60),
      I5 => sum(63),
      O => power_avg_inferred_i_1560_n_0
    );
power_avg_inferred_i_1561: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(52),
      I1 => sum(50),
      I2 => sum(54),
      I3 => sum(55),
      I4 => sum(51),
      I5 => sum(53),
      O => power_avg_inferred_i_1561_n_0
    );
power_avg_inferred_i_1562: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(51),
      I1 => sum(49),
      I2 => sum(53),
      I3 => sum(54),
      I4 => sum(50),
      I5 => sum(52),
      O => power_avg_inferred_i_1562_n_0
    );
power_avg_inferred_i_1563: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(50),
      I1 => sum(48),
      I2 => sum(52),
      I3 => sum(53),
      I4 => sum(49),
      I5 => sum(51),
      O => power_avg_inferred_i_1563_n_0
    );
power_avg_inferred_i_1564: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(49),
      I1 => sum(47),
      I2 => sum(51),
      I3 => sum(52),
      I4 => sum(48),
      I5 => sum(50),
      O => power_avg_inferred_i_1564_n_0
    );
power_avg_inferred_i_1565: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1718_n_0,
      CO(3) => power_avg_inferred_i_1565_n_0,
      CO(2) => power_avg_inferred_i_1565_n_1,
      CO(1) => power_avg_inferred_i_1565_n_2,
      CO(0) => power_avg_inferred_i_1565_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1719_n_0,
      DI(2) => power_avg_inferred_i_1720_n_0,
      DI(1) => power_avg_inferred_i_1721_n_0,
      DI(0) => power_avg_inferred_i_1722_n_0,
      O(3 downto 0) => NLW_power_avg_inferred_i_1565_O_UNCONNECTED(3 downto 0),
      S(3) => power_avg_inferred_i_1723_n_0,
      S(2) => power_avg_inferred_i_1724_n_0,
      S(1) => power_avg_inferred_i_1725_n_0,
      S(0) => power_avg_inferred_i_1726_n_0
    );
power_avg_inferred_i_1566: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1575_n_7,
      I1 => power_avg_inferred_i_1576_n_5,
      I2 => power_avg_inferred_i_1727_n_4,
      O => power_avg_inferred_i_1566_n_0
    );
power_avg_inferred_i_1567: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1728_n_4,
      I1 => power_avg_inferred_i_1576_n_6,
      I2 => power_avg_inferred_i_1727_n_5,
      O => power_avg_inferred_i_1567_n_0
    );
power_avg_inferred_i_1568: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1728_n_5,
      I1 => power_avg_inferred_i_1576_n_7,
      I2 => power_avg_inferred_i_1727_n_6,
      O => power_avg_inferred_i_1568_n_0
    );
power_avg_inferred_i_1569: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE28"
    )
        port map (
      I0 => power_avg_inferred_i_1728_n_6,
      I1 => sum(0),
      I2 => power_avg_inferred_i_1729_n_6,
      I3 => power_avg_inferred_i_1727_n_7,
      O => power_avg_inferred_i_1569_n_0
    );
power_avg_inferred_i_157: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => power_avg_inferred_i_263_n_4,
      I1 => power_avg_inferred_i_262_n_5,
      I2 => power_avg_inferred_i_261_n_5,
      I3 => power_avg_inferred_i_262_n_4,
      I4 => power_avg_inferred_i_261_n_4,
      I5 => power_avg_inferred_i_266_n_7,
      O => power_avg_inferred_i_157_n_0
    );
power_avg_inferred_i_1570: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1575_n_6,
      I1 => power_avg_inferred_i_1576_n_4,
      I2 => power_avg_inferred_i_1574_n_7,
      I3 => power_avg_inferred_i_1566_n_0,
      O => power_avg_inferred_i_1570_n_0
    );
power_avg_inferred_i_1571: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1575_n_7,
      I1 => power_avg_inferred_i_1576_n_5,
      I2 => power_avg_inferred_i_1727_n_4,
      I3 => power_avg_inferred_i_1567_n_0,
      O => power_avg_inferred_i_1571_n_0
    );
power_avg_inferred_i_1572: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1728_n_4,
      I1 => power_avg_inferred_i_1576_n_6,
      I2 => power_avg_inferred_i_1727_n_5,
      I3 => power_avg_inferred_i_1568_n_0,
      O => power_avg_inferred_i_1572_n_0
    );
power_avg_inferred_i_1573: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1728_n_5,
      I1 => power_avg_inferred_i_1576_n_7,
      I2 => power_avg_inferred_i_1727_n_6,
      I3 => power_avg_inferred_i_1569_n_0,
      O => power_avg_inferred_i_1573_n_0
    );
power_avg_inferred_i_1574: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1727_n_0,
      CO(3) => power_avg_inferred_i_1574_n_0,
      CO(2) => power_avg_inferred_i_1574_n_1,
      CO(1) => power_avg_inferred_i_1574_n_2,
      CO(0) => power_avg_inferred_i_1574_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1730_n_0,
      DI(2) => power_avg_inferred_i_1731_n_0,
      DI(1) => power_avg_inferred_i_1732_n_0,
      DI(0) => power_avg_inferred_i_1733_n_0,
      O(3) => power_avg_inferred_i_1574_n_4,
      O(2) => power_avg_inferred_i_1574_n_5,
      O(1) => power_avg_inferred_i_1574_n_6,
      O(0) => power_avg_inferred_i_1574_n_7,
      S(3) => power_avg_inferred_i_1734_n_0,
      S(2) => power_avg_inferred_i_1735_n_0,
      S(1) => power_avg_inferred_i_1736_n_0,
      S(0) => power_avg_inferred_i_1737_n_0
    );
power_avg_inferred_i_1575: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1728_n_0,
      CO(3) => power_avg_inferred_i_1575_n_0,
      CO(2) => power_avg_inferred_i_1575_n_1,
      CO(1) => power_avg_inferred_i_1575_n_2,
      CO(0) => power_avg_inferred_i_1575_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1738_n_4,
      DI(2) => power_avg_inferred_i_1738_n_5,
      DI(1) => power_avg_inferred_i_1738_n_6,
      DI(0) => power_avg_inferred_i_1738_n_7,
      O(3) => power_avg_inferred_i_1575_n_4,
      O(2) => power_avg_inferred_i_1575_n_5,
      O(1) => power_avg_inferred_i_1575_n_6,
      O(0) => power_avg_inferred_i_1575_n_7,
      S(3) => power_avg_inferred_i_1739_n_0,
      S(2) => power_avg_inferred_i_1740_n_0,
      S(1) => power_avg_inferred_i_1741_n_0,
      S(0) => power_avg_inferred_i_1742_n_0
    );
power_avg_inferred_i_1576: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => power_avg_inferred_i_1576_n_0,
      CO(2) => power_avg_inferred_i_1576_n_1,
      CO(1) => power_avg_inferred_i_1576_n_2,
      CO(0) => power_avg_inferred_i_1576_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1743_n_0,
      DI(2) => power_avg_inferred_i_1744_n_0,
      DI(1) => power_avg_inferred_i_1745_n_0,
      DI(0) => power_avg_inferred_i_1746_n_0,
      O(3) => power_avg_inferred_i_1576_n_4,
      O(2) => power_avg_inferred_i_1576_n_5,
      O(1) => power_avg_inferred_i_1576_n_6,
      O(0) => power_avg_inferred_i_1576_n_7,
      S(3) => power_avg_inferred_i_1747_n_0,
      S(2) => power_avg_inferred_i_1748_n_0,
      S(1) => power_avg_inferred_i_1749_n_0,
      S(0) => power_avg_inferred_i_1750_n_0
    );
power_avg_inferred_i_1577: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1751_n_4,
      I1 => power_avg_inferred_i_1752_n_4,
      I2 => power_avg_inferred_i_1753_n_4,
      O => power_avg_inferred_i_1577_n_0
    );
power_avg_inferred_i_1578: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1751_n_5,
      I1 => power_avg_inferred_i_1752_n_5,
      I2 => power_avg_inferred_i_1753_n_5,
      O => power_avg_inferred_i_1578_n_0
    );
power_avg_inferred_i_1579: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1751_n_6,
      I1 => power_avg_inferred_i_1752_n_6,
      I2 => power_avg_inferred_i_1753_n_6,
      O => power_avg_inferred_i_1579_n_0
    );
power_avg_inferred_i_158: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_154_n_0,
      I1 => power_avg_inferred_i_262_n_5,
      I2 => power_avg_inferred_i_261_n_5,
      I3 => power_avg_inferred_i_263_n_4,
      O => power_avg_inferred_i_158_n_0
    );
power_avg_inferred_i_1580: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1751_n_7,
      I1 => power_avg_inferred_i_1752_n_7,
      I2 => power_avg_inferred_i_1753_n_7,
      O => power_avg_inferred_i_1580_n_0
    );
power_avg_inferred_i_1581: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1598_n_7,
      I1 => power_avg_inferred_i_1599_n_7,
      I2 => power_avg_inferred_i_1600_n_7,
      I3 => power_avg_inferred_i_1577_n_0,
      O => power_avg_inferred_i_1581_n_0
    );
power_avg_inferred_i_1582: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1751_n_4,
      I1 => power_avg_inferred_i_1752_n_4,
      I2 => power_avg_inferred_i_1753_n_4,
      I3 => power_avg_inferred_i_1578_n_0,
      O => power_avg_inferred_i_1582_n_0
    );
power_avg_inferred_i_1583: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1751_n_5,
      I1 => power_avg_inferred_i_1752_n_5,
      I2 => power_avg_inferred_i_1753_n_5,
      I3 => power_avg_inferred_i_1579_n_0,
      O => power_avg_inferred_i_1583_n_0
    );
power_avg_inferred_i_1584: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1751_n_6,
      I1 => power_avg_inferred_i_1752_n_6,
      I2 => power_avg_inferred_i_1753_n_6,
      I3 => power_avg_inferred_i_1580_n_0,
      O => power_avg_inferred_i_1584_n_0
    );
power_avg_inferred_i_1585: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1738_n_0,
      CO(3) => power_avg_inferred_i_1585_n_0,
      CO(2) => power_avg_inferred_i_1585_n_1,
      CO(1) => power_avg_inferred_i_1585_n_2,
      CO(0) => power_avg_inferred_i_1585_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_691_n_0,
      DI(2) => power_avg_inferred_i_692_n_0,
      DI(1) => power_avg_inferred_i_693_n_0,
      DI(0) => power_avg_inferred_i_694_n_0,
      O(3) => power_avg_inferred_i_1585_n_4,
      O(2) => power_avg_inferred_i_1585_n_5,
      O(1) => power_avg_inferred_i_1585_n_6,
      O(0) => power_avg_inferred_i_1585_n_7,
      S(3) => power_avg_inferred_i_1754_n_0,
      S(2) => power_avg_inferred_i_1755_n_0,
      S(1) => power_avg_inferred_i_1756_n_0,
      S(0) => power_avg_inferred_i_1757_n_0
    );
power_avg_inferred_i_1586: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_1585_n_4,
      I1 => power_avg_inferred_i_1758_n_4,
      O => power_avg_inferred_i_1586_n_0
    );
power_avg_inferred_i_1587: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_1585_n_5,
      I1 => power_avg_inferred_i_1758_n_5,
      O => power_avg_inferred_i_1587_n_0
    );
power_avg_inferred_i_1588: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_1585_n_6,
      I1 => power_avg_inferred_i_1758_n_6,
      O => power_avg_inferred_i_1588_n_0
    );
power_avg_inferred_i_1589: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_1585_n_7,
      I1 => power_avg_inferred_i_1758_n_7,
      O => power_avg_inferred_i_1589_n_0
    );
power_avg_inferred_i_159: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_261_n_6,
      I1 => power_avg_inferred_i_262_n_6,
      I2 => power_avg_inferred_i_263_n_5,
      I3 => power_avg_inferred_i_155_n_0,
      O => power_avg_inferred_i_159_n_0
    );
power_avg_inferred_i_1590: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum(0),
      I1 => power_avg_inferred_i_1607_n_7,
      I2 => power_avg_inferred_i_1608_n_7,
      O => power_avg_inferred_i_1590_n_0
    );
power_avg_inferred_i_1591: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => power_avg_inferred_i_1759_n_4,
      I1 => power_avg_inferred_i_1760_n_4,
      O => power_avg_inferred_i_1591_n_0
    );
power_avg_inferred_i_1592: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => power_avg_inferred_i_1760_n_5,
      I1 => power_avg_inferred_i_1759_n_5,
      O => power_avg_inferred_i_1592_n_0
    );
power_avg_inferred_i_1593: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => power_avg_inferred_i_1760_n_6,
      I1 => power_avg_inferred_i_1759_n_6,
      O => power_avg_inferred_i_1593_n_0
    );
power_avg_inferred_i_1594: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1606_n_6,
      I1 => power_avg_inferred_i_1607_n_6,
      I2 => power_avg_inferred_i_1608_n_6,
      I3 => power_avg_inferred_i_1590_n_0,
      O => power_avg_inferred_i_1594_n_0
    );
power_avg_inferred_i_1595: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum(0),
      I1 => power_avg_inferred_i_1607_n_7,
      I2 => power_avg_inferred_i_1608_n_7,
      I3 => power_avg_inferred_i_1591_n_0,
      O => power_avg_inferred_i_1595_n_0
    );
power_avg_inferred_i_1596: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => power_avg_inferred_i_1759_n_4,
      I1 => power_avg_inferred_i_1760_n_4,
      I2 => power_avg_inferred_i_1760_n_5,
      I3 => power_avg_inferred_i_1759_n_5,
      O => power_avg_inferred_i_1596_n_0
    );
power_avg_inferred_i_1597: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => power_avg_inferred_i_1760_n_6,
      I1 => power_avg_inferred_i_1759_n_6,
      I2 => power_avg_inferred_i_1759_n_5,
      I3 => power_avg_inferred_i_1760_n_5,
      O => power_avg_inferred_i_1597_n_0
    );
power_avg_inferred_i_1598: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1751_n_0,
      CO(3) => power_avg_inferred_i_1598_n_0,
      CO(2) => power_avg_inferred_i_1598_n_1,
      CO(1) => power_avg_inferred_i_1598_n_2,
      CO(0) => power_avg_inferred_i_1598_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1021_n_0,
      DI(2) => power_avg_inferred_i_1022_n_0,
      DI(1) => power_avg_inferred_i_1023_n_0,
      DI(0) => power_avg_inferred_i_1024_n_0,
      O(3) => power_avg_inferred_i_1598_n_4,
      O(2) => power_avg_inferred_i_1598_n_5,
      O(1) => power_avg_inferred_i_1598_n_6,
      O(0) => power_avg_inferred_i_1598_n_7,
      S(3) => power_avg_inferred_i_1761_n_0,
      S(2) => power_avg_inferred_i_1762_n_0,
      S(1) => power_avg_inferred_i_1763_n_0,
      S(0) => power_avg_inferred_i_1764_n_0
    );
power_avg_inferred_i_1599: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1752_n_0,
      CO(3) => power_avg_inferred_i_1599_n_0,
      CO(2) => power_avg_inferred_i_1599_n_1,
      CO(1) => power_avg_inferred_i_1599_n_2,
      CO(0) => power_avg_inferred_i_1599_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_871_n_0,
      DI(2) => power_avg_inferred_i_872_n_0,
      DI(1) => power_avg_inferred_i_873_n_0,
      DI(0) => power_avg_inferred_i_874_n_0,
      O(3) => power_avg_inferred_i_1599_n_4,
      O(2) => power_avg_inferred_i_1599_n_5,
      O(1) => power_avg_inferred_i_1599_n_6,
      O(0) => power_avg_inferred_i_1599_n_7,
      S(3) => power_avg_inferred_i_1765_n_0,
      S(2) => power_avg_inferred_i_1766_n_0,
      S(1) => power_avg_inferred_i_1767_n_0,
      S(0) => power_avg_inferred_i_1768_n_0
    );
power_avg_inferred_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => power_avg_inferred_i_43_n_4,
      I1 => power_avg_inferred_i_34_n_2,
      I2 => sum(63),
      I3 => power_avg_inferred_i_35_n_6,
      I4 => power_avg_inferred_i_42_n_7,
      O => power_avg(16)
    );
power_avg_inferred_i_160: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_261_n_7,
      I1 => power_avg_inferred_i_262_n_7,
      I2 => power_avg_inferred_i_263_n_6,
      I3 => power_avg_inferred_i_156_n_0,
      O => power_avg_inferred_i_160_n_0
    );
power_avg_inferred_i_1600: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1753_n_0,
      CO(3) => power_avg_inferred_i_1600_n_0,
      CO(2) => power_avg_inferred_i_1600_n_1,
      CO(1) => power_avg_inferred_i_1600_n_2,
      CO(0) => power_avg_inferred_i_1600_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_879_n_0,
      DI(2) => power_avg_inferred_i_880_n_0,
      DI(1) => power_avg_inferred_i_881_n_0,
      DI(0) => power_avg_inferred_i_882_n_0,
      O(3) => power_avg_inferred_i_1600_n_4,
      O(2) => power_avg_inferred_i_1600_n_5,
      O(1) => power_avg_inferred_i_1600_n_6,
      O(0) => power_avg_inferred_i_1600_n_7,
      S(3) => power_avg_inferred_i_1769_n_0,
      S(2) => power_avg_inferred_i_1770_n_0,
      S(1) => power_avg_inferred_i_1771_n_0,
      S(0) => power_avg_inferred_i_1772_n_0
    );
power_avg_inferred_i_1601: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(49),
      I1 => sum(44),
      I2 => sum(46),
      I3 => sum(45),
      I4 => sum(47),
      I5 => sum(50),
      O => power_avg_inferred_i_1601_n_0
    );
power_avg_inferred_i_1602: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(48),
      I1 => sum(43),
      I2 => sum(45),
      I3 => sum(44),
      I4 => sum(46),
      I5 => sum(49),
      O => power_avg_inferred_i_1602_n_0
    );
power_avg_inferred_i_1603: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(47),
      I1 => sum(42),
      I2 => sum(44),
      I3 => sum(43),
      I4 => sum(45),
      I5 => sum(48),
      O => power_avg_inferred_i_1603_n_0
    );
power_avg_inferred_i_1604: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(46),
      I1 => sum(41),
      I2 => sum(43),
      I3 => sum(42),
      I4 => sum(44),
      I5 => sum(47),
      O => power_avg_inferred_i_1604_n_0
    );
power_avg_inferred_i_1605: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1758_n_0,
      CO(3) => power_avg_inferred_i_1605_n_0,
      CO(2) => power_avg_inferred_i_1605_n_1,
      CO(1) => power_avg_inferred_i_1605_n_2,
      CO(0) => power_avg_inferred_i_1605_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_659_n_0,
      DI(2) => power_avg_inferred_i_660_n_0,
      DI(1) => power_avg_inferred_i_661_n_0,
      DI(0) => power_avg_inferred_i_662_n_0,
      O(3) => power_avg_inferred_i_1605_n_4,
      O(2) => power_avg_inferred_i_1605_n_5,
      O(1) => power_avg_inferred_i_1605_n_6,
      O(0) => power_avg_inferred_i_1605_n_7,
      S(3) => power_avg_inferred_i_1773_n_0,
      S(2) => power_avg_inferred_i_1774_n_0,
      S(1) => power_avg_inferred_i_1775_n_0,
      S(0) => power_avg_inferred_i_1776_n_0
    );
power_avg_inferred_i_1606: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => power_avg_inferred_i_1606_n_0,
      CO(2) => power_avg_inferred_i_1606_n_1,
      CO(1) => power_avg_inferred_i_1606_n_2,
      CO(0) => power_avg_inferred_i_1606_n_3,
      CYINIT => '0',
      DI(3 downto 2) => sum(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3) => power_avg_inferred_i_1606_n_4,
      O(2) => power_avg_inferred_i_1606_n_5,
      O(1) => power_avg_inferred_i_1606_n_6,
      O(0) => NLW_power_avg_inferred_i_1606_O_UNCONNECTED(0),
      S(3) => power_avg_inferred_i_1777_n_0,
      S(2) => power_avg_inferred_i_1778_n_0,
      S(1) => power_avg_inferred_i_1779_n_0,
      S(0) => sum(0)
    );
power_avg_inferred_i_1607: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1759_n_0,
      CO(3) => power_avg_inferred_i_1607_n_0,
      CO(2) => power_avg_inferred_i_1607_n_1,
      CO(1) => power_avg_inferred_i_1607_n_2,
      CO(0) => power_avg_inferred_i_1607_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1247_n_0,
      DI(2) => power_avg_inferred_i_1248_n_0,
      DI(1) => power_avg_inferred_i_1249_n_0,
      DI(0) => power_avg_inferred_i_1250_n_0,
      O(3) => power_avg_inferred_i_1607_n_4,
      O(2) => power_avg_inferred_i_1607_n_5,
      O(1) => power_avg_inferred_i_1607_n_6,
      O(0) => power_avg_inferred_i_1607_n_7,
      S(3) => power_avg_inferred_i_1780_n_0,
      S(2) => power_avg_inferred_i_1781_n_0,
      S(1) => power_avg_inferred_i_1782_n_0,
      S(0) => power_avg_inferred_i_1783_n_0
    );
power_avg_inferred_i_1608: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1760_n_0,
      CO(3) => power_avg_inferred_i_1608_n_0,
      CO(2) => power_avg_inferred_i_1608_n_1,
      CO(1) => power_avg_inferred_i_1608_n_2,
      CO(0) => power_avg_inferred_i_1608_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1061_n_0,
      DI(2) => power_avg_inferred_i_1062_n_0,
      DI(1) => power_avg_inferred_i_1063_n_0,
      DI(0) => power_avg_inferred_i_1064_n_0,
      O(3) => power_avg_inferred_i_1608_n_4,
      O(2) => power_avg_inferred_i_1608_n_5,
      O(1) => power_avg_inferred_i_1608_n_6,
      O(0) => power_avg_inferred_i_1608_n_7,
      S(3) => power_avg_inferred_i_1784_n_0,
      S(2) => power_avg_inferred_i_1785_n_0,
      S(1) => power_avg_inferred_i_1786_n_0,
      S(0) => power_avg_inferred_i_1787_n_0
    );
power_avg_inferred_i_1609: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(29),
      I1 => sum(24),
      I2 => sum(26),
      I3 => sum(25),
      I4 => sum(27),
      I5 => sum(30),
      O => power_avg_inferred_i_1609_n_0
    );
power_avg_inferred_i_161: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_164_n_0,
      CO(3) => power_avg_inferred_i_161_n_0,
      CO(2) => power_avg_inferred_i_161_n_1,
      CO(1) => power_avg_inferred_i_161_n_2,
      CO(0) => power_avg_inferred_i_161_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_267_n_0,
      DI(2) => power_avg_inferred_i_268_n_0,
      DI(1) => power_avg_inferred_i_269_n_0,
      DI(0) => power_avg_inferred_i_270_n_0,
      O(3) => power_avg_inferred_i_161_n_4,
      O(2) => power_avg_inferred_i_161_n_5,
      O(1) => power_avg_inferred_i_161_n_6,
      O(0) => power_avg_inferred_i_161_n_7,
      S(3) => power_avg_inferred_i_271_n_0,
      S(2) => power_avg_inferred_i_272_n_0,
      S(1) => power_avg_inferred_i_273_n_0,
      S(0) => power_avg_inferred_i_274_n_0
    );
power_avg_inferred_i_1610: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(28),
      I1 => sum(23),
      I2 => sum(25),
      I3 => sum(24),
      I4 => sum(26),
      I5 => sum(29),
      O => power_avg_inferred_i_1610_n_0
    );
power_avg_inferred_i_1611: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(27),
      I1 => sum(22),
      I2 => sum(24),
      I3 => sum(23),
      I4 => sum(25),
      I5 => sum(28),
      O => power_avg_inferred_i_1611_n_0
    );
power_avg_inferred_i_1612: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(26),
      I1 => sum(21),
      I2 => sum(23),
      I3 => sum(22),
      I4 => sum(24),
      I5 => sum(27),
      O => power_avg_inferred_i_1612_n_0
    );
power_avg_inferred_i_1613: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(32),
      I1 => sum(30),
      I2 => sum(34),
      I3 => sum(35),
      I4 => sum(31),
      I5 => sum(33),
      O => power_avg_inferred_i_1613_n_0
    );
power_avg_inferred_i_1614: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(31),
      I1 => sum(29),
      I2 => sum(33),
      I3 => sum(34),
      I4 => sum(30),
      I5 => sum(32),
      O => power_avg_inferred_i_1614_n_0
    );
power_avg_inferred_i_1615: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(30),
      I1 => sum(28),
      I2 => sum(32),
      I3 => sum(33),
      I4 => sum(29),
      I5 => sum(31),
      O => power_avg_inferred_i_1615_n_0
    );
power_avg_inferred_i_1616: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(29),
      I1 => sum(27),
      I2 => sum(31),
      I3 => sum(32),
      I4 => sum(28),
      I5 => sum(30),
      O => power_avg_inferred_i_1616_n_0
    );
power_avg_inferred_i_1617: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(41),
      I1 => sum(36),
      I2 => sum(38),
      I3 => sum(37),
      I4 => sum(39),
      I5 => sum(42),
      O => power_avg_inferred_i_1617_n_0
    );
power_avg_inferred_i_1618: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(40),
      I1 => sum(35),
      I2 => sum(37),
      I3 => sum(36),
      I4 => sum(38),
      I5 => sum(41),
      O => power_avg_inferred_i_1618_n_0
    );
power_avg_inferred_i_1619: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(39),
      I1 => sum(34),
      I2 => sum(36),
      I3 => sum(35),
      I4 => sum(37),
      I5 => sum(40),
      O => power_avg_inferred_i_1619_n_0
    );
power_avg_inferred_i_162: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_165_n_0,
      CO(3) => power_avg_inferred_i_162_n_0,
      CO(2) => power_avg_inferred_i_162_n_1,
      CO(1) => power_avg_inferred_i_162_n_2,
      CO(0) => power_avg_inferred_i_162_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_275_n_0,
      DI(2) => power_avg_inferred_i_276_n_0,
      DI(1) => power_avg_inferred_i_277_n_0,
      DI(0) => power_avg_inferred_i_278_n_0,
      O(3) => power_avg_inferred_i_162_n_4,
      O(2) => power_avg_inferred_i_162_n_5,
      O(1) => power_avg_inferred_i_162_n_6,
      O(0) => power_avg_inferred_i_162_n_7,
      S(3) => power_avg_inferred_i_279_n_0,
      S(2) => power_avg_inferred_i_280_n_0,
      S(1) => power_avg_inferred_i_281_n_0,
      S(0) => power_avg_inferred_i_282_n_0
    );
power_avg_inferred_i_1620: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(38),
      I1 => sum(33),
      I2 => sum(35),
      I3 => sum(34),
      I4 => sum(36),
      I5 => sum(39),
      O => power_avg_inferred_i_1620_n_0
    );
power_avg_inferred_i_1621: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sum(2),
      I1 => sum(0),
      I2 => sum(5),
      O => power_avg_inferred_i_1621_n_0
    );
power_avg_inferred_i_1622: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sum(3),
      I1 => sum(0),
      O => power_avg_inferred_i_1622_n_0
    );
power_avg_inferred_i_1623: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(5),
      I1 => sum(0),
      I2 => sum(2),
      I3 => sum(3),
      I4 => sum(1),
      I5 => sum(6),
      O => power_avg_inferred_i_1623_n_0
    );
power_avg_inferred_i_1624: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => sum(2),
      I1 => sum(0),
      I2 => sum(5),
      I3 => sum(1),
      I4 => sum(4),
      O => power_avg_inferred_i_1624_n_0
    );
power_avg_inferred_i_1625: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => sum(0),
      I1 => sum(3),
      I2 => sum(1),
      I3 => sum(4),
      O => power_avg_inferred_i_1625_n_0
    );
power_avg_inferred_i_1626: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum(3),
      I1 => sum(0),
      O => power_avg_inferred_i_1626_n_0
    );
power_avg_inferred_i_1627: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sum(5),
      I1 => sum(1),
      I2 => sum(3),
      O => power_avg_inferred_i_1627_n_0
    );
power_avg_inferred_i_1628: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(4),
      I1 => sum(2),
      I2 => sum(6),
      I3 => sum(7),
      I4 => sum(3),
      I5 => sum(5),
      O => power_avg_inferred_i_1628_n_0
    );
power_avg_inferred_i_1629: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(3),
      I1 => sum(1),
      I2 => sum(5),
      I3 => sum(6),
      I4 => sum(2),
      I5 => sum(4),
      O => power_avg_inferred_i_1629_n_0
    );
power_avg_inferred_i_163: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_166_n_0,
      CO(3) => power_avg_inferred_i_163_n_0,
      CO(2) => power_avg_inferred_i_163_n_1,
      CO(1) => power_avg_inferred_i_163_n_2,
      CO(0) => power_avg_inferred_i_163_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_283_n_0,
      DI(2) => power_avg_inferred_i_284_n_0,
      DI(1) => power_avg_inferred_i_285_n_0,
      DI(0) => power_avg_inferred_i_286_n_0,
      O(3) => power_avg_inferred_i_163_n_4,
      O(2) => power_avg_inferred_i_163_n_5,
      O(1) => power_avg_inferred_i_163_n_6,
      O(0) => power_avg_inferred_i_163_n_7,
      S(3) => power_avg_inferred_i_287_n_0,
      S(2) => power_avg_inferred_i_288_n_0,
      S(1) => power_avg_inferred_i_289_n_0,
      S(0) => power_avg_inferred_i_290_n_0
    );
power_avg_inferred_i_1630: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => sum(5),
      I1 => sum(1),
      I2 => sum(3),
      I3 => sum(4),
      I4 => sum(0),
      O => power_avg_inferred_i_1630_n_0
    );
power_avg_inferred_i_1631: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sum(0),
      I1 => sum(4),
      I2 => sum(2),
      O => power_avg_inferred_i_1631_n_0
    );
power_avg_inferred_i_1632: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(13),
      I1 => sum(8),
      I2 => sum(10),
      I3 => sum(9),
      I4 => sum(11),
      I5 => sum(14),
      O => power_avg_inferred_i_1632_n_0
    );
power_avg_inferred_i_1633: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(12),
      I1 => sum(7),
      I2 => sum(9),
      I3 => sum(8),
      I4 => sum(10),
      I5 => sum(13),
      O => power_avg_inferred_i_1633_n_0
    );
power_avg_inferred_i_1634: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(11),
      I1 => sum(6),
      I2 => sum(8),
      I3 => sum(7),
      I4 => sum(9),
      I5 => sum(12),
      O => power_avg_inferred_i_1634_n_0
    );
power_avg_inferred_i_1635: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(10),
      I1 => sum(5),
      I2 => sum(7),
      I3 => sum(6),
      I4 => sum(8),
      I5 => sum(11),
      O => power_avg_inferred_i_1635_n_0
    );
power_avg_inferred_i_1636: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(16),
      I1 => sum(14),
      I2 => sum(18),
      I3 => sum(19),
      I4 => sum(15),
      I5 => sum(17),
      O => power_avg_inferred_i_1636_n_0
    );
power_avg_inferred_i_1637: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(15),
      I1 => sum(13),
      I2 => sum(17),
      I3 => sum(18),
      I4 => sum(14),
      I5 => sum(16),
      O => power_avg_inferred_i_1637_n_0
    );
power_avg_inferred_i_1638: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(14),
      I1 => sum(12),
      I2 => sum(16),
      I3 => sum(17),
      I4 => sum(13),
      I5 => sum(15),
      O => power_avg_inferred_i_1638_n_0
    );
power_avg_inferred_i_1639: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(13),
      I1 => sum(11),
      I2 => sum(15),
      I3 => sum(16),
      I4 => sum(12),
      I5 => sum(14),
      O => power_avg_inferred_i_1639_n_0
    );
power_avg_inferred_i_164: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_167_n_0,
      CO(3) => power_avg_inferred_i_164_n_0,
      CO(2) => power_avg_inferred_i_164_n_1,
      CO(1) => power_avg_inferred_i_164_n_2,
      CO(0) => power_avg_inferred_i_164_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_291_n_0,
      DI(2) => power_avg_inferred_i_292_n_0,
      DI(1) => power_avg_inferred_i_293_n_0,
      DI(0) => power_avg_inferred_i_294_n_0,
      O(3) => power_avg_inferred_i_164_n_4,
      O(2) => power_avg_inferred_i_164_n_5,
      O(1) => power_avg_inferred_i_164_n_6,
      O(0) => power_avg_inferred_i_164_n_7,
      S(3) => power_avg_inferred_i_295_n_0,
      S(2) => power_avg_inferred_i_296_n_0,
      S(1) => power_avg_inferred_i_297_n_0,
      S(0) => power_avg_inferred_i_298_n_0
    );
power_avg_inferred_i_1640: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(53),
      I1 => sum(48),
      I2 => sum(50),
      I3 => sum(49),
      I4 => sum(51),
      I5 => sum(54),
      O => power_avg_inferred_i_1640_n_0
    );
power_avg_inferred_i_1641: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(52),
      I1 => sum(47),
      I2 => sum(49),
      I3 => sum(48),
      I4 => sum(50),
      I5 => sum(53),
      O => power_avg_inferred_i_1641_n_0
    );
power_avg_inferred_i_1642: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(51),
      I1 => sum(46),
      I2 => sum(48),
      I3 => sum(47),
      I4 => sum(49),
      I5 => sum(52),
      O => power_avg_inferred_i_1642_n_0
    );
power_avg_inferred_i_1643: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(50),
      I1 => sum(45),
      I2 => sum(47),
      I3 => sum(46),
      I4 => sum(48),
      I5 => sum(51),
      O => power_avg_inferred_i_1643_n_0
    );
power_avg_inferred_i_1644: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1605_n_0,
      CO(3) => power_avg_inferred_i_1644_n_0,
      CO(2) => power_avg_inferred_i_1644_n_1,
      CO(1) => power_avg_inferred_i_1644_n_2,
      CO(0) => power_avg_inferred_i_1644_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_779_n_0,
      DI(2) => power_avg_inferred_i_780_n_0,
      DI(1) => power_avg_inferred_i_781_n_0,
      DI(0) => power_avg_inferred_i_782_n_0,
      O(3) => power_avg_inferred_i_1644_n_4,
      O(2) => power_avg_inferred_i_1644_n_5,
      O(1) => power_avg_inferred_i_1644_n_6,
      O(0) => power_avg_inferred_i_1644_n_7,
      S(3) => power_avg_inferred_i_1788_n_0,
      S(2) => power_avg_inferred_i_1789_n_0,
      S(1) => power_avg_inferred_i_1790_n_0,
      S(0) => power_avg_inferred_i_1791_n_0
    );
power_avg_inferred_i_1645: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(48),
      I1 => sum(46),
      I2 => sum(50),
      I3 => sum(51),
      I4 => sum(47),
      I5 => sum(49),
      O => power_avg_inferred_i_1645_n_0
    );
power_avg_inferred_i_1646: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(47),
      I1 => sum(45),
      I2 => sum(49),
      I3 => sum(50),
      I4 => sum(46),
      I5 => sum(48),
      O => power_avg_inferred_i_1646_n_0
    );
power_avg_inferred_i_1647: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(46),
      I1 => sum(44),
      I2 => sum(48),
      I3 => sum(49),
      I4 => sum(45),
      I5 => sum(47),
      O => power_avg_inferred_i_1647_n_0
    );
power_avg_inferred_i_1648: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(45),
      I1 => sum(43),
      I2 => sum(47),
      I3 => sum(48),
      I4 => sum(44),
      I5 => sum(46),
      O => power_avg_inferred_i_1648_n_0
    );
power_avg_inferred_i_1649: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1792_n_0,
      CO(3) => power_avg_inferred_i_1649_n_0,
      CO(2) => power_avg_inferred_i_1649_n_1,
      CO(1) => power_avg_inferred_i_1649_n_2,
      CO(0) => power_avg_inferred_i_1649_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1793_n_0,
      DI(2) => power_avg_inferred_i_1794_n_0,
      DI(1) => power_avg_inferred_i_1795_n_0,
      DI(0) => power_avg_inferred_i_1796_n_0,
      O(3 downto 0) => NLW_power_avg_inferred_i_1649_O_UNCONNECTED(3 downto 0),
      S(3) => power_avg_inferred_i_1797_n_0,
      S(2) => power_avg_inferred_i_1798_n_0,
      S(1) => power_avg_inferred_i_1799_n_0,
      S(0) => power_avg_inferred_i_1800_n_0
    );
power_avg_inferred_i_165: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_168_n_0,
      CO(3) => power_avg_inferred_i_165_n_0,
      CO(2) => power_avg_inferred_i_165_n_1,
      CO(1) => power_avg_inferred_i_165_n_2,
      CO(0) => power_avg_inferred_i_165_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_299_n_0,
      DI(2) => power_avg_inferred_i_300_n_0,
      DI(1) => power_avg_inferred_i_301_n_0,
      DI(0) => power_avg_inferred_i_302_n_0,
      O(3) => power_avg_inferred_i_165_n_4,
      O(2) => power_avg_inferred_i_165_n_5,
      O(1) => power_avg_inferred_i_165_n_6,
      O(0) => power_avg_inferred_i_165_n_7,
      S(3) => power_avg_inferred_i_303_n_0,
      S(2) => power_avg_inferred_i_304_n_0,
      S(1) => power_avg_inferred_i_305_n_0,
      S(0) => power_avg_inferred_i_306_n_0
    );
power_avg_inferred_i_1650: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_1465_n_5,
      I1 => sum(36),
      O => power_avg_inferred_i_1650_n_0
    );
power_avg_inferred_i_1651: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_1465_n_6,
      I1 => sum(35),
      O => power_avg_inferred_i_1651_n_0
    );
power_avg_inferred_i_1652: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_1465_n_7,
      I1 => sum(34),
      O => power_avg_inferred_i_1652_n_0
    );
power_avg_inferred_i_1653: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_1658_n_4,
      I1 => sum(33),
      O => power_avg_inferred_i_1653_n_0
    );
power_avg_inferred_i_1654: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(36),
      I1 => power_avg_inferred_i_1465_n_5,
      I2 => power_avg_inferred_i_1465_n_4,
      I3 => sum(37),
      O => power_avg_inferred_i_1654_n_0
    );
power_avg_inferred_i_1655: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(35),
      I1 => power_avg_inferred_i_1465_n_6,
      I2 => power_avg_inferred_i_1465_n_5,
      I3 => sum(36),
      O => power_avg_inferred_i_1655_n_0
    );
power_avg_inferred_i_1656: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(34),
      I1 => power_avg_inferred_i_1465_n_7,
      I2 => power_avg_inferred_i_1465_n_6,
      I3 => sum(35),
      O => power_avg_inferred_i_1656_n_0
    );
power_avg_inferred_i_1657: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(33),
      I1 => power_avg_inferred_i_1658_n_4,
      I2 => power_avg_inferred_i_1465_n_7,
      I3 => sum(34),
      O => power_avg_inferred_i_1657_n_0
    );
power_avg_inferred_i_1658: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1801_n_0,
      CO(3) => power_avg_inferred_i_1658_n_0,
      CO(2) => power_avg_inferred_i_1658_n_1,
      CO(1) => power_avg_inferred_i_1658_n_2,
      CO(0) => power_avg_inferred_i_1658_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_33_n_4,
      DI(2) => power_avg_inferred_i_33_n_5,
      DI(1) => power_avg_inferred_i_33_n_6,
      DI(0) => power_avg_inferred_i_33_n_7,
      O(3) => power_avg_inferred_i_1658_n_4,
      O(2) => power_avg_inferred_i_1658_n_5,
      O(1) => power_avg_inferred_i_1658_n_6,
      O(0) => power_avg_inferred_i_1658_n_7,
      S(3) => power_avg_inferred_i_1802_n_0,
      S(2) => power_avg_inferred_i_1803_n_0,
      S(1) => power_avg_inferred_i_1804_n_0,
      S(0) => power_avg_inferred_i_1805_n_0
    );
power_avg_inferred_i_1659: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_1470_n_4,
      I1 => power_avg_inferred_i_1470_n_6,
      O => power_avg_inferred_i_1659_n_0
    );
power_avg_inferred_i_166: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_169_n_0,
      CO(3) => power_avg_inferred_i_166_n_0,
      CO(2) => power_avg_inferred_i_166_n_1,
      CO(1) => power_avg_inferred_i_166_n_2,
      CO(0) => power_avg_inferred_i_166_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_307_n_0,
      DI(2) => power_avg_inferred_i_308_n_0,
      DI(1) => power_avg_inferred_i_309_n_0,
      DI(0) => power_avg_inferred_i_310_n_0,
      O(3) => power_avg_inferred_i_166_n_4,
      O(2) => power_avg_inferred_i_166_n_5,
      O(1) => power_avg_inferred_i_166_n_6,
      O(0) => power_avg_inferred_i_166_n_7,
      S(3) => power_avg_inferred_i_311_n_0,
      S(2) => power_avg_inferred_i_312_n_0,
      S(1) => power_avg_inferred_i_313_n_0,
      S(0) => power_avg_inferred_i_314_n_0
    );
power_avg_inferred_i_1660: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_1470_n_5,
      I1 => power_avg_inferred_i_1470_n_7,
      O => power_avg_inferred_i_1660_n_0
    );
power_avg_inferred_i_1661: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_1470_n_6,
      I1 => power_avg_inferred_i_33_n_4,
      O => power_avg_inferred_i_1661_n_0
    );
power_avg_inferred_i_1662: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_1470_n_7,
      I1 => power_avg_inferred_i_33_n_5,
      O => power_avg_inferred_i_1662_n_0
    );
power_avg_inferred_i_1663: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1672_n_5,
      I1 => power_avg_inferred_i_1673_n_5,
      I2 => power_avg_inferred_i_138_n_4,
      O => power_avg_inferred_i_1663_n_0
    );
power_avg_inferred_i_1664: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1672_n_6,
      I1 => power_avg_inferred_i_1673_n_6,
      I2 => power_avg_inferred_i_138_n_5,
      O => power_avg_inferred_i_1664_n_0
    );
power_avg_inferred_i_1665: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1672_n_7,
      I1 => power_avg_inferred_i_1673_n_7,
      I2 => power_avg_inferred_i_138_n_6,
      O => power_avg_inferred_i_1665_n_0
    );
power_avg_inferred_i_1666: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_133_n_4,
      I1 => power_avg_inferred_i_134_n_4,
      I2 => power_avg_inferred_i_138_n_7,
      O => power_avg_inferred_i_1666_n_0
    );
power_avg_inferred_i_1667: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1672_n_4,
      I1 => power_avg_inferred_i_1673_n_4,
      I2 => power_avg_inferred_i_1671_n_7,
      I3 => power_avg_inferred_i_1663_n_0,
      O => power_avg_inferred_i_1667_n_0
    );
power_avg_inferred_i_1668: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1672_n_5,
      I1 => power_avg_inferred_i_1673_n_5,
      I2 => power_avg_inferred_i_138_n_4,
      I3 => power_avg_inferred_i_1664_n_0,
      O => power_avg_inferred_i_1668_n_0
    );
power_avg_inferred_i_1669: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1672_n_6,
      I1 => power_avg_inferred_i_1673_n_6,
      I2 => power_avg_inferred_i_138_n_5,
      I3 => power_avg_inferred_i_1665_n_0,
      O => power_avg_inferred_i_1669_n_0
    );
power_avg_inferred_i_167: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_170_n_0,
      CO(3) => power_avg_inferred_i_167_n_0,
      CO(2) => power_avg_inferred_i_167_n_1,
      CO(1) => power_avg_inferred_i_167_n_2,
      CO(0) => power_avg_inferred_i_167_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_315_n_0,
      DI(2) => power_avg_inferred_i_316_n_0,
      DI(1) => power_avg_inferred_i_317_n_0,
      DI(0) => power_avg_inferred_i_318_n_0,
      O(3) => power_avg_inferred_i_167_n_4,
      O(2) => power_avg_inferred_i_167_n_5,
      O(1) => power_avg_inferred_i_167_n_6,
      O(0) => power_avg_inferred_i_167_n_7,
      S(3) => power_avg_inferred_i_319_n_0,
      S(2) => power_avg_inferred_i_320_n_0,
      S(1) => power_avg_inferred_i_321_n_0,
      S(0) => power_avg_inferred_i_322_n_0
    );
power_avg_inferred_i_1670: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1672_n_7,
      I1 => power_avg_inferred_i_1673_n_7,
      I2 => power_avg_inferred_i_138_n_6,
      I3 => power_avg_inferred_i_1666_n_0,
      O => power_avg_inferred_i_1670_n_0
    );
power_avg_inferred_i_1671: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_138_n_0,
      CO(3) => power_avg_inferred_i_1671_n_0,
      CO(2) => power_avg_inferred_i_1671_n_1,
      CO(1) => power_avg_inferred_i_1671_n_2,
      CO(0) => power_avg_inferred_i_1671_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_210_n_0,
      DI(2) => power_avg_inferred_i_210_n_0,
      DI(1) => power_avg_inferred_i_210_n_0,
      DI(0) => power_avg_inferred_i_210_n_0,
      O(3) => power_avg_inferred_i_1671_n_4,
      O(2) => power_avg_inferred_i_1671_n_5,
      O(1) => power_avg_inferred_i_1671_n_6,
      O(0) => power_avg_inferred_i_1671_n_7,
      S(3) => power_avg_inferred_i_1806_n_0,
      S(2) => power_avg_inferred_i_1807_n_0,
      S(1) => power_avg_inferred_i_1808_n_0,
      S(0) => power_avg_inferred_i_1809_n_0
    );
power_avg_inferred_i_1672: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_133_n_0,
      CO(3) => power_avg_inferred_i_1672_n_0,
      CO(2) => power_avg_inferred_i_1672_n_1,
      CO(1) => power_avg_inferred_i_1672_n_2,
      CO(0) => power_avg_inferred_i_1672_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1810_n_0,
      DI(2) => power_avg_inferred_i_1811_n_0,
      DI(1) => power_avg_inferred_i_1812_n_0,
      DI(0) => power_avg_inferred_i_1813_n_0,
      O(3) => power_avg_inferred_i_1672_n_4,
      O(2) => power_avg_inferred_i_1672_n_5,
      O(1) => power_avg_inferred_i_1672_n_6,
      O(0) => power_avg_inferred_i_1672_n_7,
      S(3) => power_avg_inferred_i_1814_n_0,
      S(2) => power_avg_inferred_i_1815_n_0,
      S(1) => power_avg_inferred_i_1816_n_0,
      S(0) => power_avg_inferred_i_1817_n_0
    );
power_avg_inferred_i_1673: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_134_n_0,
      CO(3) => power_avg_inferred_i_1673_n_0,
      CO(2) => power_avg_inferred_i_1673_n_1,
      CO(1) => power_avg_inferred_i_1673_n_2,
      CO(0) => power_avg_inferred_i_1673_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1818_n_0,
      DI(2) => power_avg_inferred_i_1819_n_0,
      DI(1) => power_avg_inferred_i_1820_n_0,
      DI(0) => power_avg_inferred_i_1821_n_0,
      O(3) => power_avg_inferred_i_1673_n_4,
      O(2) => power_avg_inferred_i_1673_n_5,
      O(1) => power_avg_inferred_i_1673_n_6,
      O(0) => power_avg_inferred_i_1673_n_7,
      S(3) => power_avg_inferred_i_1822_n_0,
      S(2) => power_avg_inferred_i_1823_n_0,
      S(1) => power_avg_inferred_i_1824_n_0,
      S(0) => power_avg_inferred_i_1825_n_0
    );
power_avg_inferred_i_1674: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_210_n_0,
      I1 => power_avg_inferred_i_484_n_2,
      I2 => power_avg_inferred_i_483_n_0,
      I3 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_1674_n_0
    );
power_avg_inferred_i_1675: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_210_n_0,
      I1 => power_avg_inferred_i_484_n_2,
      I2 => power_avg_inferred_i_483_n_0,
      I3 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_1675_n_0
    );
power_avg_inferred_i_1676: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_210_n_0,
      I1 => power_avg_inferred_i_484_n_2,
      I2 => power_avg_inferred_i_483_n_0,
      I3 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_1676_n_0
    );
power_avg_inferred_i_1677: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_210_n_0,
      I1 => power_avg_inferred_i_484_n_2,
      I2 => power_avg_inferred_i_483_n_0,
      I3 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_1677_n_0
    );
power_avg_inferred_i_1678: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1694_n_7,
      I1 => power_avg_inferred_i_1695_n_7,
      I2 => power_avg_inferred_i_1696_n_7,
      O => power_avg_inferred_i_1678_n_0
    );
power_avg_inferred_i_1679: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1826_n_4,
      I1 => power_avg_inferred_i_1827_n_4,
      I2 => power_avg_inferred_i_1828_n_4,
      O => power_avg_inferred_i_1679_n_0
    );
power_avg_inferred_i_168: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_171_n_0,
      CO(3) => power_avg_inferred_i_168_n_0,
      CO(2) => power_avg_inferred_i_168_n_1,
      CO(1) => power_avg_inferred_i_168_n_2,
      CO(0) => power_avg_inferred_i_168_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_323_n_0,
      DI(2) => power_avg_inferred_i_324_n_0,
      DI(1) => power_avg_inferred_i_325_n_0,
      DI(0) => power_avg_inferred_i_326_n_0,
      O(3) => power_avg_inferred_i_168_n_4,
      O(2) => power_avg_inferred_i_168_n_5,
      O(1) => power_avg_inferred_i_168_n_6,
      O(0) => power_avg_inferred_i_168_n_7,
      S(3) => power_avg_inferred_i_327_n_0,
      S(2) => power_avg_inferred_i_328_n_0,
      S(1) => power_avg_inferred_i_329_n_0,
      S(0) => power_avg_inferred_i_330_n_0
    );
power_avg_inferred_i_1680: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1826_n_5,
      I1 => power_avg_inferred_i_1827_n_5,
      I2 => power_avg_inferred_i_1828_n_5,
      O => power_avg_inferred_i_1680_n_0
    );
power_avg_inferred_i_1681: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1826_n_6,
      I1 => power_avg_inferred_i_1827_n_6,
      I2 => power_avg_inferred_i_1828_n_6,
      O => power_avg_inferred_i_1681_n_0
    );
power_avg_inferred_i_1682: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1694_n_6,
      I1 => power_avg_inferred_i_1695_n_6,
      I2 => power_avg_inferred_i_1696_n_6,
      I3 => power_avg_inferred_i_1678_n_0,
      O => power_avg_inferred_i_1682_n_0
    );
power_avg_inferred_i_1683: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1694_n_7,
      I1 => power_avg_inferred_i_1695_n_7,
      I2 => power_avg_inferred_i_1696_n_7,
      I3 => power_avg_inferred_i_1679_n_0,
      O => power_avg_inferred_i_1683_n_0
    );
power_avg_inferred_i_1684: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1826_n_4,
      I1 => power_avg_inferred_i_1827_n_4,
      I2 => power_avg_inferred_i_1828_n_4,
      I3 => power_avg_inferred_i_1680_n_0,
      O => power_avg_inferred_i_1684_n_0
    );
power_avg_inferred_i_1685: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1826_n_5,
      I1 => power_avg_inferred_i_1827_n_5,
      I2 => power_avg_inferred_i_1828_n_5,
      I3 => power_avg_inferred_i_1681_n_0,
      O => power_avg_inferred_i_1685_n_0
    );
power_avg_inferred_i_1686: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => power_avg_inferred_i_1524_n_7,
      I1 => power_avg_inferred_i_851_n_7,
      I2 => power_avg_inferred_i_852_n_2,
      O => power_avg_inferred_i_1686_n_0
    );
power_avg_inferred_i_1687: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => power_avg_inferred_i_1713_n_4,
      I1 => power_avg_inferred_i_1343_n_4,
      I2 => power_avg_inferred_i_852_n_2,
      O => power_avg_inferred_i_1687_n_0
    );
power_avg_inferred_i_1688: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => power_avg_inferred_i_1713_n_5,
      I1 => power_avg_inferred_i_1343_n_5,
      I2 => power_avg_inferred_i_852_n_2,
      O => power_avg_inferred_i_1688_n_0
    );
power_avg_inferred_i_1689: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => power_avg_inferred_i_1713_n_6,
      I1 => power_avg_inferred_i_1343_n_6,
      I2 => power_avg_inferred_i_852_n_2,
      O => power_avg_inferred_i_1689_n_0
    );
power_avg_inferred_i_169: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_172_n_0,
      CO(3) => power_avg_inferred_i_169_n_0,
      CO(2) => power_avg_inferred_i_169_n_1,
      CO(1) => power_avg_inferred_i_169_n_2,
      CO(0) => power_avg_inferred_i_169_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_331_n_0,
      DI(2) => power_avg_inferred_i_332_n_0,
      DI(1) => power_avg_inferred_i_333_n_0,
      DI(0) => power_avg_inferred_i_334_n_0,
      O(3) => power_avg_inferred_i_169_n_4,
      O(2) => power_avg_inferred_i_169_n_5,
      O(1) => power_avg_inferred_i_169_n_6,
      O(0) => power_avg_inferred_i_169_n_7,
      S(3) => power_avg_inferred_i_335_n_0,
      S(2) => power_avg_inferred_i_336_n_0,
      S(1) => power_avg_inferred_i_337_n_0,
      S(0) => power_avg_inferred_i_338_n_0
    );
power_avg_inferred_i_1690: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_1524_n_6,
      I1 => power_avg_inferred_i_851_n_6,
      I2 => power_avg_inferred_i_852_n_2,
      I3 => power_avg_inferred_i_1686_n_0,
      O => power_avg_inferred_i_1690_n_0
    );
power_avg_inferred_i_1691: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_1524_n_7,
      I1 => power_avg_inferred_i_851_n_7,
      I2 => power_avg_inferred_i_852_n_2,
      I3 => power_avg_inferred_i_1687_n_0,
      O => power_avg_inferred_i_1691_n_0
    );
power_avg_inferred_i_1692: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_1713_n_4,
      I1 => power_avg_inferred_i_1343_n_4,
      I2 => power_avg_inferred_i_852_n_2,
      I3 => power_avg_inferred_i_1688_n_0,
      O => power_avg_inferred_i_1692_n_0
    );
power_avg_inferred_i_1693: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_1713_n_5,
      I1 => power_avg_inferred_i_1343_n_5,
      I2 => power_avg_inferred_i_852_n_2,
      I3 => power_avg_inferred_i_1689_n_0,
      O => power_avg_inferred_i_1693_n_0
    );
power_avg_inferred_i_1694: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1826_n_0,
      CO(3) => power_avg_inferred_i_1694_n_0,
      CO(2) => power_avg_inferred_i_1694_n_1,
      CO(1) => power_avg_inferred_i_1694_n_2,
      CO(0) => power_avg_inferred_i_1694_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1829_n_0,
      DI(2) => power_avg_inferred_i_1830_n_0,
      DI(1) => power_avg_inferred_i_1831_n_0,
      DI(0) => power_avg_inferred_i_1832_n_0,
      O(3) => power_avg_inferred_i_1694_n_4,
      O(2) => power_avg_inferred_i_1694_n_5,
      O(1) => power_avg_inferred_i_1694_n_6,
      O(0) => power_avg_inferred_i_1694_n_7,
      S(3) => power_avg_inferred_i_1833_n_0,
      S(2) => power_avg_inferred_i_1834_n_0,
      S(1) => power_avg_inferred_i_1835_n_0,
      S(0) => power_avg_inferred_i_1836_n_0
    );
power_avg_inferred_i_1695: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1827_n_0,
      CO(3) => power_avg_inferred_i_1695_n_0,
      CO(2) => power_avg_inferred_i_1695_n_1,
      CO(1) => power_avg_inferred_i_1695_n_2,
      CO(0) => power_avg_inferred_i_1695_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_722_n_0,
      DI(2) => power_avg_inferred_i_723_n_0,
      DI(1) => power_avg_inferred_i_724_n_0,
      DI(0) => power_avg_inferred_i_725_n_0,
      O(3) => power_avg_inferred_i_1695_n_4,
      O(2) => power_avg_inferred_i_1695_n_5,
      O(1) => power_avg_inferred_i_1695_n_6,
      O(0) => power_avg_inferred_i_1695_n_7,
      S(3) => power_avg_inferred_i_1837_n_0,
      S(2) => power_avg_inferred_i_1838_n_0,
      S(1) => power_avg_inferred_i_1839_n_0,
      S(0) => power_avg_inferred_i_1840_n_0
    );
power_avg_inferred_i_1696: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1828_n_0,
      CO(3) => power_avg_inferred_i_1696_n_0,
      CO(2) => power_avg_inferred_i_1696_n_1,
      CO(1) => power_avg_inferred_i_1696_n_2,
      CO(0) => power_avg_inferred_i_1696_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_730_n_0,
      DI(2) => power_avg_inferred_i_731_n_0,
      DI(1) => power_avg_inferred_i_732_n_0,
      DI(0) => power_avg_inferred_i_733_n_0,
      O(3) => power_avg_inferred_i_1696_n_4,
      O(2) => power_avg_inferred_i_1696_n_5,
      O(1) => power_avg_inferred_i_1696_n_6,
      O(0) => power_avg_inferred_i_1696_n_7,
      S(3) => power_avg_inferred_i_1841_n_0,
      S(2) => power_avg_inferred_i_1842_n_0,
      S(1) => power_avg_inferred_i_1843_n_0,
      S(0) => power_avg_inferred_i_1844_n_0
    );
power_avg_inferred_i_1697: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(49),
      O => power_avg_inferred_i_1697_n_0
    );
power_avg_inferred_i_1698: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(48),
      O => power_avg_inferred_i_1698_n_0
    );
power_avg_inferred_i_1699: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(47),
      O => power_avg_inferred_i_1699_n_0
    );
power_avg_inferred_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => power_avg_inferred_i_43_n_5,
      I1 => power_avg_inferred_i_34_n_2,
      I2 => sum(63),
      I3 => power_avg_inferred_i_35_n_6,
      I4 => power_avg_inferred_i_44_n_4,
      O => power_avg(15)
    );
power_avg_inferred_i_170: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_173_n_0,
      CO(3) => power_avg_inferred_i_170_n_0,
      CO(2) => power_avg_inferred_i_170_n_1,
      CO(1) => power_avg_inferred_i_170_n_2,
      CO(0) => power_avg_inferred_i_170_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_339_n_0,
      DI(2) => power_avg_inferred_i_340_n_0,
      DI(1) => power_avg_inferred_i_341_n_0,
      DI(0) => power_avg_inferred_i_342_n_0,
      O(3) => power_avg_inferred_i_170_n_4,
      O(2) => power_avg_inferred_i_170_n_5,
      O(1) => power_avg_inferred_i_170_n_6,
      O(0) => power_avg_inferred_i_170_n_7,
      S(3) => power_avg_inferred_i_343_n_0,
      S(2) => power_avg_inferred_i_344_n_0,
      S(1) => power_avg_inferred_i_345_n_0,
      S(0) => power_avg_inferred_i_346_n_0
    );
power_avg_inferred_i_1700: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(46),
      O => power_avg_inferred_i_1700_n_0
    );
power_avg_inferred_i_1701: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(50),
      I3 => power_avg_inferred_i_1697_n_0,
      O => power_avg_inferred_i_1701_n_0
    );
power_avg_inferred_i_1702: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(49),
      I3 => power_avg_inferred_i_1698_n_0,
      O => power_avg_inferred_i_1702_n_0
    );
power_avg_inferred_i_1703: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(48),
      I3 => power_avg_inferred_i_1699_n_0,
      O => power_avg_inferred_i_1703_n_0
    );
power_avg_inferred_i_1704: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(47),
      I3 => power_avg_inferred_i_1700_n_0,
      O => power_avg_inferred_i_1704_n_0
    );
power_avg_inferred_i_1705: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(52),
      I1 => sum(50),
      I2 => sum(54),
      I3 => sum(55),
      I4 => sum(51),
      I5 => sum(53),
      O => power_avg_inferred_i_1705_n_0
    );
power_avg_inferred_i_1706: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(51),
      I1 => sum(49),
      I2 => sum(53),
      I3 => sum(54),
      I4 => sum(50),
      I5 => sum(52),
      O => power_avg_inferred_i_1706_n_0
    );
power_avg_inferred_i_1707: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(50),
      I1 => sum(48),
      I2 => sum(52),
      I3 => sum(53),
      I4 => sum(49),
      I5 => sum(51),
      O => power_avg_inferred_i_1707_n_0
    );
power_avg_inferred_i_1708: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(49),
      I1 => sum(47),
      I2 => sum(51),
      I3 => sum(52),
      I4 => sum(48),
      I5 => sum(50),
      O => power_avg_inferred_i_1708_n_0
    );
power_avg_inferred_i_1709: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(61),
      I1 => sum(56),
      I2 => sum(58),
      I3 => sum(57),
      I4 => sum(59),
      I5 => sum(62),
      O => power_avg_inferred_i_1709_n_0
    );
power_avg_inferred_i_171: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_174_n_0,
      CO(3) => power_avg_inferred_i_171_n_0,
      CO(2) => power_avg_inferred_i_171_n_1,
      CO(1) => power_avg_inferred_i_171_n_2,
      CO(0) => power_avg_inferred_i_171_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_347_n_0,
      DI(2) => power_avg_inferred_i_348_n_0,
      DI(1) => power_avg_inferred_i_349_n_0,
      DI(0) => power_avg_inferred_i_350_n_0,
      O(3) => power_avg_inferred_i_171_n_4,
      O(2) => power_avg_inferred_i_171_n_5,
      O(1) => power_avg_inferred_i_171_n_6,
      O(0) => power_avg_inferred_i_171_n_7,
      S(3) => power_avg_inferred_i_351_n_0,
      S(2) => power_avg_inferred_i_352_n_0,
      S(1) => power_avg_inferred_i_353_n_0,
      S(0) => power_avg_inferred_i_354_n_0
    );
power_avg_inferred_i_1710: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(60),
      I1 => sum(55),
      I2 => sum(57),
      I3 => sum(56),
      I4 => sum(58),
      I5 => sum(61),
      O => power_avg_inferred_i_1710_n_0
    );
power_avg_inferred_i_1711: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(59),
      I1 => sum(54),
      I2 => sum(56),
      I3 => sum(55),
      I4 => sum(57),
      I5 => sum(60),
      O => power_avg_inferred_i_1711_n_0
    );
power_avg_inferred_i_1712: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(58),
      I1 => sum(53),
      I2 => sum(55),
      I3 => sum(54),
      I4 => sum(56),
      I5 => sum(59),
      O => power_avg_inferred_i_1712_n_0
    );
power_avg_inferred_i_1713: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_477_n_0,
      CO(3) => power_avg_inferred_i_1713_n_0,
      CO(2) => power_avg_inferred_i_1713_n_1,
      CO(1) => power_avg_inferred_i_1713_n_2,
      CO(0) => power_avg_inferred_i_1713_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_795_n_0,
      DI(2) => power_avg_inferred_i_796_n_0,
      DI(1) => power_avg_inferred_i_797_n_0,
      DI(0) => power_avg_inferred_i_798_n_0,
      O(3) => power_avg_inferred_i_1713_n_4,
      O(2) => power_avg_inferred_i_1713_n_5,
      O(1) => power_avg_inferred_i_1713_n_6,
      O(0) => power_avg_inferred_i_1713_n_7,
      S(3) => power_avg_inferred_i_1845_n_0,
      S(2) => power_avg_inferred_i_1846_n_0,
      S(1) => power_avg_inferred_i_1847_n_0,
      S(0) => power_avg_inferred_i_1848_n_0
    );
power_avg_inferred_i_1714: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(60),
      I1 => sum(58),
      I2 => sum(62),
      I3 => sum(63),
      I4 => sum(59),
      I5 => sum(61),
      O => power_avg_inferred_i_1714_n_0
    );
power_avg_inferred_i_1715: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(59),
      I1 => sum(57),
      I2 => sum(61),
      I3 => sum(62),
      I4 => sum(58),
      I5 => sum(60),
      O => power_avg_inferred_i_1715_n_0
    );
power_avg_inferred_i_1716: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(58),
      I1 => sum(56),
      I2 => sum(60),
      I3 => sum(61),
      I4 => sum(57),
      I5 => sum(59),
      O => power_avg_inferred_i_1716_n_0
    );
power_avg_inferred_i_1717: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(57),
      I1 => sum(55),
      I2 => sum(59),
      I3 => sum(60),
      I4 => sum(56),
      I5 => sum(58),
      O => power_avg_inferred_i_1717_n_0
    );
power_avg_inferred_i_1718: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1849_n_0,
      CO(3) => power_avg_inferred_i_1718_n_0,
      CO(2) => power_avg_inferred_i_1718_n_1,
      CO(1) => power_avg_inferred_i_1718_n_2,
      CO(0) => power_avg_inferred_i_1718_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1850_n_0,
      DI(2) => power_avg_inferred_i_1851_n_0,
      DI(1) => power_avg_inferred_i_1852_n_0,
      DI(0) => power_avg_inferred_i_1853_n_0,
      O(3 downto 0) => NLW_power_avg_inferred_i_1718_O_UNCONNECTED(3 downto 0),
      S(3) => power_avg_inferred_i_1854_n_0,
      S(2) => power_avg_inferred_i_1855_n_0,
      S(1) => power_avg_inferred_i_1856_n_0,
      S(0) => power_avg_inferred_i_1857_n_0
    );
power_avg_inferred_i_1719: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1728_n_7,
      I1 => power_avg_inferred_i_1729_n_7,
      I2 => power_avg_inferred_i_1858_n_4,
      O => power_avg_inferred_i_1719_n_0
    );
power_avg_inferred_i_172: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_175_n_0,
      CO(3) => power_avg_inferred_i_172_n_0,
      CO(2) => power_avg_inferred_i_172_n_1,
      CO(1) => power_avg_inferred_i_172_n_2,
      CO(0) => power_avg_inferred_i_172_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_355_n_0,
      DI(2) => power_avg_inferred_i_356_n_0,
      DI(1) => power_avg_inferred_i_357_n_0,
      DI(0) => power_avg_inferred_i_358_n_0,
      O(3) => power_avg_inferred_i_172_n_4,
      O(2) => power_avg_inferred_i_172_n_5,
      O(1) => power_avg_inferred_i_172_n_6,
      O(0) => power_avg_inferred_i_172_n_7,
      S(3) => power_avg_inferred_i_359_n_0,
      S(2) => power_avg_inferred_i_360_n_0,
      S(1) => power_avg_inferred_i_361_n_0,
      S(0) => power_avg_inferred_i_362_n_0
    );
power_avg_inferred_i_1720: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1859_n_4,
      I1 => power_avg_inferred_i_1860_n_4,
      I2 => power_avg_inferred_i_1858_n_5,
      O => power_avg_inferred_i_1720_n_0
    );
power_avg_inferred_i_1721: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1859_n_5,
      I1 => power_avg_inferred_i_1860_n_5,
      I2 => power_avg_inferred_i_1858_n_6,
      O => power_avg_inferred_i_1721_n_0
    );
power_avg_inferred_i_1722: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1859_n_6,
      I1 => power_avg_inferred_i_1860_n_6,
      I2 => power_avg_inferred_i_1858_n_7,
      O => power_avg_inferred_i_1722_n_0
    );
power_avg_inferred_i_1723: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => power_avg_inferred_i_1728_n_6,
      I1 => sum(0),
      I2 => power_avg_inferred_i_1729_n_6,
      I3 => power_avg_inferred_i_1727_n_7,
      I4 => power_avg_inferred_i_1719_n_0,
      O => power_avg_inferred_i_1723_n_0
    );
power_avg_inferred_i_1724: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1728_n_7,
      I1 => power_avg_inferred_i_1729_n_7,
      I2 => power_avg_inferred_i_1858_n_4,
      I3 => power_avg_inferred_i_1720_n_0,
      O => power_avg_inferred_i_1724_n_0
    );
power_avg_inferred_i_1725: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1859_n_4,
      I1 => power_avg_inferred_i_1860_n_4,
      I2 => power_avg_inferred_i_1858_n_5,
      I3 => power_avg_inferred_i_1721_n_0,
      O => power_avg_inferred_i_1725_n_0
    );
power_avg_inferred_i_1726: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1859_n_5,
      I1 => power_avg_inferred_i_1860_n_5,
      I2 => power_avg_inferred_i_1858_n_6,
      I3 => power_avg_inferred_i_1722_n_0,
      O => power_avg_inferred_i_1726_n_0
    );
power_avg_inferred_i_1727: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1858_n_0,
      CO(3) => power_avg_inferred_i_1727_n_0,
      CO(2) => power_avg_inferred_i_1727_n_1,
      CO(1) => power_avg_inferred_i_1727_n_2,
      CO(0) => power_avg_inferred_i_1727_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1861_n_0,
      DI(2) => power_avg_inferred_i_1862_n_0,
      DI(1) => power_avg_inferred_i_1863_n_0,
      DI(0) => power_avg_inferred_i_1864_n_0,
      O(3) => power_avg_inferred_i_1727_n_4,
      O(2) => power_avg_inferred_i_1727_n_5,
      O(1) => power_avg_inferred_i_1727_n_6,
      O(0) => power_avg_inferred_i_1727_n_7,
      S(3) => power_avg_inferred_i_1865_n_0,
      S(2) => power_avg_inferred_i_1866_n_0,
      S(1) => power_avg_inferred_i_1867_n_0,
      S(0) => power_avg_inferred_i_1868_n_0
    );
power_avg_inferred_i_1728: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1859_n_0,
      CO(3) => power_avg_inferred_i_1728_n_0,
      CO(2) => power_avg_inferred_i_1728_n_1,
      CO(1) => power_avg_inferred_i_1728_n_2,
      CO(0) => power_avg_inferred_i_1728_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1869_n_4,
      DI(2) => power_avg_inferred_i_1869_n_5,
      DI(1) => power_avg_inferred_i_1869_n_6,
      DI(0) => power_avg_inferred_i_1869_n_7,
      O(3) => power_avg_inferred_i_1728_n_4,
      O(2) => power_avg_inferred_i_1728_n_5,
      O(1) => power_avg_inferred_i_1728_n_6,
      O(0) => power_avg_inferred_i_1728_n_7,
      S(3) => power_avg_inferred_i_1870_n_0,
      S(2) => power_avg_inferred_i_1871_n_0,
      S(1) => power_avg_inferred_i_1872_n_0,
      S(0) => power_avg_inferred_i_1873_n_0
    );
power_avg_inferred_i_1729: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1860_n_0,
      CO(3) => power_avg_inferred_i_1729_n_0,
      CO(2) => power_avg_inferred_i_1729_n_1,
      CO(1) => power_avg_inferred_i_1729_n_2,
      CO(0) => power_avg_inferred_i_1729_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1156_n_0,
      DI(2) => power_avg_inferred_i_1157_n_0,
      DI(1) => power_avg_inferred_i_1874_n_0,
      DI(0) => sum(2),
      O(3) => power_avg_inferred_i_1729_n_4,
      O(2) => power_avg_inferred_i_1729_n_5,
      O(1) => power_avg_inferred_i_1729_n_6,
      O(0) => power_avg_inferred_i_1729_n_7,
      S(3) => power_avg_inferred_i_1875_n_0,
      S(2) => power_avg_inferred_i_1876_n_0,
      S(1) => power_avg_inferred_i_1877_n_0,
      S(0) => power_avg_inferred_i_1878_n_0
    );
power_avg_inferred_i_173: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_176_n_0,
      CO(3) => power_avg_inferred_i_173_n_0,
      CO(2) => power_avg_inferred_i_173_n_1,
      CO(1) => power_avg_inferred_i_173_n_2,
      CO(0) => power_avg_inferred_i_173_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_363_n_0,
      DI(2) => power_avg_inferred_i_364_n_0,
      DI(1) => power_avg_inferred_i_365_n_0,
      DI(0) => power_avg_inferred_i_366_n_0,
      O(3) => power_avg_inferred_i_173_n_4,
      O(2) => power_avg_inferred_i_173_n_5,
      O(1) => power_avg_inferred_i_173_n_6,
      O(0) => power_avg_inferred_i_173_n_7,
      S(3) => power_avg_inferred_i_367_n_0,
      S(2) => power_avg_inferred_i_368_n_0,
      S(1) => power_avg_inferred_i_369_n_0,
      S(0) => power_avg_inferred_i_370_n_0
    );
power_avg_inferred_i_1730: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1879_n_4,
      I1 => power_avg_inferred_i_1880_n_4,
      I2 => power_avg_inferred_i_1881_n_4,
      O => power_avg_inferred_i_1730_n_0
    );
power_avg_inferred_i_1731: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1879_n_5,
      I1 => power_avg_inferred_i_1880_n_5,
      I2 => power_avg_inferred_i_1881_n_5,
      O => power_avg_inferred_i_1731_n_0
    );
power_avg_inferred_i_1732: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1879_n_6,
      I1 => power_avg_inferred_i_1880_n_6,
      I2 => power_avg_inferred_i_1881_n_6,
      O => power_avg_inferred_i_1732_n_0
    );
power_avg_inferred_i_1733: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1879_n_7,
      I1 => power_avg_inferred_i_1880_n_7,
      I2 => power_avg_inferred_i_1881_n_7,
      O => power_avg_inferred_i_1733_n_0
    );
power_avg_inferred_i_1734: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1751_n_7,
      I1 => power_avg_inferred_i_1752_n_7,
      I2 => power_avg_inferred_i_1753_n_7,
      I3 => power_avg_inferred_i_1730_n_0,
      O => power_avg_inferred_i_1734_n_0
    );
power_avg_inferred_i_1735: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1879_n_4,
      I1 => power_avg_inferred_i_1880_n_4,
      I2 => power_avg_inferred_i_1881_n_4,
      I3 => power_avg_inferred_i_1731_n_0,
      O => power_avg_inferred_i_1735_n_0
    );
power_avg_inferred_i_1736: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1879_n_5,
      I1 => power_avg_inferred_i_1880_n_5,
      I2 => power_avg_inferred_i_1881_n_5,
      I3 => power_avg_inferred_i_1732_n_0,
      O => power_avg_inferred_i_1736_n_0
    );
power_avg_inferred_i_1737: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1879_n_6,
      I1 => power_avg_inferred_i_1880_n_6,
      I2 => power_avg_inferred_i_1881_n_6,
      I3 => power_avg_inferred_i_1733_n_0,
      O => power_avg_inferred_i_1737_n_0
    );
power_avg_inferred_i_1738: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1869_n_0,
      CO(3) => power_avg_inferred_i_1738_n_0,
      CO(2) => power_avg_inferred_i_1738_n_1,
      CO(1) => power_avg_inferred_i_1738_n_2,
      CO(0) => power_avg_inferred_i_1738_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_771_n_0,
      DI(2) => power_avg_inferred_i_772_n_0,
      DI(1) => power_avg_inferred_i_773_n_0,
      DI(0) => power_avg_inferred_i_774_n_0,
      O(3) => power_avg_inferred_i_1738_n_4,
      O(2) => power_avg_inferred_i_1738_n_5,
      O(1) => power_avg_inferred_i_1738_n_6,
      O(0) => power_avg_inferred_i_1738_n_7,
      S(3) => power_avg_inferred_i_1882_n_0,
      S(2) => power_avg_inferred_i_1883_n_0,
      S(1) => power_avg_inferred_i_1884_n_0,
      S(0) => power_avg_inferred_i_1885_n_0
    );
power_avg_inferred_i_1739: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_1738_n_4,
      I1 => power_avg_inferred_i_1886_n_4,
      O => power_avg_inferred_i_1739_n_0
    );
power_avg_inferred_i_174: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_177_n_0,
      CO(3) => power_avg_inferred_i_174_n_0,
      CO(2) => power_avg_inferred_i_174_n_1,
      CO(1) => power_avg_inferred_i_174_n_2,
      CO(0) => power_avg_inferred_i_174_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_371_n_0,
      DI(2) => power_avg_inferred_i_372_n_0,
      DI(1) => power_avg_inferred_i_373_n_0,
      DI(0) => power_avg_inferred_i_374_n_0,
      O(3) => power_avg_inferred_i_174_n_4,
      O(2) => power_avg_inferred_i_174_n_5,
      O(1) => power_avg_inferred_i_174_n_6,
      O(0) => power_avg_inferred_i_174_n_7,
      S(3) => power_avg_inferred_i_375_n_0,
      S(2) => power_avg_inferred_i_376_n_0,
      S(1) => power_avg_inferred_i_377_n_0,
      S(0) => power_avg_inferred_i_378_n_0
    );
power_avg_inferred_i_1740: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_1738_n_5,
      I1 => power_avg_inferred_i_1886_n_5,
      O => power_avg_inferred_i_1740_n_0
    );
power_avg_inferred_i_1741: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_1738_n_6,
      I1 => power_avg_inferred_i_1886_n_6,
      O => power_avg_inferred_i_1741_n_0
    );
power_avg_inferred_i_1742: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_1738_n_7,
      I1 => power_avg_inferred_i_1886_n_7,
      O => power_avg_inferred_i_1742_n_0
    );
power_avg_inferred_i_1743: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => power_avg_inferred_i_1760_n_7,
      I1 => sum(3),
      I2 => sum(0),
      O => power_avg_inferred_i_1743_n_0
    );
power_avg_inferred_i_1744: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => power_avg_inferred_i_1729_n_4,
      I1 => sum(2),
      O => power_avg_inferred_i_1744_n_0
    );
power_avg_inferred_i_1745: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => power_avg_inferred_i_1729_n_5,
      I1 => sum(1),
      O => power_avg_inferred_i_1745_n_0
    );
power_avg_inferred_i_1746: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => power_avg_inferred_i_1729_n_6,
      I1 => sum(0),
      O => power_avg_inferred_i_1746_n_0
    );
power_avg_inferred_i_1747: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28D7D728"
    )
        port map (
      I0 => power_avg_inferred_i_1760_n_7,
      I1 => sum(3),
      I2 => sum(0),
      I3 => power_avg_inferred_i_1759_n_6,
      I4 => power_avg_inferred_i_1760_n_6,
      O => power_avg_inferred_i_1747_n_0
    );
power_avg_inferred_i_1748: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => power_avg_inferred_i_1729_n_4,
      I1 => sum(2),
      I2 => sum(3),
      I3 => sum(0),
      I4 => power_avg_inferred_i_1760_n_7,
      O => power_avg_inferred_i_1748_n_0
    );
power_avg_inferred_i_1749: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => power_avg_inferred_i_1729_n_5,
      I1 => sum(1),
      I2 => sum(2),
      I3 => power_avg_inferred_i_1729_n_4,
      O => power_avg_inferred_i_1749_n_0
    );
power_avg_inferred_i_175: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_178_n_0,
      CO(3) => power_avg_inferred_i_175_n_0,
      CO(2) => power_avg_inferred_i_175_n_1,
      CO(1) => power_avg_inferred_i_175_n_2,
      CO(0) => power_avg_inferred_i_175_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_379_n_0,
      DI(2) => power_avg_inferred_i_380_n_0,
      DI(1) => power_avg_inferred_i_381_n_0,
      DI(0) => power_avg_inferred_i_382_n_0,
      O(3) => power_avg_inferred_i_175_n_4,
      O(2) => power_avg_inferred_i_175_n_5,
      O(1) => power_avg_inferred_i_175_n_6,
      O(0) => power_avg_inferred_i_175_n_7,
      S(3) => power_avg_inferred_i_383_n_0,
      S(2) => power_avg_inferred_i_384_n_0,
      S(1) => power_avg_inferred_i_385_n_0,
      S(0) => power_avg_inferred_i_386_n_0
    );
power_avg_inferred_i_1750: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => power_avg_inferred_i_1729_n_6,
      I1 => sum(0),
      I2 => sum(1),
      I3 => power_avg_inferred_i_1729_n_5,
      O => power_avg_inferred_i_1750_n_0
    );
power_avg_inferred_i_1751: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1879_n_0,
      CO(3) => power_avg_inferred_i_1751_n_0,
      CO(2) => power_avg_inferred_i_1751_n_1,
      CO(1) => power_avg_inferred_i_1751_n_2,
      CO(0) => power_avg_inferred_i_1751_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1069_n_0,
      DI(2) => power_avg_inferred_i_1070_n_0,
      DI(1) => power_avg_inferred_i_1071_n_0,
      DI(0) => power_avg_inferred_i_1072_n_0,
      O(3) => power_avg_inferred_i_1751_n_4,
      O(2) => power_avg_inferred_i_1751_n_5,
      O(1) => power_avg_inferred_i_1751_n_6,
      O(0) => power_avg_inferred_i_1751_n_7,
      S(3) => power_avg_inferred_i_1887_n_0,
      S(2) => power_avg_inferred_i_1888_n_0,
      S(1) => power_avg_inferred_i_1889_n_0,
      S(0) => power_avg_inferred_i_1890_n_0
    );
power_avg_inferred_i_1752: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1880_n_0,
      CO(3) => power_avg_inferred_i_1752_n_0,
      CO(2) => power_avg_inferred_i_1752_n_1,
      CO(1) => power_avg_inferred_i_1752_n_2,
      CO(0) => power_avg_inferred_i_1752_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_918_n_0,
      DI(2) => power_avg_inferred_i_919_n_0,
      DI(1) => power_avg_inferred_i_920_n_0,
      DI(0) => power_avg_inferred_i_921_n_0,
      O(3) => power_avg_inferred_i_1752_n_4,
      O(2) => power_avg_inferred_i_1752_n_5,
      O(1) => power_avg_inferred_i_1752_n_6,
      O(0) => power_avg_inferred_i_1752_n_7,
      S(3) => power_avg_inferred_i_1891_n_0,
      S(2) => power_avg_inferred_i_1892_n_0,
      S(1) => power_avg_inferred_i_1893_n_0,
      S(0) => power_avg_inferred_i_1894_n_0
    );
power_avg_inferred_i_1753: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1881_n_0,
      CO(3) => power_avg_inferred_i_1753_n_0,
      CO(2) => power_avg_inferred_i_1753_n_1,
      CO(1) => power_avg_inferred_i_1753_n_2,
      CO(0) => power_avg_inferred_i_1753_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_926_n_0,
      DI(2) => power_avg_inferred_i_927_n_0,
      DI(1) => power_avg_inferred_i_928_n_0,
      DI(0) => power_avg_inferred_i_929_n_0,
      O(3) => power_avg_inferred_i_1753_n_4,
      O(2) => power_avg_inferred_i_1753_n_5,
      O(1) => power_avg_inferred_i_1753_n_6,
      O(0) => power_avg_inferred_i_1753_n_7,
      S(3) => power_avg_inferred_i_1895_n_0,
      S(2) => power_avg_inferred_i_1896_n_0,
      S(1) => power_avg_inferred_i_1897_n_0,
      S(0) => power_avg_inferred_i_1898_n_0
    );
power_avg_inferred_i_1754: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(45),
      I1 => sum(40),
      I2 => sum(42),
      I3 => sum(41),
      I4 => sum(43),
      I5 => sum(46),
      O => power_avg_inferred_i_1754_n_0
    );
power_avg_inferred_i_1755: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(44),
      I1 => sum(39),
      I2 => sum(41),
      I3 => sum(40),
      I4 => sum(42),
      I5 => sum(45),
      O => power_avg_inferred_i_1755_n_0
    );
power_avg_inferred_i_1756: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(43),
      I1 => sum(38),
      I2 => sum(40),
      I3 => sum(39),
      I4 => sum(41),
      I5 => sum(44),
      O => power_avg_inferred_i_1756_n_0
    );
power_avg_inferred_i_1757: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(42),
      I1 => sum(37),
      I2 => sum(39),
      I3 => sum(38),
      I4 => sum(40),
      I5 => sum(43),
      O => power_avg_inferred_i_1757_n_0
    );
power_avg_inferred_i_1758: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1886_n_0,
      CO(3) => power_avg_inferred_i_1758_n_0,
      CO(2) => power_avg_inferred_i_1758_n_1,
      CO(1) => power_avg_inferred_i_1758_n_2,
      CO(0) => power_avg_inferred_i_1758_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_683_n_0,
      DI(2) => power_avg_inferred_i_684_n_0,
      DI(1) => power_avg_inferred_i_685_n_0,
      DI(0) => power_avg_inferred_i_686_n_0,
      O(3) => power_avg_inferred_i_1758_n_4,
      O(2) => power_avg_inferred_i_1758_n_5,
      O(1) => power_avg_inferred_i_1758_n_6,
      O(0) => power_avg_inferred_i_1758_n_7,
      S(3) => power_avg_inferred_i_1899_n_0,
      S(2) => power_avg_inferred_i_1900_n_0,
      S(1) => power_avg_inferred_i_1901_n_0,
      S(0) => power_avg_inferred_i_1902_n_0
    );
power_avg_inferred_i_1759: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => power_avg_inferred_i_1759_n_0,
      CO(2) => power_avg_inferred_i_1759_n_1,
      CO(1) => power_avg_inferred_i_1759_n_2,
      CO(0) => power_avg_inferred_i_1759_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1427_n_0,
      DI(2) => power_avg_inferred_i_1903_n_0,
      DI(1) => power_avg_inferred_i_1904_n_0,
      DI(0) => '0',
      O(3) => power_avg_inferred_i_1759_n_4,
      O(2) => power_avg_inferred_i_1759_n_5,
      O(1) => power_avg_inferred_i_1759_n_6,
      O(0) => NLW_power_avg_inferred_i_1759_O_UNCONNECTED(0),
      S(3) => power_avg_inferred_i_1905_n_0,
      S(2) => power_avg_inferred_i_1906_n_0,
      S(1) => power_avg_inferred_i_1907_n_0,
      S(0) => power_avg_inferred_i_1908_n_0
    );
power_avg_inferred_i_176: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_179_n_0,
      CO(3) => power_avg_inferred_i_176_n_0,
      CO(2) => power_avg_inferred_i_176_n_1,
      CO(1) => power_avg_inferred_i_176_n_2,
      CO(0) => power_avg_inferred_i_176_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_387_n_0,
      DI(2) => power_avg_inferred_i_388_n_0,
      DI(1) => power_avg_inferred_i_389_n_0,
      DI(0) => power_avg_inferred_i_390_n_0,
      O(3) => power_avg_inferred_i_176_n_4,
      O(2) => power_avg_inferred_i_176_n_5,
      O(1) => power_avg_inferred_i_176_n_6,
      O(0) => power_avg_inferred_i_176_n_7,
      S(3) => power_avg_inferred_i_391_n_0,
      S(2) => power_avg_inferred_i_392_n_0,
      S(1) => power_avg_inferred_i_393_n_0,
      S(0) => power_avg_inferred_i_394_n_0
    );
power_avg_inferred_i_1760: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1729_n_0,
      CO(3) => power_avg_inferred_i_1760_n_0,
      CO(2) => power_avg_inferred_i_1760_n_1,
      CO(1) => power_avg_inferred_i_1760_n_2,
      CO(0) => power_avg_inferred_i_1760_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1109_n_0,
      DI(2) => power_avg_inferred_i_1110_n_0,
      DI(1) => power_avg_inferred_i_1111_n_0,
      DI(0) => power_avg_inferred_i_1112_n_0,
      O(3) => power_avg_inferred_i_1760_n_4,
      O(2) => power_avg_inferred_i_1760_n_5,
      O(1) => power_avg_inferred_i_1760_n_6,
      O(0) => power_avg_inferred_i_1760_n_7,
      S(3) => power_avg_inferred_i_1909_n_0,
      S(2) => power_avg_inferred_i_1910_n_0,
      S(1) => power_avg_inferred_i_1911_n_0,
      S(0) => power_avg_inferred_i_1912_n_0
    );
power_avg_inferred_i_1761: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(25),
      I1 => sum(20),
      I2 => sum(22),
      I3 => sum(21),
      I4 => sum(23),
      I5 => sum(26),
      O => power_avg_inferred_i_1761_n_0
    );
power_avg_inferred_i_1762: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(24),
      I1 => sum(19),
      I2 => sum(21),
      I3 => sum(20),
      I4 => sum(22),
      I5 => sum(25),
      O => power_avg_inferred_i_1762_n_0
    );
power_avg_inferred_i_1763: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(23),
      I1 => sum(18),
      I2 => sum(20),
      I3 => sum(19),
      I4 => sum(21),
      I5 => sum(24),
      O => power_avg_inferred_i_1763_n_0
    );
power_avg_inferred_i_1764: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(22),
      I1 => sum(17),
      I2 => sum(19),
      I3 => sum(18),
      I4 => sum(20),
      I5 => sum(23),
      O => power_avg_inferred_i_1764_n_0
    );
power_avg_inferred_i_1765: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(28),
      I1 => sum(26),
      I2 => sum(30),
      I3 => sum(31),
      I4 => sum(27),
      I5 => sum(29),
      O => power_avg_inferred_i_1765_n_0
    );
power_avg_inferred_i_1766: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(27),
      I1 => sum(25),
      I2 => sum(29),
      I3 => sum(30),
      I4 => sum(26),
      I5 => sum(28),
      O => power_avg_inferred_i_1766_n_0
    );
power_avg_inferred_i_1767: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(26),
      I1 => sum(24),
      I2 => sum(28),
      I3 => sum(29),
      I4 => sum(25),
      I5 => sum(27),
      O => power_avg_inferred_i_1767_n_0
    );
power_avg_inferred_i_1768: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(25),
      I1 => sum(23),
      I2 => sum(27),
      I3 => sum(28),
      I4 => sum(24),
      I5 => sum(26),
      O => power_avg_inferred_i_1768_n_0
    );
power_avg_inferred_i_1769: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(37),
      I1 => sum(32),
      I2 => sum(34),
      I3 => sum(33),
      I4 => sum(35),
      I5 => sum(38),
      O => power_avg_inferred_i_1769_n_0
    );
power_avg_inferred_i_177: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_180_n_0,
      CO(3) => power_avg_inferred_i_177_n_0,
      CO(2) => power_avg_inferred_i_177_n_1,
      CO(1) => power_avg_inferred_i_177_n_2,
      CO(0) => power_avg_inferred_i_177_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_395_n_0,
      DI(2) => power_avg_inferred_i_396_n_0,
      DI(1) => power_avg_inferred_i_397_n_0,
      DI(0) => power_avg_inferred_i_398_n_0,
      O(3) => power_avg_inferred_i_177_n_4,
      O(2) => power_avg_inferred_i_177_n_5,
      O(1) => power_avg_inferred_i_177_n_6,
      O(0) => power_avg_inferred_i_177_n_7,
      S(3) => power_avg_inferred_i_399_n_0,
      S(2) => power_avg_inferred_i_400_n_0,
      S(1) => power_avg_inferred_i_401_n_0,
      S(0) => power_avg_inferred_i_402_n_0
    );
power_avg_inferred_i_1770: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(36),
      I1 => sum(31),
      I2 => sum(33),
      I3 => sum(32),
      I4 => sum(34),
      I5 => sum(37),
      O => power_avg_inferred_i_1770_n_0
    );
power_avg_inferred_i_1771: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(35),
      I1 => sum(30),
      I2 => sum(32),
      I3 => sum(31),
      I4 => sum(33),
      I5 => sum(36),
      O => power_avg_inferred_i_1771_n_0
    );
power_avg_inferred_i_1772: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(34),
      I1 => sum(29),
      I2 => sum(31),
      I3 => sum(30),
      I4 => sum(32),
      I5 => sum(35),
      O => power_avg_inferred_i_1772_n_0
    );
power_avg_inferred_i_1773: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(40),
      I1 => sum(38),
      I2 => sum(42),
      I3 => sum(43),
      I4 => sum(39),
      I5 => sum(41),
      O => power_avg_inferred_i_1773_n_0
    );
power_avg_inferred_i_1774: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(39),
      I1 => sum(37),
      I2 => sum(41),
      I3 => sum(42),
      I4 => sum(38),
      I5 => sum(40),
      O => power_avg_inferred_i_1774_n_0
    );
power_avg_inferred_i_1775: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(38),
      I1 => sum(36),
      I2 => sum(40),
      I3 => sum(41),
      I4 => sum(37),
      I5 => sum(39),
      O => power_avg_inferred_i_1775_n_0
    );
power_avg_inferred_i_1776: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(37),
      I1 => sum(35),
      I2 => sum(39),
      I3 => sum(40),
      I4 => sum(36),
      I5 => sum(38),
      O => power_avg_inferred_i_1776_n_0
    );
power_avg_inferred_i_1777: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum(1),
      I1 => sum(3),
      O => power_avg_inferred_i_1777_n_0
    );
power_avg_inferred_i_1778: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum(0),
      I1 => sum(2),
      O => power_avg_inferred_i_1778_n_0
    );
power_avg_inferred_i_1779: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sum(1),
      O => power_avg_inferred_i_1779_n_0
    );
power_avg_inferred_i_178: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_181_n_0,
      CO(3) => power_avg_inferred_i_178_n_0,
      CO(2) => power_avg_inferred_i_178_n_1,
      CO(1) => power_avg_inferred_i_178_n_2,
      CO(0) => power_avg_inferred_i_178_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_403_n_0,
      DI(2) => power_avg_inferred_i_404_n_0,
      DI(1) => power_avg_inferred_i_405_n_0,
      DI(0) => power_avg_inferred_i_406_n_0,
      O(3) => power_avg_inferred_i_178_n_4,
      O(2) => power_avg_inferred_i_178_n_5,
      O(1) => power_avg_inferred_i_178_n_6,
      O(0) => power_avg_inferred_i_178_n_7,
      S(3) => power_avg_inferred_i_407_n_0,
      S(2) => power_avg_inferred_i_408_n_0,
      S(1) => power_avg_inferred_i_409_n_0,
      S(0) => power_avg_inferred_i_410_n_0
    );
power_avg_inferred_i_1780: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(9),
      I1 => sum(4),
      I2 => sum(6),
      I3 => sum(5),
      I4 => sum(7),
      I5 => sum(10),
      O => power_avg_inferred_i_1780_n_0
    );
power_avg_inferred_i_1781: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(8),
      I1 => sum(3),
      I2 => sum(5),
      I3 => sum(4),
      I4 => sum(6),
      I5 => sum(9),
      O => power_avg_inferred_i_1781_n_0
    );
power_avg_inferred_i_1782: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(7),
      I1 => sum(2),
      I2 => sum(4),
      I3 => sum(3),
      I4 => sum(5),
      I5 => sum(8),
      O => power_avg_inferred_i_1782_n_0
    );
power_avg_inferred_i_1783: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(6),
      I1 => sum(1),
      I2 => sum(3),
      I3 => sum(2),
      I4 => sum(4),
      I5 => sum(7),
      O => power_avg_inferred_i_1783_n_0
    );
power_avg_inferred_i_1784: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(12),
      I1 => sum(10),
      I2 => sum(14),
      I3 => sum(15),
      I4 => sum(11),
      I5 => sum(13),
      O => power_avg_inferred_i_1784_n_0
    );
power_avg_inferred_i_1785: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(11),
      I1 => sum(9),
      I2 => sum(13),
      I3 => sum(14),
      I4 => sum(10),
      I5 => sum(12),
      O => power_avg_inferred_i_1785_n_0
    );
power_avg_inferred_i_1786: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(10),
      I1 => sum(8),
      I2 => sum(12),
      I3 => sum(13),
      I4 => sum(9),
      I5 => sum(11),
      O => power_avg_inferred_i_1786_n_0
    );
power_avg_inferred_i_1787: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(9),
      I1 => sum(7),
      I2 => sum(11),
      I3 => sum(12),
      I4 => sum(8),
      I5 => sum(10),
      O => power_avg_inferred_i_1787_n_0
    );
power_avg_inferred_i_1788: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(44),
      I1 => sum(42),
      I2 => sum(46),
      I3 => sum(47),
      I4 => sum(43),
      I5 => sum(45),
      O => power_avg_inferred_i_1788_n_0
    );
power_avg_inferred_i_1789: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(43),
      I1 => sum(41),
      I2 => sum(45),
      I3 => sum(46),
      I4 => sum(42),
      I5 => sum(44),
      O => power_avg_inferred_i_1789_n_0
    );
power_avg_inferred_i_179: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_191_n_0,
      CO(3) => power_avg_inferred_i_179_n_0,
      CO(2) => power_avg_inferred_i_179_n_1,
      CO(1) => power_avg_inferred_i_179_n_2,
      CO(0) => power_avg_inferred_i_179_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_411_n_0,
      DI(2) => power_avg_inferred_i_412_n_0,
      DI(1) => power_avg_inferred_i_413_n_0,
      DI(0) => power_avg_inferred_i_414_n_0,
      O(3) => power_avg_inferred_i_179_n_4,
      O(2) => power_avg_inferred_i_179_n_5,
      O(1) => power_avg_inferred_i_179_n_6,
      O(0) => power_avg_inferred_i_179_n_7,
      S(3) => power_avg_inferred_i_415_n_0,
      S(2) => power_avg_inferred_i_416_n_0,
      S(1) => power_avg_inferred_i_417_n_0,
      S(0) => power_avg_inferred_i_418_n_0
    );
power_avg_inferred_i_1790: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(42),
      I1 => sum(40),
      I2 => sum(44),
      I3 => sum(45),
      I4 => sum(41),
      I5 => sum(43),
      O => power_avg_inferred_i_1790_n_0
    );
power_avg_inferred_i_1791: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(41),
      I1 => sum(39),
      I2 => sum(43),
      I3 => sum(44),
      I4 => sum(40),
      I5 => sum(42),
      O => power_avg_inferred_i_1791_n_0
    );
power_avg_inferred_i_1792: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1913_n_0,
      CO(3) => power_avg_inferred_i_1792_n_0,
      CO(2) => power_avg_inferred_i_1792_n_1,
      CO(1) => power_avg_inferred_i_1792_n_2,
      CO(0) => power_avg_inferred_i_1792_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1914_n_0,
      DI(2) => power_avg_inferred_i_1915_n_0,
      DI(1) => power_avg_inferred_i_1916_n_0,
      DI(0) => power_avg_inferred_i_1917_n_0,
      O(3 downto 0) => NLW_power_avg_inferred_i_1792_O_UNCONNECTED(3 downto 0),
      S(3) => power_avg_inferred_i_1918_n_0,
      S(2) => power_avg_inferred_i_1919_n_0,
      S(1) => power_avg_inferred_i_1920_n_0,
      S(0) => power_avg_inferred_i_1921_n_0
    );
power_avg_inferred_i_1793: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_1658_n_5,
      I1 => sum(32),
      O => power_avg_inferred_i_1793_n_0
    );
power_avg_inferred_i_1794: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_1658_n_6,
      I1 => sum(31),
      O => power_avg_inferred_i_1794_n_0
    );
power_avg_inferred_i_1795: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_1658_n_7,
      I1 => sum(30),
      O => power_avg_inferred_i_1795_n_0
    );
power_avg_inferred_i_1796: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_1801_n_4,
      I1 => sum(29),
      O => power_avg_inferred_i_1796_n_0
    );
power_avg_inferred_i_1797: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(32),
      I1 => power_avg_inferred_i_1658_n_5,
      I2 => power_avg_inferred_i_1658_n_4,
      I3 => sum(33),
      O => power_avg_inferred_i_1797_n_0
    );
power_avg_inferred_i_1798: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(31),
      I1 => power_avg_inferred_i_1658_n_6,
      I2 => power_avg_inferred_i_1658_n_5,
      I3 => sum(32),
      O => power_avg_inferred_i_1798_n_0
    );
power_avg_inferred_i_1799: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(30),
      I1 => power_avg_inferred_i_1658_n_7,
      I2 => power_avg_inferred_i_1658_n_6,
      I3 => sum(31),
      O => power_avg_inferred_i_1799_n_0
    );
power_avg_inferred_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => power_avg_inferred_i_43_n_6,
      I1 => power_avg_inferred_i_34_n_2,
      I2 => sum(63),
      I3 => power_avg_inferred_i_35_n_6,
      I4 => power_avg_inferred_i_44_n_5,
      O => power_avg(14)
    );
power_avg_inferred_i_180: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_192_n_0,
      CO(3) => power_avg_inferred_i_180_n_0,
      CO(2) => power_avg_inferred_i_180_n_1,
      CO(1) => power_avg_inferred_i_180_n_2,
      CO(0) => power_avg_inferred_i_180_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_419_n_0,
      DI(2) => power_avg_inferred_i_420_n_0,
      DI(1) => power_avg_inferred_i_421_n_0,
      DI(0) => power_avg_inferred_i_422_n_0,
      O(3) => power_avg_inferred_i_180_n_4,
      O(2) => power_avg_inferred_i_180_n_5,
      O(1) => power_avg_inferred_i_180_n_6,
      O(0) => power_avg_inferred_i_180_n_7,
      S(3) => power_avg_inferred_i_423_n_0,
      S(2) => power_avg_inferred_i_424_n_0,
      S(1) => power_avg_inferred_i_425_n_0,
      S(0) => power_avg_inferred_i_426_n_0
    );
power_avg_inferred_i_1800: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(29),
      I1 => power_avg_inferred_i_1801_n_4,
      I2 => power_avg_inferred_i_1658_n_7,
      I3 => sum(30),
      O => power_avg_inferred_i_1800_n_0
    );
power_avg_inferred_i_1801: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1922_n_0,
      CO(3) => power_avg_inferred_i_1801_n_0,
      CO(2) => power_avg_inferred_i_1801_n_1,
      CO(1) => power_avg_inferred_i_1801_n_2,
      CO(0) => power_avg_inferred_i_1801_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_37_n_4,
      DI(2) => power_avg_inferred_i_37_n_5,
      DI(1) => power_avg_inferred_i_37_n_6,
      DI(0) => power_avg_inferred_i_37_n_7,
      O(3) => power_avg_inferred_i_1801_n_4,
      O(2) => power_avg_inferred_i_1801_n_5,
      O(1) => power_avg_inferred_i_1801_n_6,
      O(0) => power_avg_inferred_i_1801_n_7,
      S(3) => power_avg_inferred_i_1923_n_0,
      S(2) => power_avg_inferred_i_1924_n_0,
      S(1) => power_avg_inferred_i_1925_n_0,
      S(0) => power_avg_inferred_i_1926_n_0
    );
power_avg_inferred_i_1802: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_33_n_4,
      I1 => power_avg_inferred_i_33_n_6,
      O => power_avg_inferred_i_1802_n_0
    );
power_avg_inferred_i_1803: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_33_n_5,
      I1 => power_avg_inferred_i_33_n_7,
      O => power_avg_inferred_i_1803_n_0
    );
power_avg_inferred_i_1804: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_33_n_6,
      I1 => power_avg_inferred_i_37_n_4,
      O => power_avg_inferred_i_1804_n_0
    );
power_avg_inferred_i_1805: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_33_n_7,
      I1 => power_avg_inferred_i_37_n_5,
      O => power_avg_inferred_i_1805_n_0
    );
power_avg_inferred_i_1806: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_210_n_0,
      I1 => power_avg_inferred_i_484_n_2,
      I2 => power_avg_inferred_i_483_n_0,
      I3 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_1806_n_0
    );
power_avg_inferred_i_1807: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_210_n_0,
      I1 => power_avg_inferred_i_484_n_2,
      I2 => power_avg_inferred_i_483_n_0,
      I3 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_1807_n_0
    );
power_avg_inferred_i_1808: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_210_n_0,
      I1 => power_avg_inferred_i_484_n_2,
      I2 => power_avg_inferred_i_483_n_0,
      I3 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_1808_n_0
    );
power_avg_inferred_i_1809: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_210_n_0,
      I1 => power_avg_inferred_i_484_n_2,
      I2 => power_avg_inferred_i_483_n_0,
      I3 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_1809_n_0
    );
power_avg_inferred_i_181: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_193_n_0,
      CO(3) => power_avg_inferred_i_181_n_0,
      CO(2) => power_avg_inferred_i_181_n_1,
      CO(1) => power_avg_inferred_i_181_n_2,
      CO(0) => power_avg_inferred_i_181_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_427_n_0,
      DI(2) => power_avg_inferred_i_428_n_0,
      DI(1) => power_avg_inferred_i_429_n_0,
      DI(0) => power_avg_inferred_i_430_n_0,
      O(3) => power_avg_inferred_i_181_n_4,
      O(2) => power_avg_inferred_i_181_n_5,
      O(1) => power_avg_inferred_i_181_n_6,
      O(0) => power_avg_inferred_i_181_n_7,
      S(3) => power_avg_inferred_i_431_n_0,
      S(2) => power_avg_inferred_i_432_n_0,
      S(1) => power_avg_inferred_i_433_n_0,
      S(0) => power_avg_inferred_i_434_n_0
    );
power_avg_inferred_i_1810: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1826_n_7,
      I1 => power_avg_inferred_i_1827_n_7,
      I2 => power_avg_inferred_i_1828_n_7,
      O => power_avg_inferred_i_1810_n_0
    );
power_avg_inferred_i_1811: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_471_n_4,
      I1 => power_avg_inferred_i_472_n_4,
      I2 => power_avg_inferred_i_473_n_4,
      O => power_avg_inferred_i_1811_n_0
    );
power_avg_inferred_i_1812: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_471_n_5,
      I1 => power_avg_inferred_i_472_n_5,
      I2 => power_avg_inferred_i_473_n_5,
      O => power_avg_inferred_i_1812_n_0
    );
power_avg_inferred_i_1813: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_471_n_6,
      I1 => power_avg_inferred_i_472_n_6,
      I2 => power_avg_inferred_i_473_n_6,
      O => power_avg_inferred_i_1813_n_0
    );
power_avg_inferred_i_1814: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1826_n_6,
      I1 => power_avg_inferred_i_1827_n_6,
      I2 => power_avg_inferred_i_1828_n_6,
      I3 => power_avg_inferred_i_1810_n_0,
      O => power_avg_inferred_i_1814_n_0
    );
power_avg_inferred_i_1815: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1826_n_7,
      I1 => power_avg_inferred_i_1827_n_7,
      I2 => power_avg_inferred_i_1828_n_7,
      I3 => power_avg_inferred_i_1811_n_0,
      O => power_avg_inferred_i_1815_n_0
    );
power_avg_inferred_i_1816: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_471_n_4,
      I1 => power_avg_inferred_i_472_n_4,
      I2 => power_avg_inferred_i_473_n_4,
      I3 => power_avg_inferred_i_1812_n_0,
      O => power_avg_inferred_i_1816_n_0
    );
power_avg_inferred_i_1817: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_471_n_5,
      I1 => power_avg_inferred_i_472_n_5,
      I2 => power_avg_inferred_i_473_n_5,
      I3 => power_avg_inferred_i_1813_n_0,
      O => power_avg_inferred_i_1817_n_0
    );
power_avg_inferred_i_1818: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1713_n_7,
      I1 => power_avg_inferred_i_1343_n_7,
      I2 => power_avg_inferred_i_852_n_7,
      O => power_avg_inferred_i_1818_n_0
    );
power_avg_inferred_i_1819: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_477_n_4,
      I1 => power_avg_inferred_i_478_n_4,
      I2 => power_avg_inferred_i_479_n_4,
      O => power_avg_inferred_i_1819_n_0
    );
power_avg_inferred_i_182: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_435_n_0,
      CO(3) => power_avg_inferred_i_182_n_0,
      CO(2) => power_avg_inferred_i_182_n_1,
      CO(1) => power_avg_inferred_i_182_n_2,
      CO(0) => power_avg_inferred_i_182_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_436_n_0,
      DI(2) => power_avg_inferred_i_437_n_0,
      DI(1) => power_avg_inferred_i_438_n_0,
      DI(0) => power_avg_inferred_i_439_n_0,
      O(3 downto 0) => NLW_power_avg_inferred_i_182_O_UNCONNECTED(3 downto 0),
      S(3) => power_avg_inferred_i_440_n_0,
      S(2) => power_avg_inferred_i_441_n_0,
      S(1) => power_avg_inferred_i_442_n_0,
      S(0) => power_avg_inferred_i_443_n_0
    );
power_avg_inferred_i_1820: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_477_n_5,
      I1 => power_avg_inferred_i_478_n_5,
      I2 => power_avg_inferred_i_479_n_5,
      O => power_avg_inferred_i_1820_n_0
    );
power_avg_inferred_i_1821: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_477_n_6,
      I1 => power_avg_inferred_i_478_n_6,
      I2 => power_avg_inferred_i_479_n_6,
      O => power_avg_inferred_i_1821_n_0
    );
power_avg_inferred_i_1822: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_1713_n_6,
      I1 => power_avg_inferred_i_1343_n_6,
      I2 => power_avg_inferred_i_852_n_2,
      I3 => power_avg_inferred_i_1818_n_0,
      O => power_avg_inferred_i_1822_n_0
    );
power_avg_inferred_i_1823: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1713_n_7,
      I1 => power_avg_inferred_i_1343_n_7,
      I2 => power_avg_inferred_i_852_n_7,
      I3 => power_avg_inferred_i_1819_n_0,
      O => power_avg_inferred_i_1823_n_0
    );
power_avg_inferred_i_1824: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_477_n_4,
      I1 => power_avg_inferred_i_478_n_4,
      I2 => power_avg_inferred_i_479_n_4,
      I3 => power_avg_inferred_i_1820_n_0,
      O => power_avg_inferred_i_1824_n_0
    );
power_avg_inferred_i_1825: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_477_n_5,
      I1 => power_avg_inferred_i_478_n_5,
      I2 => power_avg_inferred_i_479_n_5,
      I3 => power_avg_inferred_i_1821_n_0,
      O => power_avg_inferred_i_1825_n_0
    );
power_avg_inferred_i_1826: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_471_n_0,
      CO(3) => power_avg_inferred_i_1826_n_0,
      CO(2) => power_avg_inferred_i_1826_n_1,
      CO(1) => power_avg_inferred_i_1826_n_2,
      CO(0) => power_avg_inferred_i_1826_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1927_n_0,
      DI(2) => power_avg_inferred_i_1928_n_0,
      DI(1) => power_avg_inferred_i_1929_n_0,
      DI(0) => power_avg_inferred_i_1930_n_0,
      O(3) => power_avg_inferred_i_1826_n_4,
      O(2) => power_avg_inferred_i_1826_n_5,
      O(1) => power_avg_inferred_i_1826_n_6,
      O(0) => power_avg_inferred_i_1826_n_7,
      S(3) => power_avg_inferred_i_1931_n_0,
      S(2) => power_avg_inferred_i_1932_n_0,
      S(1) => power_avg_inferred_i_1933_n_0,
      S(0) => power_avg_inferred_i_1934_n_0
    );
power_avg_inferred_i_1827: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_472_n_0,
      CO(3) => power_avg_inferred_i_1827_n_0,
      CO(2) => power_avg_inferred_i_1827_n_1,
      CO(1) => power_avg_inferred_i_1827_n_2,
      CO(0) => power_avg_inferred_i_1827_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_779_n_0,
      DI(2) => power_avg_inferred_i_780_n_0,
      DI(1) => power_avg_inferred_i_781_n_0,
      DI(0) => power_avg_inferred_i_782_n_0,
      O(3) => power_avg_inferred_i_1827_n_4,
      O(2) => power_avg_inferred_i_1827_n_5,
      O(1) => power_avg_inferred_i_1827_n_6,
      O(0) => power_avg_inferred_i_1827_n_7,
      S(3) => power_avg_inferred_i_1935_n_0,
      S(2) => power_avg_inferred_i_1936_n_0,
      S(1) => power_avg_inferred_i_1937_n_0,
      S(0) => power_avg_inferred_i_1938_n_0
    );
power_avg_inferred_i_1828: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_473_n_0,
      CO(3) => power_avg_inferred_i_1828_n_0,
      CO(2) => power_avg_inferred_i_1828_n_1,
      CO(1) => power_avg_inferred_i_1828_n_2,
      CO(0) => power_avg_inferred_i_1828_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_787_n_0,
      DI(2) => power_avg_inferred_i_788_n_0,
      DI(1) => power_avg_inferred_i_789_n_0,
      DI(0) => power_avg_inferred_i_790_n_0,
      O(3) => power_avg_inferred_i_1828_n_4,
      O(2) => power_avg_inferred_i_1828_n_5,
      O(1) => power_avg_inferred_i_1828_n_6,
      O(0) => power_avg_inferred_i_1828_n_7,
      S(3) => power_avg_inferred_i_1939_n_0,
      S(2) => power_avg_inferred_i_1940_n_0,
      S(1) => power_avg_inferred_i_1941_n_0,
      S(0) => power_avg_inferred_i_1942_n_0
    );
power_avg_inferred_i_1829: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(45),
      O => power_avg_inferred_i_1829_n_0
    );
power_avg_inferred_i_183: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_192_n_5,
      I1 => power_avg_inferred_i_193_n_5,
      I2 => power_avg_inferred_i_444_n_4,
      O => power_avg_inferred_i_183_n_0
    );
power_avg_inferred_i_1830: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(44),
      O => power_avg_inferred_i_1830_n_0
    );
power_avg_inferred_i_1831: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(43),
      O => power_avg_inferred_i_1831_n_0
    );
power_avg_inferred_i_1832: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(42),
      O => power_avg_inferred_i_1832_n_0
    );
power_avg_inferred_i_1833: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(46),
      I3 => power_avg_inferred_i_1829_n_0,
      O => power_avg_inferred_i_1833_n_0
    );
power_avg_inferred_i_1834: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(45),
      I3 => power_avg_inferred_i_1830_n_0,
      O => power_avg_inferred_i_1834_n_0
    );
power_avg_inferred_i_1835: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(44),
      I3 => power_avg_inferred_i_1831_n_0,
      O => power_avg_inferred_i_1835_n_0
    );
power_avg_inferred_i_1836: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(43),
      I3 => power_avg_inferred_i_1832_n_0,
      O => power_avg_inferred_i_1836_n_0
    );
power_avg_inferred_i_1837: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(48),
      I1 => sum(46),
      I2 => sum(50),
      I3 => sum(51),
      I4 => sum(47),
      I5 => sum(49),
      O => power_avg_inferred_i_1837_n_0
    );
power_avg_inferred_i_1838: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(47),
      I1 => sum(45),
      I2 => sum(49),
      I3 => sum(50),
      I4 => sum(46),
      I5 => sum(48),
      O => power_avg_inferred_i_1838_n_0
    );
power_avg_inferred_i_1839: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(46),
      I1 => sum(44),
      I2 => sum(48),
      I3 => sum(49),
      I4 => sum(45),
      I5 => sum(47),
      O => power_avg_inferred_i_1839_n_0
    );
power_avg_inferred_i_184: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_192_n_6,
      I1 => power_avg_inferred_i_193_n_6,
      I2 => power_avg_inferred_i_444_n_5,
      O => power_avg_inferred_i_184_n_0
    );
power_avg_inferred_i_1840: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(45),
      I1 => sum(43),
      I2 => sum(47),
      I3 => sum(48),
      I4 => sum(44),
      I5 => sum(46),
      O => power_avg_inferred_i_1840_n_0
    );
power_avg_inferred_i_1841: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(57),
      I1 => sum(52),
      I2 => sum(54),
      I3 => sum(53),
      I4 => sum(55),
      I5 => sum(58),
      O => power_avg_inferred_i_1841_n_0
    );
power_avg_inferred_i_1842: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(56),
      I1 => sum(51),
      I2 => sum(53),
      I3 => sum(52),
      I4 => sum(54),
      I5 => sum(57),
      O => power_avg_inferred_i_1842_n_0
    );
power_avg_inferred_i_1843: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(55),
      I1 => sum(50),
      I2 => sum(52),
      I3 => sum(51),
      I4 => sum(53),
      I5 => sum(56),
      O => power_avg_inferred_i_1843_n_0
    );
power_avg_inferred_i_1844: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(54),
      I1 => sum(49),
      I2 => sum(51),
      I3 => sum(50),
      I4 => sum(52),
      I5 => sum(55),
      O => power_avg_inferred_i_1844_n_0
    );
power_avg_inferred_i_1845: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(56),
      I1 => sum(54),
      I2 => sum(58),
      I3 => sum(59),
      I4 => sum(55),
      I5 => sum(57),
      O => power_avg_inferred_i_1845_n_0
    );
power_avg_inferred_i_1846: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(55),
      I1 => sum(53),
      I2 => sum(57),
      I3 => sum(58),
      I4 => sum(54),
      I5 => sum(56),
      O => power_avg_inferred_i_1846_n_0
    );
power_avg_inferred_i_1847: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(54),
      I1 => sum(52),
      I2 => sum(56),
      I3 => sum(57),
      I4 => sum(53),
      I5 => sum(55),
      O => power_avg_inferred_i_1847_n_0
    );
power_avg_inferred_i_1848: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(53),
      I1 => sum(51),
      I2 => sum(55),
      I3 => sum(56),
      I4 => sum(52),
      I5 => sum(54),
      O => power_avg_inferred_i_1848_n_0
    );
power_avg_inferred_i_1849: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1943_n_0,
      CO(3) => power_avg_inferred_i_1849_n_0,
      CO(2) => power_avg_inferred_i_1849_n_1,
      CO(1) => power_avg_inferred_i_1849_n_2,
      CO(0) => power_avg_inferred_i_1849_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1944_n_0,
      DI(2) => power_avg_inferred_i_1945_n_0,
      DI(1) => power_avg_inferred_i_1946_n_0,
      DI(0) => power_avg_inferred_i_1947_n_0,
      O(3 downto 0) => NLW_power_avg_inferred_i_1849_O_UNCONNECTED(3 downto 0),
      S(3) => power_avg_inferred_i_1948_n_0,
      S(2) => power_avg_inferred_i_1949_n_0,
      S(1) => power_avg_inferred_i_1950_n_0,
      S(0) => power_avg_inferred_i_1951_n_0
    );
power_avg_inferred_i_185: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_192_n_7,
      I1 => power_avg_inferred_i_193_n_7,
      I2 => power_avg_inferred_i_444_n_6,
      O => power_avg_inferred_i_185_n_0
    );
power_avg_inferred_i_1850: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1859_n_7,
      I1 => sum(0),
      I2 => power_avg_inferred_i_1952_n_4,
      O => power_avg_inferred_i_1850_n_0
    );
power_avg_inferred_i_1851: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => power_avg_inferred_i_1953_n_4,
      I1 => power_avg_inferred_i_1952_n_5,
      O => power_avg_inferred_i_1851_n_0
    );
power_avg_inferred_i_1852: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => power_avg_inferred_i_1952_n_6,
      I1 => power_avg_inferred_i_1953_n_5,
      O => power_avg_inferred_i_1852_n_0
    );
power_avg_inferred_i_1853: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => power_avg_inferred_i_1952_n_7,
      I1 => power_avg_inferred_i_1953_n_6,
      O => power_avg_inferred_i_1853_n_0
    );
power_avg_inferred_i_1854: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1859_n_6,
      I1 => power_avg_inferred_i_1860_n_6,
      I2 => power_avg_inferred_i_1858_n_7,
      I3 => power_avg_inferred_i_1850_n_0,
      O => power_avg_inferred_i_1854_n_0
    );
power_avg_inferred_i_1855: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1859_n_7,
      I1 => sum(0),
      I2 => power_avg_inferred_i_1952_n_4,
      I3 => power_avg_inferred_i_1851_n_0,
      O => power_avg_inferred_i_1855_n_0
    );
power_avg_inferred_i_1856: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => power_avg_inferred_i_1953_n_4,
      I1 => power_avg_inferred_i_1952_n_5,
      I2 => power_avg_inferred_i_1952_n_6,
      I3 => power_avg_inferred_i_1953_n_5,
      O => power_avg_inferred_i_1856_n_0
    );
power_avg_inferred_i_1857: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => power_avg_inferred_i_1952_n_7,
      I1 => power_avg_inferred_i_1953_n_6,
      I2 => power_avg_inferred_i_1953_n_5,
      I3 => power_avg_inferred_i_1952_n_6,
      O => power_avg_inferred_i_1857_n_0
    );
power_avg_inferred_i_1858: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1952_n_0,
      CO(3) => power_avg_inferred_i_1858_n_0,
      CO(2) => power_avg_inferred_i_1858_n_1,
      CO(1) => power_avg_inferred_i_1858_n_2,
      CO(0) => power_avg_inferred_i_1858_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1954_n_0,
      DI(2) => power_avg_inferred_i_1955_n_0,
      DI(1) => power_avg_inferred_i_1956_n_0,
      DI(0) => power_avg_inferred_i_1957_n_0,
      O(3) => power_avg_inferred_i_1858_n_4,
      O(2) => power_avg_inferred_i_1858_n_5,
      O(1) => power_avg_inferred_i_1858_n_6,
      O(0) => power_avg_inferred_i_1858_n_7,
      S(3) => power_avg_inferred_i_1958_n_0,
      S(2) => power_avg_inferred_i_1959_n_0,
      S(1) => power_avg_inferred_i_1960_n_0,
      S(0) => power_avg_inferred_i_1961_n_0
    );
power_avg_inferred_i_1859: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1953_n_0,
      CO(3) => power_avg_inferred_i_1859_n_0,
      CO(2) => power_avg_inferred_i_1859_n_1,
      CO(1) => power_avg_inferred_i_1859_n_2,
      CO(0) => power_avg_inferred_i_1859_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1962_n_4,
      DI(2) => power_avg_inferred_i_1962_n_5,
      DI(1) => power_avg_inferred_i_1962_n_6,
      DI(0) => power_avg_inferred_i_1962_n_7,
      O(3) => power_avg_inferred_i_1859_n_4,
      O(2) => power_avg_inferred_i_1859_n_5,
      O(1) => power_avg_inferred_i_1859_n_6,
      O(0) => power_avg_inferred_i_1859_n_7,
      S(3) => power_avg_inferred_i_1963_n_0,
      S(2) => power_avg_inferred_i_1964_n_0,
      S(1) => power_avg_inferred_i_1965_n_0,
      S(0) => power_avg_inferred_i_1966_n_0
    );
power_avg_inferred_i_186: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_445_n_4,
      I1 => power_avg_inferred_i_446_n_4,
      I2 => power_avg_inferred_i_444_n_7,
      O => power_avg_inferred_i_186_n_0
    );
power_avg_inferred_i_1860: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => power_avg_inferred_i_1860_n_0,
      CO(2) => power_avg_inferred_i_1860_n_1,
      CO(1) => power_avg_inferred_i_1860_n_2,
      CO(0) => power_avg_inferred_i_1860_n_3,
      CYINIT => '0',
      DI(3 downto 2) => sum(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3) => power_avg_inferred_i_1860_n_4,
      O(2) => power_avg_inferred_i_1860_n_5,
      O(1) => power_avg_inferred_i_1860_n_6,
      O(0) => NLW_power_avg_inferred_i_1860_O_UNCONNECTED(0),
      S(3) => power_avg_inferred_i_1967_n_0,
      S(2) => power_avg_inferred_i_1968_n_0,
      S(1) => power_avg_inferred_i_1969_n_0,
      S(0) => sum(0)
    );
power_avg_inferred_i_1861: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1970_n_4,
      I1 => power_avg_inferred_i_1971_n_4,
      I2 => power_avg_inferred_i_1972_n_4,
      O => power_avg_inferred_i_1861_n_0
    );
power_avg_inferred_i_1862: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1970_n_5,
      I1 => power_avg_inferred_i_1971_n_5,
      I2 => power_avg_inferred_i_1972_n_5,
      O => power_avg_inferred_i_1862_n_0
    );
power_avg_inferred_i_1863: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1970_n_6,
      I1 => power_avg_inferred_i_1971_n_6,
      I2 => power_avg_inferred_i_1972_n_6,
      O => power_avg_inferred_i_1863_n_0
    );
power_avg_inferred_i_1864: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1970_n_7,
      I1 => power_avg_inferred_i_1971_n_7,
      I2 => power_avg_inferred_i_1972_n_7,
      O => power_avg_inferred_i_1864_n_0
    );
power_avg_inferred_i_1865: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1879_n_7,
      I1 => power_avg_inferred_i_1880_n_7,
      I2 => power_avg_inferred_i_1881_n_7,
      I3 => power_avg_inferred_i_1861_n_0,
      O => power_avg_inferred_i_1865_n_0
    );
power_avg_inferred_i_1866: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1970_n_4,
      I1 => power_avg_inferred_i_1971_n_4,
      I2 => power_avg_inferred_i_1972_n_4,
      I3 => power_avg_inferred_i_1862_n_0,
      O => power_avg_inferred_i_1866_n_0
    );
power_avg_inferred_i_1867: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1970_n_5,
      I1 => power_avg_inferred_i_1971_n_5,
      I2 => power_avg_inferred_i_1972_n_5,
      I3 => power_avg_inferred_i_1863_n_0,
      O => power_avg_inferred_i_1867_n_0
    );
power_avg_inferred_i_1868: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1970_n_6,
      I1 => power_avg_inferred_i_1971_n_6,
      I2 => power_avg_inferred_i_1972_n_6,
      I3 => power_avg_inferred_i_1864_n_0,
      O => power_avg_inferred_i_1868_n_0
    );
power_avg_inferred_i_1869: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1962_n_0,
      CO(3) => power_avg_inferred_i_1869_n_0,
      CO(2) => power_avg_inferred_i_1869_n_1,
      CO(1) => power_avg_inferred_i_1869_n_2,
      CO(0) => power_avg_inferred_i_1869_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_879_n_0,
      DI(2) => power_avg_inferred_i_880_n_0,
      DI(1) => power_avg_inferred_i_881_n_0,
      DI(0) => power_avg_inferred_i_882_n_0,
      O(3) => power_avg_inferred_i_1869_n_4,
      O(2) => power_avg_inferred_i_1869_n_5,
      O(1) => power_avg_inferred_i_1869_n_6,
      O(0) => power_avg_inferred_i_1869_n_7,
      S(3) => power_avg_inferred_i_1973_n_0,
      S(2) => power_avg_inferred_i_1974_n_0,
      S(1) => power_avg_inferred_i_1975_n_0,
      S(0) => power_avg_inferred_i_1976_n_0
    );
power_avg_inferred_i_187: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_192_n_4,
      I1 => power_avg_inferred_i_193_n_4,
      I2 => power_avg_inferred_i_191_n_7,
      I3 => power_avg_inferred_i_183_n_0,
      O => power_avg_inferred_i_187_n_0
    );
power_avg_inferred_i_1870: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_1869_n_4,
      I1 => power_avg_inferred_i_1977_n_4,
      O => power_avg_inferred_i_1870_n_0
    );
power_avg_inferred_i_1871: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_1869_n_5,
      I1 => power_avg_inferred_i_1977_n_5,
      O => power_avg_inferred_i_1871_n_0
    );
power_avg_inferred_i_1872: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_1869_n_6,
      I1 => power_avg_inferred_i_1977_n_6,
      O => power_avg_inferred_i_1872_n_0
    );
power_avg_inferred_i_1873: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_1869_n_7,
      I1 => power_avg_inferred_i_1977_n_7,
      O => power_avg_inferred_i_1873_n_0
    );
power_avg_inferred_i_1874: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sum(5),
      I1 => sum(1),
      I2 => sum(3),
      O => power_avg_inferred_i_1874_n_0
    );
power_avg_inferred_i_1875: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(4),
      I1 => sum(2),
      I2 => sum(6),
      I3 => sum(7),
      I4 => sum(3),
      I5 => sum(5),
      O => power_avg_inferred_i_1875_n_0
    );
power_avg_inferred_i_1876: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(3),
      I1 => sum(1),
      I2 => sum(5),
      I3 => sum(6),
      I4 => sum(2),
      I5 => sum(4),
      O => power_avg_inferred_i_1876_n_0
    );
power_avg_inferred_i_1877: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => sum(5),
      I1 => sum(1),
      I2 => sum(3),
      I3 => sum(4),
      I4 => sum(0),
      O => power_avg_inferred_i_1877_n_0
    );
power_avg_inferred_i_1878: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sum(0),
      I1 => sum(4),
      I2 => sum(2),
      O => power_avg_inferred_i_1878_n_0
    );
power_avg_inferred_i_1879: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1970_n_0,
      CO(3) => power_avg_inferred_i_1879_n_0,
      CO(2) => power_avg_inferred_i_1879_n_1,
      CO(1) => power_avg_inferred_i_1879_n_2,
      CO(0) => power_avg_inferred_i_1879_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1117_n_0,
      DI(2) => power_avg_inferred_i_1118_n_0,
      DI(1) => power_avg_inferred_i_1119_n_0,
      DI(0) => power_avg_inferred_i_1120_n_0,
      O(3) => power_avg_inferred_i_1879_n_4,
      O(2) => power_avg_inferred_i_1879_n_5,
      O(1) => power_avg_inferred_i_1879_n_6,
      O(0) => power_avg_inferred_i_1879_n_7,
      S(3) => power_avg_inferred_i_1978_n_0,
      S(2) => power_avg_inferred_i_1979_n_0,
      S(1) => power_avg_inferred_i_1980_n_0,
      S(0) => power_avg_inferred_i_1981_n_0
    );
power_avg_inferred_i_188: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_192_n_5,
      I1 => power_avg_inferred_i_193_n_5,
      I2 => power_avg_inferred_i_444_n_4,
      I3 => power_avg_inferred_i_184_n_0,
      O => power_avg_inferred_i_188_n_0
    );
power_avg_inferred_i_1880: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1971_n_0,
      CO(3) => power_avg_inferred_i_1880_n_0,
      CO(2) => power_avg_inferred_i_1880_n_1,
      CO(1) => power_avg_inferred_i_1880_n_2,
      CO(0) => power_avg_inferred_i_1880_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_962_n_0,
      DI(2) => power_avg_inferred_i_963_n_0,
      DI(1) => power_avg_inferred_i_964_n_0,
      DI(0) => power_avg_inferred_i_965_n_0,
      O(3) => power_avg_inferred_i_1880_n_4,
      O(2) => power_avg_inferred_i_1880_n_5,
      O(1) => power_avg_inferred_i_1880_n_6,
      O(0) => power_avg_inferred_i_1880_n_7,
      S(3) => power_avg_inferred_i_1982_n_0,
      S(2) => power_avg_inferred_i_1983_n_0,
      S(1) => power_avg_inferred_i_1984_n_0,
      S(0) => power_avg_inferred_i_1985_n_0
    );
power_avg_inferred_i_1881: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1972_n_0,
      CO(3) => power_avg_inferred_i_1881_n_0,
      CO(2) => power_avg_inferred_i_1881_n_1,
      CO(1) => power_avg_inferred_i_1881_n_2,
      CO(0) => power_avg_inferred_i_1881_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_970_n_0,
      DI(2) => power_avg_inferred_i_971_n_0,
      DI(1) => power_avg_inferred_i_972_n_0,
      DI(0) => power_avg_inferred_i_973_n_0,
      O(3) => power_avg_inferred_i_1881_n_4,
      O(2) => power_avg_inferred_i_1881_n_5,
      O(1) => power_avg_inferred_i_1881_n_6,
      O(0) => power_avg_inferred_i_1881_n_7,
      S(3) => power_avg_inferred_i_1986_n_0,
      S(2) => power_avg_inferred_i_1987_n_0,
      S(1) => power_avg_inferred_i_1988_n_0,
      S(0) => power_avg_inferred_i_1989_n_0
    );
power_avg_inferred_i_1882: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(41),
      I1 => sum(36),
      I2 => sum(38),
      I3 => sum(37),
      I4 => sum(39),
      I5 => sum(42),
      O => power_avg_inferred_i_1882_n_0
    );
power_avg_inferred_i_1883: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(40),
      I1 => sum(35),
      I2 => sum(37),
      I3 => sum(36),
      I4 => sum(38),
      I5 => sum(41),
      O => power_avg_inferred_i_1883_n_0
    );
power_avg_inferred_i_1884: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(39),
      I1 => sum(34),
      I2 => sum(36),
      I3 => sum(35),
      I4 => sum(37),
      I5 => sum(40),
      O => power_avg_inferred_i_1884_n_0
    );
power_avg_inferred_i_1885: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(38),
      I1 => sum(33),
      I2 => sum(35),
      I3 => sum(34),
      I4 => sum(36),
      I5 => sum(39),
      O => power_avg_inferred_i_1885_n_0
    );
power_avg_inferred_i_1886: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1977_n_0,
      CO(3) => power_avg_inferred_i_1886_n_0,
      CO(2) => power_avg_inferred_i_1886_n_1,
      CO(1) => power_avg_inferred_i_1886_n_2,
      CO(0) => power_avg_inferred_i_1886_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_763_n_0,
      DI(2) => power_avg_inferred_i_764_n_0,
      DI(1) => power_avg_inferred_i_765_n_0,
      DI(0) => power_avg_inferred_i_766_n_0,
      O(3) => power_avg_inferred_i_1886_n_4,
      O(2) => power_avg_inferred_i_1886_n_5,
      O(1) => power_avg_inferred_i_1886_n_6,
      O(0) => power_avg_inferred_i_1886_n_7,
      S(3) => power_avg_inferred_i_1990_n_0,
      S(2) => power_avg_inferred_i_1991_n_0,
      S(1) => power_avg_inferred_i_1992_n_0,
      S(0) => power_avg_inferred_i_1993_n_0
    );
power_avg_inferred_i_1887: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(21),
      I1 => sum(16),
      I2 => sum(18),
      I3 => sum(17),
      I4 => sum(19),
      I5 => sum(22),
      O => power_avg_inferred_i_1887_n_0
    );
power_avg_inferred_i_1888: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(20),
      I1 => sum(15),
      I2 => sum(17),
      I3 => sum(16),
      I4 => sum(18),
      I5 => sum(21),
      O => power_avg_inferred_i_1888_n_0
    );
power_avg_inferred_i_1889: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(19),
      I1 => sum(14),
      I2 => sum(16),
      I3 => sum(15),
      I4 => sum(17),
      I5 => sum(20),
      O => power_avg_inferred_i_1889_n_0
    );
power_avg_inferred_i_189: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_192_n_6,
      I1 => power_avg_inferred_i_193_n_6,
      I2 => power_avg_inferred_i_444_n_5,
      I3 => power_avg_inferred_i_185_n_0,
      O => power_avg_inferred_i_189_n_0
    );
power_avg_inferred_i_1890: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(18),
      I1 => sum(13),
      I2 => sum(15),
      I3 => sum(14),
      I4 => sum(16),
      I5 => sum(19),
      O => power_avg_inferred_i_1890_n_0
    );
power_avg_inferred_i_1891: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(24),
      I1 => sum(22),
      I2 => sum(26),
      I3 => sum(27),
      I4 => sum(23),
      I5 => sum(25),
      O => power_avg_inferred_i_1891_n_0
    );
power_avg_inferred_i_1892: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(23),
      I1 => sum(21),
      I2 => sum(25),
      I3 => sum(26),
      I4 => sum(22),
      I5 => sum(24),
      O => power_avg_inferred_i_1892_n_0
    );
power_avg_inferred_i_1893: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(22),
      I1 => sum(20),
      I2 => sum(24),
      I3 => sum(25),
      I4 => sum(21),
      I5 => sum(23),
      O => power_avg_inferred_i_1893_n_0
    );
power_avg_inferred_i_1894: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(21),
      I1 => sum(19),
      I2 => sum(23),
      I3 => sum(24),
      I4 => sum(20),
      I5 => sum(22),
      O => power_avg_inferred_i_1894_n_0
    );
power_avg_inferred_i_1895: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(33),
      I1 => sum(28),
      I2 => sum(30),
      I3 => sum(29),
      I4 => sum(31),
      I5 => sum(34),
      O => power_avg_inferred_i_1895_n_0
    );
power_avg_inferred_i_1896: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(32),
      I1 => sum(27),
      I2 => sum(29),
      I3 => sum(28),
      I4 => sum(30),
      I5 => sum(33),
      O => power_avg_inferred_i_1896_n_0
    );
power_avg_inferred_i_1897: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(31),
      I1 => sum(26),
      I2 => sum(28),
      I3 => sum(27),
      I4 => sum(29),
      I5 => sum(32),
      O => power_avg_inferred_i_1897_n_0
    );
power_avg_inferred_i_1898: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(30),
      I1 => sum(25),
      I2 => sum(27),
      I3 => sum(26),
      I4 => sum(28),
      I5 => sum(31),
      O => power_avg_inferred_i_1898_n_0
    );
power_avg_inferred_i_1899: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(36),
      I1 => sum(34),
      I2 => sum(38),
      I3 => sum(39),
      I4 => sum(35),
      I5 => sum(37),
      O => power_avg_inferred_i_1899_n_0
    );
power_avg_inferred_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => power_avg_inferred_i_43_n_7,
      I1 => power_avg_inferred_i_34_n_2,
      I2 => sum(63),
      I3 => power_avg_inferred_i_35_n_6,
      I4 => power_avg_inferred_i_44_n_6,
      O => power_avg(13)
    );
power_avg_inferred_i_190: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_192_n_7,
      I1 => power_avg_inferred_i_193_n_7,
      I2 => power_avg_inferred_i_444_n_6,
      I3 => power_avg_inferred_i_186_n_0,
      O => power_avg_inferred_i_190_n_0
    );
power_avg_inferred_i_1900: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(35),
      I1 => sum(33),
      I2 => sum(37),
      I3 => sum(38),
      I4 => sum(34),
      I5 => sum(36),
      O => power_avg_inferred_i_1900_n_0
    );
power_avg_inferred_i_1901: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(34),
      I1 => sum(32),
      I2 => sum(36),
      I3 => sum(37),
      I4 => sum(33),
      I5 => sum(35),
      O => power_avg_inferred_i_1901_n_0
    );
power_avg_inferred_i_1902: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(33),
      I1 => sum(31),
      I2 => sum(35),
      I3 => sum(36),
      I4 => sum(32),
      I5 => sum(34),
      O => power_avg_inferred_i_1902_n_0
    );
power_avg_inferred_i_1903: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sum(2),
      I1 => sum(0),
      I2 => sum(5),
      O => power_avg_inferred_i_1903_n_0
    );
power_avg_inferred_i_1904: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sum(3),
      I1 => sum(0),
      O => power_avg_inferred_i_1904_n_0
    );
power_avg_inferred_i_1905: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(5),
      I1 => sum(0),
      I2 => sum(2),
      I3 => sum(3),
      I4 => sum(1),
      I5 => sum(6),
      O => power_avg_inferred_i_1905_n_0
    );
power_avg_inferred_i_1906: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => sum(2),
      I1 => sum(0),
      I2 => sum(5),
      I3 => sum(1),
      I4 => sum(4),
      O => power_avg_inferred_i_1906_n_0
    );
power_avg_inferred_i_1907: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => sum(0),
      I1 => sum(3),
      I2 => sum(1),
      I3 => sum(4),
      O => power_avg_inferred_i_1907_n_0
    );
power_avg_inferred_i_1908: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum(3),
      I1 => sum(0),
      O => power_avg_inferred_i_1908_n_0
    );
power_avg_inferred_i_1909: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(8),
      I1 => sum(6),
      I2 => sum(10),
      I3 => sum(11),
      I4 => sum(7),
      I5 => sum(9),
      O => power_avg_inferred_i_1909_n_0
    );
power_avg_inferred_i_191: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_444_n_0,
      CO(3) => power_avg_inferred_i_191_n_0,
      CO(2) => power_avg_inferred_i_191_n_1,
      CO(1) => power_avg_inferred_i_191_n_2,
      CO(0) => power_avg_inferred_i_191_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_447_n_0,
      DI(2) => power_avg_inferred_i_448_n_0,
      DI(1) => power_avg_inferred_i_449_n_0,
      DI(0) => power_avg_inferred_i_450_n_0,
      O(3) => power_avg_inferred_i_191_n_4,
      O(2) => power_avg_inferred_i_191_n_5,
      O(1) => power_avg_inferred_i_191_n_6,
      O(0) => power_avg_inferred_i_191_n_7,
      S(3) => power_avg_inferred_i_451_n_0,
      S(2) => power_avg_inferred_i_452_n_0,
      S(1) => power_avg_inferred_i_453_n_0,
      S(0) => power_avg_inferred_i_454_n_0
    );
power_avg_inferred_i_1910: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(7),
      I1 => sum(5),
      I2 => sum(9),
      I3 => sum(10),
      I4 => sum(6),
      I5 => sum(8),
      O => power_avg_inferred_i_1910_n_0
    );
power_avg_inferred_i_1911: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(6),
      I1 => sum(4),
      I2 => sum(8),
      I3 => sum(9),
      I4 => sum(5),
      I5 => sum(7),
      O => power_avg_inferred_i_1911_n_0
    );
power_avg_inferred_i_1912: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(5),
      I1 => sum(3),
      I2 => sum(7),
      I3 => sum(8),
      I4 => sum(4),
      I5 => sum(6),
      O => power_avg_inferred_i_1912_n_0
    );
power_avg_inferred_i_1913: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1994_n_0,
      CO(3) => power_avg_inferred_i_1913_n_0,
      CO(2) => power_avg_inferred_i_1913_n_1,
      CO(1) => power_avg_inferred_i_1913_n_2,
      CO(0) => power_avg_inferred_i_1913_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1995_n_0,
      DI(2) => power_avg_inferred_i_1996_n_0,
      DI(1) => power_avg_inferred_i_1997_n_0,
      DI(0) => power_avg_inferred_i_1998_n_0,
      O(3 downto 0) => NLW_power_avg_inferred_i_1913_O_UNCONNECTED(3 downto 0),
      S(3) => power_avg_inferred_i_1999_n_0,
      S(2) => power_avg_inferred_i_2000_n_0,
      S(1) => power_avg_inferred_i_2001_n_0,
      S(0) => power_avg_inferred_i_2002_n_0
    );
power_avg_inferred_i_1914: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_1801_n_5,
      I1 => sum(28),
      O => power_avg_inferred_i_1914_n_0
    );
power_avg_inferred_i_1915: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_1801_n_6,
      I1 => sum(27),
      O => power_avg_inferred_i_1915_n_0
    );
power_avg_inferred_i_1916: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_1801_n_7,
      I1 => sum(26),
      O => power_avg_inferred_i_1916_n_0
    );
power_avg_inferred_i_1917: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_1922_n_4,
      I1 => sum(25),
      O => power_avg_inferred_i_1917_n_0
    );
power_avg_inferred_i_1918: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(28),
      I1 => power_avg_inferred_i_1801_n_5,
      I2 => power_avg_inferred_i_1801_n_4,
      I3 => sum(29),
      O => power_avg_inferred_i_1918_n_0
    );
power_avg_inferred_i_1919: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(27),
      I1 => power_avg_inferred_i_1801_n_6,
      I2 => power_avg_inferred_i_1801_n_5,
      I3 => sum(28),
      O => power_avg_inferred_i_1919_n_0
    );
power_avg_inferred_i_192: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_445_n_0,
      CO(3) => power_avg_inferred_i_192_n_0,
      CO(2) => power_avg_inferred_i_192_n_1,
      CO(1) => power_avg_inferred_i_192_n_2,
      CO(0) => power_avg_inferred_i_192_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_455_n_0,
      DI(2) => power_avg_inferred_i_456_n_0,
      DI(1) => power_avg_inferred_i_457_n_0,
      DI(0) => power_avg_inferred_i_458_n_0,
      O(3) => power_avg_inferred_i_192_n_4,
      O(2) => power_avg_inferred_i_192_n_5,
      O(1) => power_avg_inferred_i_192_n_6,
      O(0) => power_avg_inferred_i_192_n_7,
      S(3) => power_avg_inferred_i_459_n_0,
      S(2) => power_avg_inferred_i_460_n_0,
      S(1) => power_avg_inferred_i_461_n_0,
      S(0) => power_avg_inferred_i_462_n_0
    );
power_avg_inferred_i_1920: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(26),
      I1 => power_avg_inferred_i_1801_n_7,
      I2 => power_avg_inferred_i_1801_n_6,
      I3 => sum(27),
      O => power_avg_inferred_i_1920_n_0
    );
power_avg_inferred_i_1921: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(25),
      I1 => power_avg_inferred_i_1922_n_4,
      I2 => power_avg_inferred_i_1801_n_7,
      I3 => sum(26),
      O => power_avg_inferred_i_1921_n_0
    );
power_avg_inferred_i_1922: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2003_n_0,
      CO(3) => power_avg_inferred_i_1922_n_0,
      CO(2) => power_avg_inferred_i_1922_n_1,
      CO(1) => power_avg_inferred_i_1922_n_2,
      CO(0) => power_avg_inferred_i_1922_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_39_n_4,
      DI(2) => power_avg_inferred_i_39_n_5,
      DI(1) => power_avg_inferred_i_39_n_6,
      DI(0) => power_avg_inferred_i_39_n_7,
      O(3) => power_avg_inferred_i_1922_n_4,
      O(2) => power_avg_inferred_i_1922_n_5,
      O(1) => power_avg_inferred_i_1922_n_6,
      O(0) => power_avg_inferred_i_1922_n_7,
      S(3) => power_avg_inferred_i_2004_n_0,
      S(2) => power_avg_inferred_i_2005_n_0,
      S(1) => power_avg_inferred_i_2006_n_0,
      S(0) => power_avg_inferred_i_2007_n_0
    );
power_avg_inferred_i_1923: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_37_n_4,
      I1 => power_avg_inferred_i_37_n_6,
      O => power_avg_inferred_i_1923_n_0
    );
power_avg_inferred_i_1924: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_37_n_5,
      I1 => power_avg_inferred_i_37_n_7,
      O => power_avg_inferred_i_1924_n_0
    );
power_avg_inferred_i_1925: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_37_n_6,
      I1 => power_avg_inferred_i_39_n_4,
      O => power_avg_inferred_i_1925_n_0
    );
power_avg_inferred_i_1926: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_37_n_7,
      I1 => power_avg_inferred_i_39_n_5,
      O => power_avg_inferred_i_1926_n_0
    );
power_avg_inferred_i_1927: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(41),
      O => power_avg_inferred_i_1927_n_0
    );
power_avg_inferred_i_1928: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(40),
      O => power_avg_inferred_i_1928_n_0
    );
power_avg_inferred_i_1929: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(39),
      O => power_avg_inferred_i_1929_n_0
    );
power_avg_inferred_i_193: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_446_n_0,
      CO(3) => power_avg_inferred_i_193_n_0,
      CO(2) => power_avg_inferred_i_193_n_1,
      CO(1) => power_avg_inferred_i_193_n_2,
      CO(0) => power_avg_inferred_i_193_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_463_n_0,
      DI(2) => power_avg_inferred_i_464_n_0,
      DI(1) => power_avg_inferred_i_465_n_0,
      DI(0) => power_avg_inferred_i_466_n_0,
      O(3) => power_avg_inferred_i_193_n_4,
      O(2) => power_avg_inferred_i_193_n_5,
      O(1) => power_avg_inferred_i_193_n_6,
      O(0) => power_avg_inferred_i_193_n_7,
      S(3) => power_avg_inferred_i_467_n_0,
      S(2) => power_avg_inferred_i_468_n_0,
      S(1) => power_avg_inferred_i_469_n_0,
      S(0) => power_avg_inferred_i_470_n_0
    );
power_avg_inferred_i_1930: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(38),
      O => power_avg_inferred_i_1930_n_0
    );
power_avg_inferred_i_1931: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(42),
      I3 => power_avg_inferred_i_1927_n_0,
      O => power_avg_inferred_i_1931_n_0
    );
power_avg_inferred_i_1932: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(41),
      I3 => power_avg_inferred_i_1928_n_0,
      O => power_avg_inferred_i_1932_n_0
    );
power_avg_inferred_i_1933: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(40),
      I3 => power_avg_inferred_i_1929_n_0,
      O => power_avg_inferred_i_1933_n_0
    );
power_avg_inferred_i_1934: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(39),
      I3 => power_avg_inferred_i_1930_n_0,
      O => power_avg_inferred_i_1934_n_0
    );
power_avg_inferred_i_1935: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(44),
      I1 => sum(42),
      I2 => sum(46),
      I3 => sum(47),
      I4 => sum(43),
      I5 => sum(45),
      O => power_avg_inferred_i_1935_n_0
    );
power_avg_inferred_i_1936: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(43),
      I1 => sum(41),
      I2 => sum(45),
      I3 => sum(46),
      I4 => sum(42),
      I5 => sum(44),
      O => power_avg_inferred_i_1936_n_0
    );
power_avg_inferred_i_1937: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(42),
      I1 => sum(40),
      I2 => sum(44),
      I3 => sum(45),
      I4 => sum(41),
      I5 => sum(43),
      O => power_avg_inferred_i_1937_n_0
    );
power_avg_inferred_i_1938: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(41),
      I1 => sum(39),
      I2 => sum(43),
      I3 => sum(44),
      I4 => sum(40),
      I5 => sum(42),
      O => power_avg_inferred_i_1938_n_0
    );
power_avg_inferred_i_1939: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(53),
      I1 => sum(48),
      I2 => sum(50),
      I3 => sum(49),
      I4 => sum(51),
      I5 => sum(54),
      O => power_avg_inferred_i_1939_n_0
    );
power_avg_inferred_i_194: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_471_n_7,
      I1 => power_avg_inferred_i_472_n_7,
      I2 => power_avg_inferred_i_473_n_7,
      O => power_avg_inferred_i_194_n_0
    );
power_avg_inferred_i_1940: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(52),
      I1 => sum(47),
      I2 => sum(49),
      I3 => sum(48),
      I4 => sum(50),
      I5 => sum(53),
      O => power_avg_inferred_i_1940_n_0
    );
power_avg_inferred_i_1941: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(51),
      I1 => sum(46),
      I2 => sum(48),
      I3 => sum(47),
      I4 => sum(49),
      I5 => sum(52),
      O => power_avg_inferred_i_1941_n_0
    );
power_avg_inferred_i_1942: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(50),
      I1 => sum(45),
      I2 => sum(47),
      I3 => sum(46),
      I4 => sum(48),
      I5 => sum(51),
      O => power_avg_inferred_i_1942_n_0
    );
power_avg_inferred_i_1943: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2008_n_0,
      CO(3) => power_avg_inferred_i_1943_n_0,
      CO(2) => power_avg_inferred_i_1943_n_1,
      CO(1) => power_avg_inferred_i_1943_n_2,
      CO(0) => power_avg_inferred_i_1943_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_2009_n_0,
      DI(2) => power_avg_inferred_i_2010_n_0,
      DI(1) => power_avg_inferred_i_2011_n_0,
      DI(0) => power_avg_inferred_i_2012_n_0,
      O(3 downto 0) => NLW_power_avg_inferred_i_1943_O_UNCONNECTED(3 downto 0),
      S(3) => power_avg_inferred_i_2013_n_0,
      S(2) => power_avg_inferred_i_2014_n_0,
      S(1) => power_avg_inferred_i_2015_n_0,
      S(0) => power_avg_inferred_i_2016_n_0
    );
power_avg_inferred_i_1944: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => power_avg_inferred_i_2017_n_4,
      I1 => power_avg_inferred_i_1953_n_7,
      O => power_avg_inferred_i_1944_n_0
    );
power_avg_inferred_i_1945: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => power_avg_inferred_i_2017_n_5,
      I1 => power_avg_inferred_i_2018_n_4,
      O => power_avg_inferred_i_1945_n_0
    );
power_avg_inferred_i_1946: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => power_avg_inferred_i_2017_n_6,
      I1 => power_avg_inferred_i_2018_n_5,
      O => power_avg_inferred_i_1946_n_0
    );
power_avg_inferred_i_1947: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => power_avg_inferred_i_2017_n_7,
      I1 => power_avg_inferred_i_2018_n_6,
      O => power_avg_inferred_i_1947_n_0
    );
power_avg_inferred_i_1948: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => power_avg_inferred_i_2017_n_4,
      I1 => power_avg_inferred_i_1953_n_7,
      I2 => power_avg_inferred_i_1953_n_6,
      I3 => power_avg_inferred_i_1952_n_7,
      O => power_avg_inferred_i_1948_n_0
    );
power_avg_inferred_i_1949: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => power_avg_inferred_i_2017_n_5,
      I1 => power_avg_inferred_i_2018_n_4,
      I2 => power_avg_inferred_i_1953_n_7,
      I3 => power_avg_inferred_i_2017_n_4,
      O => power_avg_inferred_i_1949_n_0
    );
power_avg_inferred_i_195: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_474_n_4,
      I1 => power_avg_inferred_i_475_n_4,
      I2 => power_avg_inferred_i_476_n_4,
      O => power_avg_inferred_i_195_n_0
    );
power_avg_inferred_i_1950: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => power_avg_inferred_i_2017_n_6,
      I1 => power_avg_inferred_i_2018_n_5,
      I2 => power_avg_inferred_i_2018_n_4,
      I3 => power_avg_inferred_i_2017_n_5,
      O => power_avg_inferred_i_1950_n_0
    );
power_avg_inferred_i_1951: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => power_avg_inferred_i_2017_n_7,
      I1 => power_avg_inferred_i_2018_n_6,
      I2 => power_avg_inferred_i_2018_n_5,
      I3 => power_avg_inferred_i_2017_n_6,
      O => power_avg_inferred_i_1951_n_0
    );
power_avg_inferred_i_1952: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2017_n_0,
      CO(3) => power_avg_inferred_i_1952_n_0,
      CO(2) => power_avg_inferred_i_1952_n_1,
      CO(1) => power_avg_inferred_i_1952_n_2,
      CO(0) => power_avg_inferred_i_1952_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_2019_n_0,
      DI(2) => power_avg_inferred_i_2020_n_0,
      DI(1) => power_avg_inferred_i_2021_n_0,
      DI(0) => power_avg_inferred_i_2022_n_0,
      O(3) => power_avg_inferred_i_1952_n_4,
      O(2) => power_avg_inferred_i_1952_n_5,
      O(1) => power_avg_inferred_i_1952_n_6,
      O(0) => power_avg_inferred_i_1952_n_7,
      S(3) => power_avg_inferred_i_2023_n_0,
      S(2) => power_avg_inferred_i_2024_n_0,
      S(1) => power_avg_inferred_i_2025_n_0,
      S(0) => power_avg_inferred_i_2026_n_0
    );
power_avg_inferred_i_1953: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2018_n_0,
      CO(3) => power_avg_inferred_i_1953_n_0,
      CO(2) => power_avg_inferred_i_1953_n_1,
      CO(1) => power_avg_inferred_i_1953_n_2,
      CO(0) => power_avg_inferred_i_1953_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_2027_n_4,
      DI(2) => power_avg_inferred_i_2027_n_5,
      DI(1) => power_avg_inferred_i_2027_n_6,
      DI(0) => power_avg_inferred_i_2027_n_7,
      O(3) => power_avg_inferred_i_1953_n_4,
      O(2) => power_avg_inferred_i_1953_n_5,
      O(1) => power_avg_inferred_i_1953_n_6,
      O(0) => power_avg_inferred_i_1953_n_7,
      S(3) => power_avg_inferred_i_2028_n_0,
      S(2) => power_avg_inferred_i_2029_n_0,
      S(1) => power_avg_inferred_i_2030_n_0,
      S(0) => power_avg_inferred_i_2031_n_0
    );
power_avg_inferred_i_1954: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_2032_n_4,
      I1 => power_avg_inferred_i_2033_n_4,
      I2 => power_avg_inferred_i_2034_n_4,
      O => power_avg_inferred_i_1954_n_0
    );
power_avg_inferred_i_1955: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_2032_n_5,
      I1 => power_avg_inferred_i_2033_n_5,
      I2 => power_avg_inferred_i_2034_n_5,
      O => power_avg_inferred_i_1955_n_0
    );
power_avg_inferred_i_1956: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_2032_n_6,
      I1 => power_avg_inferred_i_2033_n_6,
      I2 => power_avg_inferred_i_2034_n_6,
      O => power_avg_inferred_i_1956_n_0
    );
power_avg_inferred_i_1957: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_2032_n_7,
      I1 => power_avg_inferred_i_2033_n_7,
      I2 => power_avg_inferred_i_2034_n_7,
      O => power_avg_inferred_i_1957_n_0
    );
power_avg_inferred_i_1958: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1970_n_7,
      I1 => power_avg_inferred_i_1971_n_7,
      I2 => power_avg_inferred_i_1972_n_7,
      I3 => power_avg_inferred_i_1954_n_0,
      O => power_avg_inferred_i_1958_n_0
    );
power_avg_inferred_i_1959: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_2032_n_4,
      I1 => power_avg_inferred_i_2033_n_4,
      I2 => power_avg_inferred_i_2034_n_4,
      I3 => power_avg_inferred_i_1955_n_0,
      O => power_avg_inferred_i_1959_n_0
    );
power_avg_inferred_i_196: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_474_n_5,
      I1 => power_avg_inferred_i_475_n_5,
      I2 => power_avg_inferred_i_476_n_5,
      O => power_avg_inferred_i_196_n_0
    );
power_avg_inferred_i_1960: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_2032_n_5,
      I1 => power_avg_inferred_i_2033_n_5,
      I2 => power_avg_inferred_i_2034_n_5,
      I3 => power_avg_inferred_i_1956_n_0,
      O => power_avg_inferred_i_1960_n_0
    );
power_avg_inferred_i_1961: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_2032_n_6,
      I1 => power_avg_inferred_i_2033_n_6,
      I2 => power_avg_inferred_i_2034_n_6,
      I3 => power_avg_inferred_i_1957_n_0,
      O => power_avg_inferred_i_1961_n_0
    );
power_avg_inferred_i_1962: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2027_n_0,
      CO(3) => power_avg_inferred_i_1962_n_0,
      CO(2) => power_avg_inferred_i_1962_n_1,
      CO(1) => power_avg_inferred_i_1962_n_2,
      CO(0) => power_avg_inferred_i_1962_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_926_n_0,
      DI(2) => power_avg_inferred_i_927_n_0,
      DI(1) => power_avg_inferred_i_928_n_0,
      DI(0) => power_avg_inferred_i_929_n_0,
      O(3) => power_avg_inferred_i_1962_n_4,
      O(2) => power_avg_inferred_i_1962_n_5,
      O(1) => power_avg_inferred_i_1962_n_6,
      O(0) => power_avg_inferred_i_1962_n_7,
      S(3) => power_avg_inferred_i_2035_n_0,
      S(2) => power_avg_inferred_i_2036_n_0,
      S(1) => power_avg_inferred_i_2037_n_0,
      S(0) => power_avg_inferred_i_2038_n_0
    );
power_avg_inferred_i_1963: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_1962_n_4,
      I1 => power_avg_inferred_i_2039_n_4,
      O => power_avg_inferred_i_1963_n_0
    );
power_avg_inferred_i_1964: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_1962_n_5,
      I1 => power_avg_inferred_i_2039_n_5,
      O => power_avg_inferred_i_1964_n_0
    );
power_avg_inferred_i_1965: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_1962_n_6,
      I1 => power_avg_inferred_i_2039_n_6,
      O => power_avg_inferred_i_1965_n_0
    );
power_avg_inferred_i_1966: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_1962_n_7,
      I1 => power_avg_inferred_i_2039_n_7,
      O => power_avg_inferred_i_1966_n_0
    );
power_avg_inferred_i_1967: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum(1),
      I1 => sum(3),
      O => power_avg_inferred_i_1967_n_0
    );
power_avg_inferred_i_1968: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum(0),
      I1 => sum(2),
      O => power_avg_inferred_i_1968_n_0
    );
power_avg_inferred_i_1969: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sum(1),
      O => power_avg_inferred_i_1969_n_0
    );
power_avg_inferred_i_197: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_474_n_6,
      I1 => power_avg_inferred_i_475_n_6,
      I2 => power_avg_inferred_i_476_n_6,
      O => power_avg_inferred_i_197_n_0
    );
power_avg_inferred_i_1970: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2032_n_0,
      CO(3) => power_avg_inferred_i_1970_n_0,
      CO(2) => power_avg_inferred_i_1970_n_1,
      CO(1) => power_avg_inferred_i_1970_n_2,
      CO(0) => power_avg_inferred_i_1970_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1163_n_0,
      DI(2) => power_avg_inferred_i_1164_n_0,
      DI(1) => power_avg_inferred_i_1165_n_0,
      DI(0) => power_avg_inferred_i_1166_n_0,
      O(3) => power_avg_inferred_i_1970_n_4,
      O(2) => power_avg_inferred_i_1970_n_5,
      O(1) => power_avg_inferred_i_1970_n_6,
      O(0) => power_avg_inferred_i_1970_n_7,
      S(3) => power_avg_inferred_i_2040_n_0,
      S(2) => power_avg_inferred_i_2041_n_0,
      S(1) => power_avg_inferred_i_2042_n_0,
      S(0) => power_avg_inferred_i_2043_n_0
    );
power_avg_inferred_i_1971: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2033_n_0,
      CO(3) => power_avg_inferred_i_1971_n_0,
      CO(2) => power_avg_inferred_i_1971_n_1,
      CO(1) => power_avg_inferred_i_1971_n_2,
      CO(0) => power_avg_inferred_i_1971_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1013_n_0,
      DI(2) => power_avg_inferred_i_1014_n_0,
      DI(1) => power_avg_inferred_i_1015_n_0,
      DI(0) => power_avg_inferred_i_1016_n_0,
      O(3) => power_avg_inferred_i_1971_n_4,
      O(2) => power_avg_inferred_i_1971_n_5,
      O(1) => power_avg_inferred_i_1971_n_6,
      O(0) => power_avg_inferred_i_1971_n_7,
      S(3) => power_avg_inferred_i_2044_n_0,
      S(2) => power_avg_inferred_i_2045_n_0,
      S(1) => power_avg_inferred_i_2046_n_0,
      S(0) => power_avg_inferred_i_2047_n_0
    );
power_avg_inferred_i_1972: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2034_n_0,
      CO(3) => power_avg_inferred_i_1972_n_0,
      CO(2) => power_avg_inferred_i_1972_n_1,
      CO(1) => power_avg_inferred_i_1972_n_2,
      CO(0) => power_avg_inferred_i_1972_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1021_n_0,
      DI(2) => power_avg_inferred_i_1022_n_0,
      DI(1) => power_avg_inferred_i_1023_n_0,
      DI(0) => power_avg_inferred_i_1024_n_0,
      O(3) => power_avg_inferred_i_1972_n_4,
      O(2) => power_avg_inferred_i_1972_n_5,
      O(1) => power_avg_inferred_i_1972_n_6,
      O(0) => power_avg_inferred_i_1972_n_7,
      S(3) => power_avg_inferred_i_2048_n_0,
      S(2) => power_avg_inferred_i_2049_n_0,
      S(1) => power_avg_inferred_i_2050_n_0,
      S(0) => power_avg_inferred_i_2051_n_0
    );
power_avg_inferred_i_1973: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(37),
      I1 => sum(32),
      I2 => sum(34),
      I3 => sum(33),
      I4 => sum(35),
      I5 => sum(38),
      O => power_avg_inferred_i_1973_n_0
    );
power_avg_inferred_i_1974: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(36),
      I1 => sum(31),
      I2 => sum(33),
      I3 => sum(32),
      I4 => sum(34),
      I5 => sum(37),
      O => power_avg_inferred_i_1974_n_0
    );
power_avg_inferred_i_1975: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(35),
      I1 => sum(30),
      I2 => sum(32),
      I3 => sum(31),
      I4 => sum(33),
      I5 => sum(36),
      O => power_avg_inferred_i_1975_n_0
    );
power_avg_inferred_i_1976: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(34),
      I1 => sum(29),
      I2 => sum(31),
      I3 => sum(30),
      I4 => sum(32),
      I5 => sum(35),
      O => power_avg_inferred_i_1976_n_0
    );
power_avg_inferred_i_1977: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2039_n_0,
      CO(3) => power_avg_inferred_i_1977_n_0,
      CO(2) => power_avg_inferred_i_1977_n_1,
      CO(1) => power_avg_inferred_i_1977_n_2,
      CO(0) => power_avg_inferred_i_1977_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_871_n_0,
      DI(2) => power_avg_inferred_i_872_n_0,
      DI(1) => power_avg_inferred_i_873_n_0,
      DI(0) => power_avg_inferred_i_874_n_0,
      O(3) => power_avg_inferred_i_1977_n_4,
      O(2) => power_avg_inferred_i_1977_n_5,
      O(1) => power_avg_inferred_i_1977_n_6,
      O(0) => power_avg_inferred_i_1977_n_7,
      S(3) => power_avg_inferred_i_2052_n_0,
      S(2) => power_avg_inferred_i_2053_n_0,
      S(1) => power_avg_inferred_i_2054_n_0,
      S(0) => power_avg_inferred_i_2055_n_0
    );
power_avg_inferred_i_1978: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(17),
      I1 => sum(12),
      I2 => sum(14),
      I3 => sum(13),
      I4 => sum(15),
      I5 => sum(18),
      O => power_avg_inferred_i_1978_n_0
    );
power_avg_inferred_i_1979: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(16),
      I1 => sum(11),
      I2 => sum(13),
      I3 => sum(12),
      I4 => sum(14),
      I5 => sum(17),
      O => power_avg_inferred_i_1979_n_0
    );
power_avg_inferred_i_198: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_471_n_6,
      I1 => power_avg_inferred_i_472_n_6,
      I2 => power_avg_inferred_i_473_n_6,
      I3 => power_avg_inferred_i_194_n_0,
      O => power_avg_inferred_i_198_n_0
    );
power_avg_inferred_i_1980: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(15),
      I1 => sum(10),
      I2 => sum(12),
      I3 => sum(11),
      I4 => sum(13),
      I5 => sum(16),
      O => power_avg_inferred_i_1980_n_0
    );
power_avg_inferred_i_1981: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(14),
      I1 => sum(9),
      I2 => sum(11),
      I3 => sum(10),
      I4 => sum(12),
      I5 => sum(15),
      O => power_avg_inferred_i_1981_n_0
    );
power_avg_inferred_i_1982: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(20),
      I1 => sum(18),
      I2 => sum(22),
      I3 => sum(23),
      I4 => sum(19),
      I5 => sum(21),
      O => power_avg_inferred_i_1982_n_0
    );
power_avg_inferred_i_1983: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(19),
      I1 => sum(17),
      I2 => sum(21),
      I3 => sum(22),
      I4 => sum(18),
      I5 => sum(20),
      O => power_avg_inferred_i_1983_n_0
    );
power_avg_inferred_i_1984: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(18),
      I1 => sum(16),
      I2 => sum(20),
      I3 => sum(21),
      I4 => sum(17),
      I5 => sum(19),
      O => power_avg_inferred_i_1984_n_0
    );
power_avg_inferred_i_1985: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(17),
      I1 => sum(15),
      I2 => sum(19),
      I3 => sum(20),
      I4 => sum(16),
      I5 => sum(18),
      O => power_avg_inferred_i_1985_n_0
    );
power_avg_inferred_i_1986: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(29),
      I1 => sum(24),
      I2 => sum(26),
      I3 => sum(25),
      I4 => sum(27),
      I5 => sum(30),
      O => power_avg_inferred_i_1986_n_0
    );
power_avg_inferred_i_1987: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(28),
      I1 => sum(23),
      I2 => sum(25),
      I3 => sum(24),
      I4 => sum(26),
      I5 => sum(29),
      O => power_avg_inferred_i_1987_n_0
    );
power_avg_inferred_i_1988: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(27),
      I1 => sum(22),
      I2 => sum(24),
      I3 => sum(23),
      I4 => sum(25),
      I5 => sum(28),
      O => power_avg_inferred_i_1988_n_0
    );
power_avg_inferred_i_1989: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(26),
      I1 => sum(21),
      I2 => sum(23),
      I3 => sum(22),
      I4 => sum(24),
      I5 => sum(27),
      O => power_avg_inferred_i_1989_n_0
    );
power_avg_inferred_i_199: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_471_n_7,
      I1 => power_avg_inferred_i_472_n_7,
      I2 => power_avg_inferred_i_473_n_7,
      I3 => power_avg_inferred_i_195_n_0,
      O => power_avg_inferred_i_199_n_0
    );
power_avg_inferred_i_1990: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(32),
      I1 => sum(30),
      I2 => sum(34),
      I3 => sum(35),
      I4 => sum(31),
      I5 => sum(33),
      O => power_avg_inferred_i_1990_n_0
    );
power_avg_inferred_i_1991: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(31),
      I1 => sum(29),
      I2 => sum(33),
      I3 => sum(34),
      I4 => sum(30),
      I5 => sum(32),
      O => power_avg_inferred_i_1991_n_0
    );
power_avg_inferred_i_1992: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(30),
      I1 => sum(28),
      I2 => sum(32),
      I3 => sum(33),
      I4 => sum(29),
      I5 => sum(31),
      O => power_avg_inferred_i_1992_n_0
    );
power_avg_inferred_i_1993: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(29),
      I1 => sum(27),
      I2 => sum(31),
      I3 => sum(32),
      I4 => sum(28),
      I5 => sum(30),
      O => power_avg_inferred_i_1993_n_0
    );
power_avg_inferred_i_1994: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2056_n_0,
      CO(3) => power_avg_inferred_i_1994_n_0,
      CO(2) => power_avg_inferred_i_1994_n_1,
      CO(1) => power_avg_inferred_i_1994_n_2,
      CO(0) => power_avg_inferred_i_1994_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_2057_n_0,
      DI(2) => power_avg_inferred_i_2058_n_0,
      DI(1) => power_avg_inferred_i_2059_n_0,
      DI(0) => power_avg_inferred_i_2060_n_0,
      O(3 downto 0) => NLW_power_avg_inferred_i_1994_O_UNCONNECTED(3 downto 0),
      S(3) => power_avg_inferred_i_2061_n_0,
      S(2) => power_avg_inferred_i_2062_n_0,
      S(1) => power_avg_inferred_i_2063_n_0,
      S(0) => power_avg_inferred_i_2064_n_0
    );
power_avg_inferred_i_1995: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_1922_n_5,
      I1 => sum(24),
      O => power_avg_inferred_i_1995_n_0
    );
power_avg_inferred_i_1996: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_1922_n_6,
      I1 => sum(23),
      O => power_avg_inferred_i_1996_n_0
    );
power_avg_inferred_i_1997: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_1922_n_7,
      I1 => sum(22),
      O => power_avg_inferred_i_1997_n_0
    );
power_avg_inferred_i_1998: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_2003_n_4,
      I1 => sum(21),
      O => power_avg_inferred_i_1998_n_0
    );
power_avg_inferred_i_1999: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(24),
      I1 => power_avg_inferred_i_1922_n_5,
      I2 => power_avg_inferred_i_1922_n_4,
      I3 => sum(25),
      O => power_avg_inferred_i_1999_n_0
    );
power_avg_inferred_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => power_avg_inferred_i_33_n_6,
      I1 => power_avg_inferred_i_34_n_2,
      I2 => sum(63),
      I3 => power_avg_inferred_i_35_n_6,
      I4 => power_avg_inferred_i_36_n_5,
      O => power_avg(30)
    );
power_avg_inferred_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => power_avg_inferred_i_45_n_4,
      I1 => power_avg_inferred_i_34_n_2,
      I2 => sum(63),
      I3 => power_avg_inferred_i_35_n_6,
      I4 => power_avg_inferred_i_44_n_7,
      O => power_avg(12)
    );
power_avg_inferred_i_200: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_474_n_4,
      I1 => power_avg_inferred_i_475_n_4,
      I2 => power_avg_inferred_i_476_n_4,
      I3 => power_avg_inferred_i_196_n_0,
      O => power_avg_inferred_i_200_n_0
    );
power_avg_inferred_i_2000: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(23),
      I1 => power_avg_inferred_i_1922_n_6,
      I2 => power_avg_inferred_i_1922_n_5,
      I3 => sum(24),
      O => power_avg_inferred_i_2000_n_0
    );
power_avg_inferred_i_2001: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(22),
      I1 => power_avg_inferred_i_1922_n_7,
      I2 => power_avg_inferred_i_1922_n_6,
      I3 => sum(23),
      O => power_avg_inferred_i_2001_n_0
    );
power_avg_inferred_i_2002: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(21),
      I1 => power_avg_inferred_i_2003_n_4,
      I2 => power_avg_inferred_i_1922_n_7,
      I3 => sum(22),
      O => power_avg_inferred_i_2002_n_0
    );
power_avg_inferred_i_2003: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2065_n_0,
      CO(3) => power_avg_inferred_i_2003_n_0,
      CO(2) => power_avg_inferred_i_2003_n_1,
      CO(1) => power_avg_inferred_i_2003_n_2,
      CO(0) => power_avg_inferred_i_2003_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_41_n_4,
      DI(2) => power_avg_inferred_i_41_n_5,
      DI(1) => power_avg_inferred_i_41_n_6,
      DI(0) => power_avg_inferred_i_41_n_7,
      O(3) => power_avg_inferred_i_2003_n_4,
      O(2) => power_avg_inferred_i_2003_n_5,
      O(1) => power_avg_inferred_i_2003_n_6,
      O(0) => power_avg_inferred_i_2003_n_7,
      S(3) => power_avg_inferred_i_2066_n_0,
      S(2) => power_avg_inferred_i_2067_n_0,
      S(1) => power_avg_inferred_i_2068_n_0,
      S(0) => power_avg_inferred_i_2069_n_0
    );
power_avg_inferred_i_2004: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_39_n_4,
      I1 => power_avg_inferred_i_39_n_6,
      O => power_avg_inferred_i_2004_n_0
    );
power_avg_inferred_i_2005: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_39_n_5,
      I1 => power_avg_inferred_i_39_n_7,
      O => power_avg_inferred_i_2005_n_0
    );
power_avg_inferred_i_2006: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_39_n_6,
      I1 => power_avg_inferred_i_41_n_4,
      O => power_avg_inferred_i_2006_n_0
    );
power_avg_inferred_i_2007: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_39_n_7,
      I1 => power_avg_inferred_i_41_n_5,
      O => power_avg_inferred_i_2007_n_0
    );
power_avg_inferred_i_2008: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2070_n_0,
      CO(3) => power_avg_inferred_i_2008_n_0,
      CO(2) => power_avg_inferred_i_2008_n_1,
      CO(1) => power_avg_inferred_i_2008_n_2,
      CO(0) => power_avg_inferred_i_2008_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_2071_n_0,
      DI(2) => power_avg_inferred_i_2072_n_0,
      DI(1) => power_avg_inferred_i_2073_n_0,
      DI(0) => power_avg_inferred_i_2074_n_0,
      O(3 downto 0) => NLW_power_avg_inferred_i_2008_O_UNCONNECTED(3 downto 0),
      S(3) => power_avg_inferred_i_2075_n_0,
      S(2) => power_avg_inferred_i_2076_n_0,
      S(1) => power_avg_inferred_i_2077_n_0,
      S(0) => power_avg_inferred_i_2078_n_0
    );
power_avg_inferred_i_2009: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => power_avg_inferred_i_2079_n_4,
      I1 => power_avg_inferred_i_2018_n_7,
      O => power_avg_inferred_i_2009_n_0
    );
power_avg_inferred_i_201: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_474_n_5,
      I1 => power_avg_inferred_i_475_n_5,
      I2 => power_avg_inferred_i_476_n_5,
      I3 => power_avg_inferred_i_197_n_0,
      O => power_avg_inferred_i_201_n_0
    );
power_avg_inferred_i_2010: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => power_avg_inferred_i_2079_n_5,
      I1 => power_avg_inferred_i_2080_n_4,
      O => power_avg_inferred_i_2010_n_0
    );
power_avg_inferred_i_2011: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => power_avg_inferred_i_2079_n_6,
      I1 => power_avg_inferred_i_2080_n_5,
      O => power_avg_inferred_i_2011_n_0
    );
power_avg_inferred_i_2012: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => power_avg_inferred_i_2079_n_7,
      I1 => power_avg_inferred_i_2080_n_6,
      O => power_avg_inferred_i_2012_n_0
    );
power_avg_inferred_i_2013: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => power_avg_inferred_i_2079_n_4,
      I1 => power_avg_inferred_i_2018_n_7,
      I2 => power_avg_inferred_i_2018_n_6,
      I3 => power_avg_inferred_i_2017_n_7,
      O => power_avg_inferred_i_2013_n_0
    );
power_avg_inferred_i_2014: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => power_avg_inferred_i_2079_n_5,
      I1 => power_avg_inferred_i_2080_n_4,
      I2 => power_avg_inferred_i_2018_n_7,
      I3 => power_avg_inferred_i_2079_n_4,
      O => power_avg_inferred_i_2014_n_0
    );
power_avg_inferred_i_2015: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => power_avg_inferred_i_2079_n_6,
      I1 => power_avg_inferred_i_2080_n_5,
      I2 => power_avg_inferred_i_2080_n_4,
      I3 => power_avg_inferred_i_2079_n_5,
      O => power_avg_inferred_i_2015_n_0
    );
power_avg_inferred_i_2016: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => power_avg_inferred_i_2079_n_7,
      I1 => power_avg_inferred_i_2080_n_6,
      I2 => power_avg_inferred_i_2080_n_5,
      I3 => power_avg_inferred_i_2079_n_6,
      O => power_avg_inferred_i_2016_n_0
    );
power_avg_inferred_i_2017: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2079_n_0,
      CO(3) => power_avg_inferred_i_2017_n_0,
      CO(2) => power_avg_inferred_i_2017_n_1,
      CO(1) => power_avg_inferred_i_2017_n_2,
      CO(0) => power_avg_inferred_i_2017_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_2081_n_0,
      DI(2) => power_avg_inferred_i_2082_n_0,
      DI(1) => power_avg_inferred_i_2083_n_0,
      DI(0) => power_avg_inferred_i_2084_n_0,
      O(3) => power_avg_inferred_i_2017_n_4,
      O(2) => power_avg_inferred_i_2017_n_5,
      O(1) => power_avg_inferred_i_2017_n_6,
      O(0) => power_avg_inferred_i_2017_n_7,
      S(3) => power_avg_inferred_i_2085_n_0,
      S(2) => power_avg_inferred_i_2086_n_0,
      S(1) => power_avg_inferred_i_2087_n_0,
      S(0) => power_avg_inferred_i_2088_n_0
    );
power_avg_inferred_i_2018: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2080_n_0,
      CO(3) => power_avg_inferred_i_2018_n_0,
      CO(2) => power_avg_inferred_i_2018_n_1,
      CO(1) => power_avg_inferred_i_2018_n_2,
      CO(0) => power_avg_inferred_i_2018_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_2089_n_4,
      DI(2) => power_avg_inferred_i_2089_n_5,
      DI(1) => power_avg_inferred_i_2089_n_6,
      DI(0) => power_avg_inferred_i_2089_n_7,
      O(3) => power_avg_inferred_i_2018_n_4,
      O(2) => power_avg_inferred_i_2018_n_5,
      O(1) => power_avg_inferred_i_2018_n_6,
      O(0) => power_avg_inferred_i_2018_n_7,
      S(3) => power_avg_inferred_i_2090_n_0,
      S(2) => power_avg_inferred_i_2091_n_0,
      S(1) => power_avg_inferred_i_2092_n_0,
      S(0) => power_avg_inferred_i_2093_n_0
    );
power_avg_inferred_i_2019: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_2094_n_4,
      I1 => power_avg_inferred_i_2095_n_4,
      I2 => power_avg_inferred_i_2096_n_4,
      O => power_avg_inferred_i_2019_n_0
    );
power_avg_inferred_i_202: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_477_n_7,
      I1 => power_avg_inferred_i_478_n_7,
      I2 => power_avg_inferred_i_479_n_7,
      O => power_avg_inferred_i_202_n_0
    );
power_avg_inferred_i_2020: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_2094_n_5,
      I1 => power_avg_inferred_i_2095_n_5,
      I2 => power_avg_inferred_i_2096_n_5,
      O => power_avg_inferred_i_2020_n_0
    );
power_avg_inferred_i_2021: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_2094_n_6,
      I1 => power_avg_inferred_i_2095_n_6,
      I2 => power_avg_inferred_i_2096_n_6,
      O => power_avg_inferred_i_2021_n_0
    );
power_avg_inferred_i_2022: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F660"
    )
        port map (
      I0 => sum(0),
      I1 => sum(3),
      I2 => power_avg_inferred_i_2095_n_7,
      I3 => power_avg_inferred_i_2096_n_7,
      O => power_avg_inferred_i_2022_n_0
    );
power_avg_inferred_i_2023: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_2032_n_7,
      I1 => power_avg_inferred_i_2033_n_7,
      I2 => power_avg_inferred_i_2034_n_7,
      I3 => power_avg_inferred_i_2019_n_0,
      O => power_avg_inferred_i_2023_n_0
    );
power_avg_inferred_i_2024: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_2094_n_4,
      I1 => power_avg_inferred_i_2095_n_4,
      I2 => power_avg_inferred_i_2096_n_4,
      I3 => power_avg_inferred_i_2020_n_0,
      O => power_avg_inferred_i_2024_n_0
    );
power_avg_inferred_i_2025: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_2094_n_5,
      I1 => power_avg_inferred_i_2095_n_5,
      I2 => power_avg_inferred_i_2096_n_5,
      I3 => power_avg_inferred_i_2021_n_0,
      O => power_avg_inferred_i_2025_n_0
    );
power_avg_inferred_i_2026: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_2094_n_6,
      I1 => power_avg_inferred_i_2095_n_6,
      I2 => power_avg_inferred_i_2096_n_6,
      I3 => power_avg_inferred_i_2022_n_0,
      O => power_avg_inferred_i_2026_n_0
    );
power_avg_inferred_i_2027: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2089_n_0,
      CO(3) => power_avg_inferred_i_2027_n_0,
      CO(2) => power_avg_inferred_i_2027_n_1,
      CO(1) => power_avg_inferred_i_2027_n_2,
      CO(0) => power_avg_inferred_i_2027_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_970_n_0,
      DI(2) => power_avg_inferred_i_971_n_0,
      DI(1) => power_avg_inferred_i_972_n_0,
      DI(0) => power_avg_inferred_i_973_n_0,
      O(3) => power_avg_inferred_i_2027_n_4,
      O(2) => power_avg_inferred_i_2027_n_5,
      O(1) => power_avg_inferred_i_2027_n_6,
      O(0) => power_avg_inferred_i_2027_n_7,
      S(3) => power_avg_inferred_i_2097_n_0,
      S(2) => power_avg_inferred_i_2098_n_0,
      S(1) => power_avg_inferred_i_2099_n_0,
      S(0) => power_avg_inferred_i_2100_n_0
    );
power_avg_inferred_i_2028: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_2027_n_4,
      I1 => power_avg_inferred_i_2101_n_4,
      O => power_avg_inferred_i_2028_n_0
    );
power_avg_inferred_i_2029: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_2027_n_5,
      I1 => power_avg_inferred_i_2101_n_5,
      O => power_avg_inferred_i_2029_n_0
    );
power_avg_inferred_i_203: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_480_n_4,
      I1 => power_avg_inferred_i_481_n_4,
      I2 => power_avg_inferred_i_482_n_4,
      O => power_avg_inferred_i_203_n_0
    );
power_avg_inferred_i_2030: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_2027_n_6,
      I1 => power_avg_inferred_i_2101_n_6,
      O => power_avg_inferred_i_2030_n_0
    );
power_avg_inferred_i_2031: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_2027_n_7,
      I1 => power_avg_inferred_i_2101_n_7,
      O => power_avg_inferred_i_2031_n_0
    );
power_avg_inferred_i_2032: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2094_n_0,
      CO(3) => power_avg_inferred_i_2032_n_0,
      CO(2) => power_avg_inferred_i_2032_n_1,
      CO(1) => power_avg_inferred_i_2032_n_2,
      CO(0) => power_avg_inferred_i_2032_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1247_n_0,
      DI(2) => power_avg_inferred_i_1248_n_0,
      DI(1) => power_avg_inferred_i_1249_n_0,
      DI(0) => power_avg_inferred_i_1250_n_0,
      O(3) => power_avg_inferred_i_2032_n_4,
      O(2) => power_avg_inferred_i_2032_n_5,
      O(1) => power_avg_inferred_i_2032_n_6,
      O(0) => power_avg_inferred_i_2032_n_7,
      S(3) => power_avg_inferred_i_2102_n_0,
      S(2) => power_avg_inferred_i_2103_n_0,
      S(1) => power_avg_inferred_i_2104_n_0,
      S(0) => power_avg_inferred_i_2105_n_0
    );
power_avg_inferred_i_2033: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2095_n_0,
      CO(3) => power_avg_inferred_i_2033_n_0,
      CO(2) => power_avg_inferred_i_2033_n_1,
      CO(1) => power_avg_inferred_i_2033_n_2,
      CO(0) => power_avg_inferred_i_2033_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1061_n_0,
      DI(2) => power_avg_inferred_i_1062_n_0,
      DI(1) => power_avg_inferred_i_1063_n_0,
      DI(0) => power_avg_inferred_i_1064_n_0,
      O(3) => power_avg_inferred_i_2033_n_4,
      O(2) => power_avg_inferred_i_2033_n_5,
      O(1) => power_avg_inferred_i_2033_n_6,
      O(0) => power_avg_inferred_i_2033_n_7,
      S(3) => power_avg_inferred_i_2106_n_0,
      S(2) => power_avg_inferred_i_2107_n_0,
      S(1) => power_avg_inferred_i_2108_n_0,
      S(0) => power_avg_inferred_i_2109_n_0
    );
power_avg_inferred_i_2034: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2096_n_0,
      CO(3) => power_avg_inferred_i_2034_n_0,
      CO(2) => power_avg_inferred_i_2034_n_1,
      CO(1) => power_avg_inferred_i_2034_n_2,
      CO(0) => power_avg_inferred_i_2034_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1069_n_0,
      DI(2) => power_avg_inferred_i_1070_n_0,
      DI(1) => power_avg_inferred_i_1071_n_0,
      DI(0) => power_avg_inferred_i_1072_n_0,
      O(3) => power_avg_inferred_i_2034_n_4,
      O(2) => power_avg_inferred_i_2034_n_5,
      O(1) => power_avg_inferred_i_2034_n_6,
      O(0) => power_avg_inferred_i_2034_n_7,
      S(3) => power_avg_inferred_i_2110_n_0,
      S(2) => power_avg_inferred_i_2111_n_0,
      S(1) => power_avg_inferred_i_2112_n_0,
      S(0) => power_avg_inferred_i_2113_n_0
    );
power_avg_inferred_i_2035: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(33),
      I1 => sum(28),
      I2 => sum(30),
      I3 => sum(29),
      I4 => sum(31),
      I5 => sum(34),
      O => power_avg_inferred_i_2035_n_0
    );
power_avg_inferred_i_2036: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(32),
      I1 => sum(27),
      I2 => sum(29),
      I3 => sum(28),
      I4 => sum(30),
      I5 => sum(33),
      O => power_avg_inferred_i_2036_n_0
    );
power_avg_inferred_i_2037: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(31),
      I1 => sum(26),
      I2 => sum(28),
      I3 => sum(27),
      I4 => sum(29),
      I5 => sum(32),
      O => power_avg_inferred_i_2037_n_0
    );
power_avg_inferred_i_2038: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(30),
      I1 => sum(25),
      I2 => sum(27),
      I3 => sum(26),
      I4 => sum(28),
      I5 => sum(31),
      O => power_avg_inferred_i_2038_n_0
    );
power_avg_inferred_i_2039: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2101_n_0,
      CO(3) => power_avg_inferred_i_2039_n_0,
      CO(2) => power_avg_inferred_i_2039_n_1,
      CO(1) => power_avg_inferred_i_2039_n_2,
      CO(0) => power_avg_inferred_i_2039_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_918_n_0,
      DI(2) => power_avg_inferred_i_919_n_0,
      DI(1) => power_avg_inferred_i_920_n_0,
      DI(0) => power_avg_inferred_i_921_n_0,
      O(3) => power_avg_inferred_i_2039_n_4,
      O(2) => power_avg_inferred_i_2039_n_5,
      O(1) => power_avg_inferred_i_2039_n_6,
      O(0) => power_avg_inferred_i_2039_n_7,
      S(3) => power_avg_inferred_i_2114_n_0,
      S(2) => power_avg_inferred_i_2115_n_0,
      S(1) => power_avg_inferred_i_2116_n_0,
      S(0) => power_avg_inferred_i_2117_n_0
    );
power_avg_inferred_i_204: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_480_n_5,
      I1 => power_avg_inferred_i_481_n_5,
      I2 => power_avg_inferred_i_482_n_5,
      O => power_avg_inferred_i_204_n_0
    );
power_avg_inferred_i_2040: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(13),
      I1 => sum(8),
      I2 => sum(10),
      I3 => sum(9),
      I4 => sum(11),
      I5 => sum(14),
      O => power_avg_inferred_i_2040_n_0
    );
power_avg_inferred_i_2041: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(12),
      I1 => sum(7),
      I2 => sum(9),
      I3 => sum(8),
      I4 => sum(10),
      I5 => sum(13),
      O => power_avg_inferred_i_2041_n_0
    );
power_avg_inferred_i_2042: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(11),
      I1 => sum(6),
      I2 => sum(8),
      I3 => sum(7),
      I4 => sum(9),
      I5 => sum(12),
      O => power_avg_inferred_i_2042_n_0
    );
power_avg_inferred_i_2043: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(10),
      I1 => sum(5),
      I2 => sum(7),
      I3 => sum(6),
      I4 => sum(8),
      I5 => sum(11),
      O => power_avg_inferred_i_2043_n_0
    );
power_avg_inferred_i_2044: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(16),
      I1 => sum(14),
      I2 => sum(18),
      I3 => sum(19),
      I4 => sum(15),
      I5 => sum(17),
      O => power_avg_inferred_i_2044_n_0
    );
power_avg_inferred_i_2045: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(15),
      I1 => sum(13),
      I2 => sum(17),
      I3 => sum(18),
      I4 => sum(14),
      I5 => sum(16),
      O => power_avg_inferred_i_2045_n_0
    );
power_avg_inferred_i_2046: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(14),
      I1 => sum(12),
      I2 => sum(16),
      I3 => sum(17),
      I4 => sum(13),
      I5 => sum(15),
      O => power_avg_inferred_i_2046_n_0
    );
power_avg_inferred_i_2047: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(13),
      I1 => sum(11),
      I2 => sum(15),
      I3 => sum(16),
      I4 => sum(12),
      I5 => sum(14),
      O => power_avg_inferred_i_2047_n_0
    );
power_avg_inferred_i_2048: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(25),
      I1 => sum(20),
      I2 => sum(22),
      I3 => sum(21),
      I4 => sum(23),
      I5 => sum(26),
      O => power_avg_inferred_i_2048_n_0
    );
power_avg_inferred_i_2049: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(24),
      I1 => sum(19),
      I2 => sum(21),
      I3 => sum(20),
      I4 => sum(22),
      I5 => sum(25),
      O => power_avg_inferred_i_2049_n_0
    );
power_avg_inferred_i_205: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_480_n_6,
      I1 => power_avg_inferred_i_481_n_6,
      I2 => power_avg_inferred_i_482_n_6,
      O => power_avg_inferred_i_205_n_0
    );
power_avg_inferred_i_2050: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(23),
      I1 => sum(18),
      I2 => sum(20),
      I3 => sum(19),
      I4 => sum(21),
      I5 => sum(24),
      O => power_avg_inferred_i_2050_n_0
    );
power_avg_inferred_i_2051: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(22),
      I1 => sum(17),
      I2 => sum(19),
      I3 => sum(18),
      I4 => sum(20),
      I5 => sum(23),
      O => power_avg_inferred_i_2051_n_0
    );
power_avg_inferred_i_2052: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(28),
      I1 => sum(26),
      I2 => sum(30),
      I3 => sum(31),
      I4 => sum(27),
      I5 => sum(29),
      O => power_avg_inferred_i_2052_n_0
    );
power_avg_inferred_i_2053: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(27),
      I1 => sum(25),
      I2 => sum(29),
      I3 => sum(30),
      I4 => sum(26),
      I5 => sum(28),
      O => power_avg_inferred_i_2053_n_0
    );
power_avg_inferred_i_2054: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(26),
      I1 => sum(24),
      I2 => sum(28),
      I3 => sum(29),
      I4 => sum(25),
      I5 => sum(27),
      O => power_avg_inferred_i_2054_n_0
    );
power_avg_inferred_i_2055: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(25),
      I1 => sum(23),
      I2 => sum(27),
      I3 => sum(28),
      I4 => sum(24),
      I5 => sum(26),
      O => power_avg_inferred_i_2055_n_0
    );
power_avg_inferred_i_2056: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2118_n_0,
      CO(3) => power_avg_inferred_i_2056_n_0,
      CO(2) => power_avg_inferred_i_2056_n_1,
      CO(1) => power_avg_inferred_i_2056_n_2,
      CO(0) => power_avg_inferred_i_2056_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_2119_n_0,
      DI(2) => power_avg_inferred_i_2120_n_0,
      DI(1) => power_avg_inferred_i_2121_n_0,
      DI(0) => power_avg_inferred_i_2122_n_0,
      O(3 downto 0) => NLW_power_avg_inferred_i_2056_O_UNCONNECTED(3 downto 0),
      S(3) => power_avg_inferred_i_2123_n_0,
      S(2) => power_avg_inferred_i_2124_n_0,
      S(1) => power_avg_inferred_i_2125_n_0,
      S(0) => power_avg_inferred_i_2126_n_0
    );
power_avg_inferred_i_2057: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_2003_n_5,
      I1 => sum(20),
      O => power_avg_inferred_i_2057_n_0
    );
power_avg_inferred_i_2058: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_2003_n_6,
      I1 => sum(19),
      O => power_avg_inferred_i_2058_n_0
    );
power_avg_inferred_i_2059: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_2003_n_7,
      I1 => sum(18),
      O => power_avg_inferred_i_2059_n_0
    );
power_avg_inferred_i_206: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_477_n_6,
      I1 => power_avg_inferred_i_478_n_6,
      I2 => power_avg_inferred_i_479_n_6,
      I3 => power_avg_inferred_i_202_n_0,
      O => power_avg_inferred_i_206_n_0
    );
power_avg_inferred_i_2060: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_2065_n_4,
      I1 => sum(17),
      O => power_avg_inferred_i_2060_n_0
    );
power_avg_inferred_i_2061: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(20),
      I1 => power_avg_inferred_i_2003_n_5,
      I2 => power_avg_inferred_i_2003_n_4,
      I3 => sum(21),
      O => power_avg_inferred_i_2061_n_0
    );
power_avg_inferred_i_2062: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(19),
      I1 => power_avg_inferred_i_2003_n_6,
      I2 => power_avg_inferred_i_2003_n_5,
      I3 => sum(20),
      O => power_avg_inferred_i_2062_n_0
    );
power_avg_inferred_i_2063: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(18),
      I1 => power_avg_inferred_i_2003_n_7,
      I2 => power_avg_inferred_i_2003_n_6,
      I3 => sum(19),
      O => power_avg_inferred_i_2063_n_0
    );
power_avg_inferred_i_2064: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(17),
      I1 => power_avg_inferred_i_2065_n_4,
      I2 => power_avg_inferred_i_2003_n_7,
      I3 => sum(18),
      O => power_avg_inferred_i_2064_n_0
    );
power_avg_inferred_i_2065: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2127_n_0,
      CO(3) => power_avg_inferred_i_2065_n_0,
      CO(2) => power_avg_inferred_i_2065_n_1,
      CO(1) => power_avg_inferred_i_2065_n_2,
      CO(0) => power_avg_inferred_i_2065_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_43_n_4,
      DI(2) => power_avg_inferred_i_43_n_5,
      DI(1) => power_avg_inferred_i_43_n_6,
      DI(0) => power_avg_inferred_i_43_n_7,
      O(3) => power_avg_inferred_i_2065_n_4,
      O(2) => power_avg_inferred_i_2065_n_5,
      O(1) => power_avg_inferred_i_2065_n_6,
      O(0) => power_avg_inferred_i_2065_n_7,
      S(3) => power_avg_inferred_i_2128_n_0,
      S(2) => power_avg_inferred_i_2129_n_0,
      S(1) => power_avg_inferred_i_2130_n_0,
      S(0) => power_avg_inferred_i_2131_n_0
    );
power_avg_inferred_i_2066: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_41_n_4,
      I1 => power_avg_inferred_i_41_n_6,
      O => power_avg_inferred_i_2066_n_0
    );
power_avg_inferred_i_2067: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_41_n_5,
      I1 => power_avg_inferred_i_41_n_7,
      O => power_avg_inferred_i_2067_n_0
    );
power_avg_inferred_i_2068: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_41_n_6,
      I1 => power_avg_inferred_i_43_n_4,
      O => power_avg_inferred_i_2068_n_0
    );
power_avg_inferred_i_2069: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_41_n_7,
      I1 => power_avg_inferred_i_43_n_5,
      O => power_avg_inferred_i_2069_n_0
    );
power_avg_inferred_i_207: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_477_n_7,
      I1 => power_avg_inferred_i_478_n_7,
      I2 => power_avg_inferred_i_479_n_7,
      I3 => power_avg_inferred_i_203_n_0,
      O => power_avg_inferred_i_207_n_0
    );
power_avg_inferred_i_2070: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => power_avg_inferred_i_2070_n_0,
      CO(2) => power_avg_inferred_i_2070_n_1,
      CO(1) => power_avg_inferred_i_2070_n_2,
      CO(0) => power_avg_inferred_i_2070_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_2132_n_0,
      DI(2) => power_avg_inferred_i_2133_n_0,
      DI(1) => power_avg_inferred_i_2134_n_0,
      DI(0) => power_avg_inferred_i_2135_n_0,
      O(3 downto 0) => NLW_power_avg_inferred_i_2070_O_UNCONNECTED(3 downto 0),
      S(3) => power_avg_inferred_i_2136_n_0,
      S(2) => power_avg_inferred_i_2137_n_0,
      S(1) => power_avg_inferred_i_2138_n_0,
      S(0) => power_avg_inferred_i_2139_n_0
    );
power_avg_inferred_i_2071: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => power_avg_inferred_i_2140_n_7,
      I1 => sum(0),
      I2 => power_avg_inferred_i_2080_n_7,
      O => power_avg_inferred_i_2071_n_0
    );
power_avg_inferred_i_2072: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => power_avg_inferred_i_2141_n_4,
      I1 => power_avg_inferred_i_2142_n_4,
      O => power_avg_inferred_i_2072_n_0
    );
power_avg_inferred_i_2073: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => power_avg_inferred_i_2142_n_5,
      I1 => power_avg_inferred_i_2141_n_5,
      O => power_avg_inferred_i_2073_n_0
    );
power_avg_inferred_i_2074: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => power_avg_inferred_i_2142_n_6,
      I1 => power_avg_inferred_i_2141_n_6,
      O => power_avg_inferred_i_2074_n_0
    );
power_avg_inferred_i_2075: unisim.vcomponents.LUT5
    generic map(
      INIT => X"609F9F60"
    )
        port map (
      I0 => power_avg_inferred_i_2140_n_7,
      I1 => sum(0),
      I2 => power_avg_inferred_i_2080_n_7,
      I3 => power_avg_inferred_i_2080_n_6,
      I4 => power_avg_inferred_i_2079_n_7,
      O => power_avg_inferred_i_2075_n_0
    );
power_avg_inferred_i_2076: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_2072_n_0,
      I1 => power_avg_inferred_i_2080_n_7,
      I2 => power_avg_inferred_i_2140_n_7,
      I3 => sum(0),
      O => power_avg_inferred_i_2076_n_0
    );
power_avg_inferred_i_2077: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => power_avg_inferred_i_2141_n_4,
      I1 => power_avg_inferred_i_2142_n_4,
      I2 => power_avg_inferred_i_2142_n_5,
      I3 => power_avg_inferred_i_2141_n_5,
      O => power_avg_inferred_i_2077_n_0
    );
power_avg_inferred_i_2078: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => power_avg_inferred_i_2142_n_6,
      I1 => power_avg_inferred_i_2141_n_6,
      I2 => power_avg_inferred_i_2141_n_5,
      I3 => power_avg_inferred_i_2142_n_5,
      O => power_avg_inferred_i_2078_n_0
    );
power_avg_inferred_i_2079: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => power_avg_inferred_i_2079_n_0,
      CO(2) => power_avg_inferred_i_2079_n_1,
      CO(1) => power_avg_inferred_i_2079_n_2,
      CO(0) => power_avg_inferred_i_2079_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_2143_n_0,
      DI(2) => power_avg_inferred_i_2144_n_0,
      DI(1) => power_avg_inferred_i_2145_n_0,
      DI(0) => power_avg_inferred_i_2146_n_0,
      O(3) => power_avg_inferred_i_2079_n_4,
      O(2) => power_avg_inferred_i_2079_n_5,
      O(1) => power_avg_inferred_i_2079_n_6,
      O(0) => power_avg_inferred_i_2079_n_7,
      S(3) => power_avg_inferred_i_2147_n_0,
      S(2) => power_avg_inferred_i_2148_n_0,
      S(1) => power_avg_inferred_i_2149_n_0,
      S(0) => power_avg_inferred_i_2150_n_0
    );
power_avg_inferred_i_208: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_480_n_4,
      I1 => power_avg_inferred_i_481_n_4,
      I2 => power_avg_inferred_i_482_n_4,
      I3 => power_avg_inferred_i_204_n_0,
      O => power_avg_inferred_i_208_n_0
    );
power_avg_inferred_i_2080: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2141_n_0,
      CO(3) => power_avg_inferred_i_2080_n_0,
      CO(2) => power_avg_inferred_i_2080_n_1,
      CO(1) => power_avg_inferred_i_2080_n_2,
      CO(0) => power_avg_inferred_i_2080_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_2151_n_4,
      DI(2) => power_avg_inferred_i_2151_n_5,
      DI(1) => power_avg_inferred_i_2151_n_6,
      DI(0) => power_avg_inferred_i_2151_n_7,
      O(3) => power_avg_inferred_i_2080_n_4,
      O(2) => power_avg_inferred_i_2080_n_5,
      O(1) => power_avg_inferred_i_2080_n_6,
      O(0) => power_avg_inferred_i_2080_n_7,
      S(3) => power_avg_inferred_i_2152_n_0,
      S(2) => power_avg_inferred_i_2153_n_0,
      S(1) => power_avg_inferred_i_2154_n_0,
      S(0) => power_avg_inferred_i_2155_n_0
    );
power_avg_inferred_i_2081: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum(2),
      I1 => power_avg_inferred_i_2156_n_4,
      I2 => power_avg_inferred_i_2157_n_4,
      O => power_avg_inferred_i_2081_n_0
    );
power_avg_inferred_i_2082: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum(1),
      I1 => power_avg_inferred_i_2156_n_5,
      I2 => power_avg_inferred_i_2157_n_5,
      O => power_avg_inferred_i_2082_n_0
    );
power_avg_inferred_i_2083: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum(0),
      I1 => power_avg_inferred_i_2156_n_6,
      I2 => power_avg_inferred_i_2157_n_6,
      O => power_avg_inferred_i_2083_n_0
    );
power_avg_inferred_i_2084: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => power_avg_inferred_i_2156_n_7,
      I1 => power_avg_inferred_i_2157_n_7,
      O => power_avg_inferred_i_2084_n_0
    );
power_avg_inferred_i_2085: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => sum(0),
      I1 => sum(3),
      I2 => power_avg_inferred_i_2095_n_7,
      I3 => power_avg_inferred_i_2096_n_7,
      I4 => power_avg_inferred_i_2081_n_0,
      O => power_avg_inferred_i_2085_n_0
    );
power_avg_inferred_i_2086: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum(2),
      I1 => power_avg_inferred_i_2156_n_4,
      I2 => power_avg_inferred_i_2157_n_4,
      I3 => power_avg_inferred_i_2082_n_0,
      O => power_avg_inferred_i_2086_n_0
    );
power_avg_inferred_i_2087: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum(1),
      I1 => power_avg_inferred_i_2156_n_5,
      I2 => power_avg_inferred_i_2157_n_5,
      I3 => power_avg_inferred_i_2083_n_0,
      O => power_avg_inferred_i_2087_n_0
    );
power_avg_inferred_i_2088: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum(0),
      I1 => power_avg_inferred_i_2156_n_6,
      I2 => power_avg_inferred_i_2157_n_6,
      I3 => power_avg_inferred_i_2084_n_0,
      O => power_avg_inferred_i_2088_n_0
    );
power_avg_inferred_i_2089: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2151_n_0,
      CO(3) => power_avg_inferred_i_2089_n_0,
      CO(2) => power_avg_inferred_i_2089_n_1,
      CO(1) => power_avg_inferred_i_2089_n_2,
      CO(0) => power_avg_inferred_i_2089_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1021_n_0,
      DI(2) => power_avg_inferred_i_1022_n_0,
      DI(1) => power_avg_inferred_i_1023_n_0,
      DI(0) => power_avg_inferred_i_1024_n_0,
      O(3) => power_avg_inferred_i_2089_n_4,
      O(2) => power_avg_inferred_i_2089_n_5,
      O(1) => power_avg_inferred_i_2089_n_6,
      O(0) => power_avg_inferred_i_2089_n_7,
      S(3) => power_avg_inferred_i_2158_n_0,
      S(2) => power_avg_inferred_i_2159_n_0,
      S(1) => power_avg_inferred_i_2160_n_0,
      S(0) => power_avg_inferred_i_2161_n_0
    );
power_avg_inferred_i_209: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_480_n_5,
      I1 => power_avg_inferred_i_481_n_5,
      I2 => power_avg_inferred_i_482_n_5,
      I3 => power_avg_inferred_i_205_n_0,
      O => power_avg_inferred_i_209_n_0
    );
power_avg_inferred_i_2090: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_2089_n_4,
      I1 => power_avg_inferred_i_2162_n_4,
      O => power_avg_inferred_i_2090_n_0
    );
power_avg_inferred_i_2091: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_2089_n_5,
      I1 => power_avg_inferred_i_2162_n_5,
      O => power_avg_inferred_i_2091_n_0
    );
power_avg_inferred_i_2092: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_2089_n_6,
      I1 => power_avg_inferred_i_2162_n_6,
      O => power_avg_inferred_i_2092_n_0
    );
power_avg_inferred_i_2093: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_2089_n_7,
      I1 => power_avg_inferred_i_2162_n_7,
      O => power_avg_inferred_i_2093_n_0
    );
power_avg_inferred_i_2094: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => power_avg_inferred_i_2094_n_0,
      CO(2) => power_avg_inferred_i_2094_n_1,
      CO(1) => power_avg_inferred_i_2094_n_2,
      CO(0) => power_avg_inferred_i_2094_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1427_n_0,
      DI(2) => power_avg_inferred_i_2163_n_0,
      DI(1) => power_avg_inferred_i_2164_n_0,
      DI(0) => '0',
      O(3) => power_avg_inferred_i_2094_n_4,
      O(2) => power_avg_inferred_i_2094_n_5,
      O(1) => power_avg_inferred_i_2094_n_6,
      O(0) => NLW_power_avg_inferred_i_2094_O_UNCONNECTED(0),
      S(3) => power_avg_inferred_i_2165_n_0,
      S(2) => power_avg_inferred_i_2166_n_0,
      S(1) => power_avg_inferred_i_2167_n_0,
      S(0) => power_avg_inferred_i_2168_n_0
    );
power_avg_inferred_i_2095: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2156_n_0,
      CO(3) => power_avg_inferred_i_2095_n_0,
      CO(2) => power_avg_inferred_i_2095_n_1,
      CO(1) => power_avg_inferred_i_2095_n_2,
      CO(0) => power_avg_inferred_i_2095_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1109_n_0,
      DI(2) => power_avg_inferred_i_1110_n_0,
      DI(1) => power_avg_inferred_i_1111_n_0,
      DI(0) => power_avg_inferred_i_1112_n_0,
      O(3) => power_avg_inferred_i_2095_n_4,
      O(2) => power_avg_inferred_i_2095_n_5,
      O(1) => power_avg_inferred_i_2095_n_6,
      O(0) => power_avg_inferred_i_2095_n_7,
      S(3) => power_avg_inferred_i_2169_n_0,
      S(2) => power_avg_inferred_i_2170_n_0,
      S(1) => power_avg_inferred_i_2171_n_0,
      S(0) => power_avg_inferred_i_2172_n_0
    );
power_avg_inferred_i_2096: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2157_n_0,
      CO(3) => power_avg_inferred_i_2096_n_0,
      CO(2) => power_avg_inferred_i_2096_n_1,
      CO(1) => power_avg_inferred_i_2096_n_2,
      CO(0) => power_avg_inferred_i_2096_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1117_n_0,
      DI(2) => power_avg_inferred_i_1118_n_0,
      DI(1) => power_avg_inferred_i_1119_n_0,
      DI(0) => power_avg_inferred_i_1120_n_0,
      O(3) => power_avg_inferred_i_2096_n_4,
      O(2) => power_avg_inferred_i_2096_n_5,
      O(1) => power_avg_inferred_i_2096_n_6,
      O(0) => power_avg_inferred_i_2096_n_7,
      S(3) => power_avg_inferred_i_2173_n_0,
      S(2) => power_avg_inferred_i_2174_n_0,
      S(1) => power_avg_inferred_i_2175_n_0,
      S(0) => power_avg_inferred_i_2176_n_0
    );
power_avg_inferred_i_2097: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(29),
      I1 => sum(24),
      I2 => sum(26),
      I3 => sum(25),
      I4 => sum(27),
      I5 => sum(30),
      O => power_avg_inferred_i_2097_n_0
    );
power_avg_inferred_i_2098: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(28),
      I1 => sum(23),
      I2 => sum(25),
      I3 => sum(24),
      I4 => sum(26),
      I5 => sum(29),
      O => power_avg_inferred_i_2098_n_0
    );
power_avg_inferred_i_2099: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(27),
      I1 => sum(22),
      I2 => sum(24),
      I3 => sum(23),
      I4 => sum(25),
      I5 => sum(28),
      O => power_avg_inferred_i_2099_n_0
    );
power_avg_inferred_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => power_avg_inferred_i_45_n_5,
      I1 => power_avg_inferred_i_34_n_2,
      I2 => sum(63),
      I3 => power_avg_inferred_i_35_n_6,
      I4 => power_avg_inferred_i_46_n_4,
      O => power_avg(11)
    );
power_avg_inferred_i_210: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => power_avg_inferred_i_483_n_0,
      I1 => power_avg_inferred_i_484_n_2,
      I2 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_210_n_0
    );
power_avg_inferred_i_2100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(26),
      I1 => sum(21),
      I2 => sum(23),
      I3 => sum(22),
      I4 => sum(24),
      I5 => sum(27),
      O => power_avg_inferred_i_2100_n_0
    );
power_avg_inferred_i_2101: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2162_n_0,
      CO(3) => power_avg_inferred_i_2101_n_0,
      CO(2) => power_avg_inferred_i_2101_n_1,
      CO(1) => power_avg_inferred_i_2101_n_2,
      CO(0) => power_avg_inferred_i_2101_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_962_n_0,
      DI(2) => power_avg_inferred_i_963_n_0,
      DI(1) => power_avg_inferred_i_964_n_0,
      DI(0) => power_avg_inferred_i_965_n_0,
      O(3) => power_avg_inferred_i_2101_n_4,
      O(2) => power_avg_inferred_i_2101_n_5,
      O(1) => power_avg_inferred_i_2101_n_6,
      O(0) => power_avg_inferred_i_2101_n_7,
      S(3) => power_avg_inferred_i_2177_n_0,
      S(2) => power_avg_inferred_i_2178_n_0,
      S(1) => power_avg_inferred_i_2179_n_0,
      S(0) => power_avg_inferred_i_2180_n_0
    );
power_avg_inferred_i_2102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(9),
      I1 => sum(4),
      I2 => sum(6),
      I3 => sum(5),
      I4 => sum(7),
      I5 => sum(10),
      O => power_avg_inferred_i_2102_n_0
    );
power_avg_inferred_i_2103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(8),
      I1 => sum(3),
      I2 => sum(5),
      I3 => sum(4),
      I4 => sum(6),
      I5 => sum(9),
      O => power_avg_inferred_i_2103_n_0
    );
power_avg_inferred_i_2104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(7),
      I1 => sum(2),
      I2 => sum(4),
      I3 => sum(3),
      I4 => sum(5),
      I5 => sum(8),
      O => power_avg_inferred_i_2104_n_0
    );
power_avg_inferred_i_2105: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(6),
      I1 => sum(1),
      I2 => sum(3),
      I3 => sum(2),
      I4 => sum(4),
      I5 => sum(7),
      O => power_avg_inferred_i_2105_n_0
    );
power_avg_inferred_i_2106: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(12),
      I1 => sum(10),
      I2 => sum(14),
      I3 => sum(15),
      I4 => sum(11),
      I5 => sum(13),
      O => power_avg_inferred_i_2106_n_0
    );
power_avg_inferred_i_2107: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(11),
      I1 => sum(9),
      I2 => sum(13),
      I3 => sum(14),
      I4 => sum(10),
      I5 => sum(12),
      O => power_avg_inferred_i_2107_n_0
    );
power_avg_inferred_i_2108: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(10),
      I1 => sum(8),
      I2 => sum(12),
      I3 => sum(13),
      I4 => sum(9),
      I5 => sum(11),
      O => power_avg_inferred_i_2108_n_0
    );
power_avg_inferred_i_2109: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(9),
      I1 => sum(7),
      I2 => sum(11),
      I3 => sum(12),
      I4 => sum(8),
      I5 => sum(10),
      O => power_avg_inferred_i_2109_n_0
    );
power_avg_inferred_i_211: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => power_avg_inferred_i_484_n_2,
      I1 => power_avg_inferred_i_483_n_5,
      I2 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_211_n_0
    );
power_avg_inferred_i_2110: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(21),
      I1 => sum(16),
      I2 => sum(18),
      I3 => sum(17),
      I4 => sum(19),
      I5 => sum(22),
      O => power_avg_inferred_i_2110_n_0
    );
power_avg_inferred_i_2111: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(20),
      I1 => sum(15),
      I2 => sum(17),
      I3 => sum(16),
      I4 => sum(18),
      I5 => sum(21),
      O => power_avg_inferred_i_2111_n_0
    );
power_avg_inferred_i_2112: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(19),
      I1 => sum(14),
      I2 => sum(16),
      I3 => sum(15),
      I4 => sum(17),
      I5 => sum(20),
      O => power_avg_inferred_i_2112_n_0
    );
power_avg_inferred_i_2113: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(18),
      I1 => sum(13),
      I2 => sum(15),
      I3 => sum(14),
      I4 => sum(16),
      I5 => sum(19),
      O => power_avg_inferred_i_2113_n_0
    );
power_avg_inferred_i_2114: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(24),
      I1 => sum(22),
      I2 => sum(26),
      I3 => sum(27),
      I4 => sum(23),
      I5 => sum(25),
      O => power_avg_inferred_i_2114_n_0
    );
power_avg_inferred_i_2115: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(23),
      I1 => sum(21),
      I2 => sum(25),
      I3 => sum(26),
      I4 => sum(22),
      I5 => sum(24),
      O => power_avg_inferred_i_2115_n_0
    );
power_avg_inferred_i_2116: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(22),
      I1 => sum(20),
      I2 => sum(24),
      I3 => sum(25),
      I4 => sum(21),
      I5 => sum(23),
      O => power_avg_inferred_i_2116_n_0
    );
power_avg_inferred_i_2117: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(21),
      I1 => sum(19),
      I2 => sum(23),
      I3 => sum(24),
      I4 => sum(20),
      I5 => sum(22),
      O => power_avg_inferred_i_2117_n_0
    );
power_avg_inferred_i_2118: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2181_n_0,
      CO(3) => power_avg_inferred_i_2118_n_0,
      CO(2) => power_avg_inferred_i_2118_n_1,
      CO(1) => power_avg_inferred_i_2118_n_2,
      CO(0) => power_avg_inferred_i_2118_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_2182_n_0,
      DI(2) => power_avg_inferred_i_2183_n_0,
      DI(1) => power_avg_inferred_i_2184_n_0,
      DI(0) => power_avg_inferred_i_2185_n_0,
      O(3 downto 0) => NLW_power_avg_inferred_i_2118_O_UNCONNECTED(3 downto 0),
      S(3) => power_avg_inferred_i_2186_n_0,
      S(2) => power_avg_inferred_i_2187_n_0,
      S(1) => power_avg_inferred_i_2188_n_0,
      S(0) => power_avg_inferred_i_2189_n_0
    );
power_avg_inferred_i_2119: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_2065_n_5,
      I1 => sum(16),
      O => power_avg_inferred_i_2119_n_0
    );
power_avg_inferred_i_212: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => power_avg_inferred_i_484_n_2,
      I1 => power_avg_inferred_i_483_n_6,
      I2 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_212_n_0
    );
power_avg_inferred_i_2120: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_2065_n_6,
      I1 => sum(15),
      O => power_avg_inferred_i_2120_n_0
    );
power_avg_inferred_i_2121: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_2065_n_7,
      I1 => sum(14),
      O => power_avg_inferred_i_2121_n_0
    );
power_avg_inferred_i_2122: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_2127_n_4,
      I1 => sum(13),
      O => power_avg_inferred_i_2122_n_0
    );
power_avg_inferred_i_2123: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(16),
      I1 => power_avg_inferred_i_2065_n_5,
      I2 => power_avg_inferred_i_2065_n_4,
      I3 => sum(17),
      O => power_avg_inferred_i_2123_n_0
    );
power_avg_inferred_i_2124: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(15),
      I1 => power_avg_inferred_i_2065_n_6,
      I2 => power_avg_inferred_i_2065_n_5,
      I3 => sum(16),
      O => power_avg_inferred_i_2124_n_0
    );
power_avg_inferred_i_2125: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(14),
      I1 => power_avg_inferred_i_2065_n_7,
      I2 => power_avg_inferred_i_2065_n_6,
      I3 => sum(15),
      O => power_avg_inferred_i_2125_n_0
    );
power_avg_inferred_i_2126: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(13),
      I1 => power_avg_inferred_i_2127_n_4,
      I2 => power_avg_inferred_i_2065_n_7,
      I3 => sum(14),
      O => power_avg_inferred_i_2126_n_0
    );
power_avg_inferred_i_2127: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2190_n_0,
      CO(3) => power_avg_inferred_i_2127_n_0,
      CO(2) => power_avg_inferred_i_2127_n_1,
      CO(1) => power_avg_inferred_i_2127_n_2,
      CO(0) => power_avg_inferred_i_2127_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_45_n_4,
      DI(2) => power_avg_inferred_i_45_n_5,
      DI(1) => power_avg_inferred_i_45_n_6,
      DI(0) => power_avg_inferred_i_45_n_7,
      O(3) => power_avg_inferred_i_2127_n_4,
      O(2) => power_avg_inferred_i_2127_n_5,
      O(1) => power_avg_inferred_i_2127_n_6,
      O(0) => power_avg_inferred_i_2127_n_7,
      S(3) => power_avg_inferred_i_2191_n_0,
      S(2) => power_avg_inferred_i_2192_n_0,
      S(1) => power_avg_inferred_i_2193_n_0,
      S(0) => power_avg_inferred_i_2194_n_0
    );
power_avg_inferred_i_2128: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_43_n_4,
      I1 => power_avg_inferred_i_43_n_6,
      O => power_avg_inferred_i_2128_n_0
    );
power_avg_inferred_i_2129: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_43_n_5,
      I1 => power_avg_inferred_i_43_n_7,
      O => power_avg_inferred_i_2129_n_0
    );
power_avg_inferred_i_213: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => power_avg_inferred_i_484_n_2,
      I1 => power_avg_inferred_i_483_n_7,
      I2 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_213_n_0
    );
power_avg_inferred_i_2130: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_43_n_6,
      I1 => power_avg_inferred_i_45_n_4,
      O => power_avg_inferred_i_2130_n_0
    );
power_avg_inferred_i_2131: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_43_n_7,
      I1 => power_avg_inferred_i_45_n_5,
      O => power_avg_inferred_i_2131_n_0
    );
power_avg_inferred_i_2132: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => sum(3),
      I1 => sum(0),
      I2 => power_avg_inferred_i_2141_n_7,
      O => power_avg_inferred_i_2132_n_0
    );
power_avg_inferred_i_2133: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sum(2),
      I1 => power_avg_inferred_i_2195_n_4,
      O => power_avg_inferred_i_2133_n_0
    );
power_avg_inferred_i_2134: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sum(1),
      I1 => power_avg_inferred_i_2195_n_5,
      O => power_avg_inferred_i_2134_n_0
    );
power_avg_inferred_i_2135: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => power_avg_inferred_i_2196_n_7,
      I1 => power_avg_inferred_i_2195_n_6,
      O => power_avg_inferred_i_2135_n_0
    );
power_avg_inferred_i_2136: unisim.vcomponents.LUT5
    generic map(
      INIT => X"609F9F60"
    )
        port map (
      I0 => sum(3),
      I1 => sum(0),
      I2 => power_avg_inferred_i_2141_n_7,
      I3 => power_avg_inferred_i_2141_n_6,
      I4 => power_avg_inferred_i_2142_n_6,
      O => power_avg_inferred_i_2136_n_0
    );
power_avg_inferred_i_2137: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => sum(2),
      I1 => power_avg_inferred_i_2195_n_4,
      I2 => power_avg_inferred_i_2141_n_7,
      I3 => sum(3),
      I4 => sum(0),
      O => power_avg_inferred_i_2137_n_0
    );
power_avg_inferred_i_2138: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => sum(1),
      I1 => power_avg_inferred_i_2195_n_5,
      I2 => power_avg_inferred_i_2195_n_4,
      I3 => sum(2),
      O => power_avg_inferred_i_2138_n_0
    );
power_avg_inferred_i_2139: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => power_avg_inferred_i_2196_n_7,
      I1 => power_avg_inferred_i_2195_n_6,
      I2 => power_avg_inferred_i_2195_n_5,
      I3 => sum(1),
      O => power_avg_inferred_i_2139_n_0
    );
power_avg_inferred_i_214: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_210_n_0,
      I1 => power_avg_inferred_i_484_n_2,
      I2 => power_avg_inferred_i_483_n_0,
      I3 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_214_n_0
    );
power_avg_inferred_i_2140: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2142_n_0,
      CO(3) => power_avg_inferred_i_2140_n_0,
      CO(2) => power_avg_inferred_i_2140_n_1,
      CO(1) => power_avg_inferred_i_2140_n_2,
      CO(0) => power_avg_inferred_i_2140_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1247_n_0,
      DI(2) => power_avg_inferred_i_1248_n_0,
      DI(1) => power_avg_inferred_i_1249_n_0,
      DI(0) => power_avg_inferred_i_1250_n_0,
      O(3) => power_avg_inferred_i_2140_n_4,
      O(2) => power_avg_inferred_i_2140_n_5,
      O(1) => power_avg_inferred_i_2140_n_6,
      O(0) => power_avg_inferred_i_2140_n_7,
      S(3) => power_avg_inferred_i_2197_n_0,
      S(2) => power_avg_inferred_i_2198_n_0,
      S(1) => power_avg_inferred_i_2199_n_0,
      S(0) => power_avg_inferred_i_2200_n_0
    );
power_avg_inferred_i_2141: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2195_n_0,
      CO(3) => power_avg_inferred_i_2141_n_0,
      CO(2) => power_avg_inferred_i_2141_n_1,
      CO(1) => power_avg_inferred_i_2141_n_2,
      CO(0) => power_avg_inferred_i_2141_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_2201_n_4,
      DI(2) => power_avg_inferred_i_2201_n_5,
      DI(1) => power_avg_inferred_i_2201_n_6,
      DI(0) => power_avg_inferred_i_2201_n_7,
      O(3) => power_avg_inferred_i_2141_n_4,
      O(2) => power_avg_inferred_i_2141_n_5,
      O(1) => power_avg_inferred_i_2141_n_6,
      O(0) => power_avg_inferred_i_2141_n_7,
      S(3) => power_avg_inferred_i_2202_n_0,
      S(2) => power_avg_inferred_i_2203_n_0,
      S(1) => power_avg_inferred_i_2204_n_0,
      S(0) => power_avg_inferred_i_2205_n_0
    );
power_avg_inferred_i_2142: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => power_avg_inferred_i_2142_n_0,
      CO(2) => power_avg_inferred_i_2142_n_1,
      CO(1) => power_avg_inferred_i_2142_n_2,
      CO(0) => power_avg_inferred_i_2142_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1427_n_0,
      DI(2) => power_avg_inferred_i_2206_n_0,
      DI(1) => power_avg_inferred_i_2207_n_0,
      DI(0) => '0',
      O(3) => power_avg_inferred_i_2142_n_4,
      O(2) => power_avg_inferred_i_2142_n_5,
      O(1) => power_avg_inferred_i_2142_n_6,
      O(0) => NLW_power_avg_inferred_i_2142_O_UNCONNECTED(0),
      S(3) => power_avg_inferred_i_2208_n_0,
      S(2) => power_avg_inferred_i_2209_n_0,
      S(1) => power_avg_inferred_i_2210_n_0,
      S(0) => power_avg_inferred_i_2211_n_0
    );
power_avg_inferred_i_2143: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => power_avg_inferred_i_2140_n_4,
      I1 => power_avg_inferred_i_2212_n_4,
      O => power_avg_inferred_i_2143_n_0
    );
power_avg_inferred_i_2144: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => power_avg_inferred_i_2140_n_5,
      I1 => power_avg_inferred_i_2212_n_5,
      O => power_avg_inferred_i_2144_n_0
    );
power_avg_inferred_i_2145: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => power_avg_inferred_i_2140_n_6,
      I1 => power_avg_inferred_i_2212_n_6,
      O => power_avg_inferred_i_2145_n_0
    );
power_avg_inferred_i_2146: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => power_avg_inferred_i_2140_n_7,
      I1 => sum(0),
      O => power_avg_inferred_i_2146_n_0
    );
power_avg_inferred_i_2147: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => power_avg_inferred_i_2156_n_7,
      I1 => power_avg_inferred_i_2157_n_7,
      I2 => power_avg_inferred_i_2140_n_4,
      I3 => power_avg_inferred_i_2212_n_4,
      O => power_avg_inferred_i_2147_n_0
    );
power_avg_inferred_i_2148: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => power_avg_inferred_i_2140_n_5,
      I1 => power_avg_inferred_i_2212_n_5,
      I2 => power_avg_inferred_i_2212_n_4,
      I3 => power_avg_inferred_i_2140_n_4,
      O => power_avg_inferred_i_2148_n_0
    );
power_avg_inferred_i_2149: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => power_avg_inferred_i_2140_n_6,
      I1 => power_avg_inferred_i_2212_n_6,
      I2 => power_avg_inferred_i_2212_n_5,
      I3 => power_avg_inferred_i_2140_n_5,
      O => power_avg_inferred_i_2149_n_0
    );
power_avg_inferred_i_215: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_211_n_0,
      I1 => power_avg_inferred_i_484_n_2,
      I2 => power_avg_inferred_i_483_n_0,
      I3 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_215_n_0
    );
power_avg_inferred_i_2150: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => power_avg_inferred_i_2140_n_7,
      I1 => sum(0),
      I2 => power_avg_inferred_i_2212_n_6,
      I3 => power_avg_inferred_i_2140_n_6,
      O => power_avg_inferred_i_2150_n_0
    );
power_avg_inferred_i_2151: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2201_n_0,
      CO(3) => power_avg_inferred_i_2151_n_0,
      CO(2) => power_avg_inferred_i_2151_n_1,
      CO(1) => power_avg_inferred_i_2151_n_2,
      CO(0) => power_avg_inferred_i_2151_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1069_n_0,
      DI(2) => power_avg_inferred_i_1070_n_0,
      DI(1) => power_avg_inferred_i_1071_n_0,
      DI(0) => power_avg_inferred_i_1072_n_0,
      O(3) => power_avg_inferred_i_2151_n_4,
      O(2) => power_avg_inferred_i_2151_n_5,
      O(1) => power_avg_inferred_i_2151_n_6,
      O(0) => power_avg_inferred_i_2151_n_7,
      S(3) => power_avg_inferred_i_2213_n_0,
      S(2) => power_avg_inferred_i_2214_n_0,
      S(1) => power_avg_inferred_i_2215_n_0,
      S(0) => power_avg_inferred_i_2216_n_0
    );
power_avg_inferred_i_2152: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_2151_n_4,
      I1 => power_avg_inferred_i_2217_n_4,
      O => power_avg_inferred_i_2152_n_0
    );
power_avg_inferred_i_2153: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_2151_n_5,
      I1 => power_avg_inferred_i_2217_n_5,
      O => power_avg_inferred_i_2153_n_0
    );
power_avg_inferred_i_2154: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_2151_n_6,
      I1 => power_avg_inferred_i_2217_n_6,
      O => power_avg_inferred_i_2154_n_0
    );
power_avg_inferred_i_2155: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_2151_n_7,
      I1 => power_avg_inferred_i_2217_n_7,
      O => power_avg_inferred_i_2155_n_0
    );
power_avg_inferred_i_2156: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2212_n_0,
      CO(3) => power_avg_inferred_i_2156_n_0,
      CO(2) => power_avg_inferred_i_2156_n_1,
      CO(1) => power_avg_inferred_i_2156_n_2,
      CO(0) => power_avg_inferred_i_2156_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1156_n_0,
      DI(2) => power_avg_inferred_i_1157_n_0,
      DI(1) => power_avg_inferred_i_2218_n_0,
      DI(0) => sum(2),
      O(3) => power_avg_inferred_i_2156_n_4,
      O(2) => power_avg_inferred_i_2156_n_5,
      O(1) => power_avg_inferred_i_2156_n_6,
      O(0) => power_avg_inferred_i_2156_n_7,
      S(3) => power_avg_inferred_i_2219_n_0,
      S(2) => power_avg_inferred_i_2220_n_0,
      S(1) => power_avg_inferred_i_2221_n_0,
      S(0) => power_avg_inferred_i_2222_n_0
    );
power_avg_inferred_i_2157: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2140_n_0,
      CO(3) => power_avg_inferred_i_2157_n_0,
      CO(2) => power_avg_inferred_i_2157_n_1,
      CO(1) => power_avg_inferred_i_2157_n_2,
      CO(0) => power_avg_inferred_i_2157_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1163_n_0,
      DI(2) => power_avg_inferred_i_1164_n_0,
      DI(1) => power_avg_inferred_i_1165_n_0,
      DI(0) => power_avg_inferred_i_1166_n_0,
      O(3) => power_avg_inferred_i_2157_n_4,
      O(2) => power_avg_inferred_i_2157_n_5,
      O(1) => power_avg_inferred_i_2157_n_6,
      O(0) => power_avg_inferred_i_2157_n_7,
      S(3) => power_avg_inferred_i_2223_n_0,
      S(2) => power_avg_inferred_i_2224_n_0,
      S(1) => power_avg_inferred_i_2225_n_0,
      S(0) => power_avg_inferred_i_2226_n_0
    );
power_avg_inferred_i_2158: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(25),
      I1 => sum(20),
      I2 => sum(22),
      I3 => sum(21),
      I4 => sum(23),
      I5 => sum(26),
      O => power_avg_inferred_i_2158_n_0
    );
power_avg_inferred_i_2159: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(24),
      I1 => sum(19),
      I2 => sum(21),
      I3 => sum(20),
      I4 => sum(22),
      I5 => sum(25),
      O => power_avg_inferred_i_2159_n_0
    );
power_avg_inferred_i_216: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_484_n_2,
      I1 => power_avg_inferred_i_483_n_5,
      I2 => power_avg_inferred_i_485_n_0,
      I3 => power_avg_inferred_i_212_n_0,
      O => power_avg_inferred_i_216_n_0
    );
power_avg_inferred_i_2160: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(23),
      I1 => sum(18),
      I2 => sum(20),
      I3 => sum(19),
      I4 => sum(21),
      I5 => sum(24),
      O => power_avg_inferred_i_2160_n_0
    );
power_avg_inferred_i_2161: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(22),
      I1 => sum(17),
      I2 => sum(19),
      I3 => sum(18),
      I4 => sum(20),
      I5 => sum(23),
      O => power_avg_inferred_i_2161_n_0
    );
power_avg_inferred_i_2162: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2217_n_0,
      CO(3) => power_avg_inferred_i_2162_n_0,
      CO(2) => power_avg_inferred_i_2162_n_1,
      CO(1) => power_avg_inferred_i_2162_n_2,
      CO(0) => power_avg_inferred_i_2162_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1013_n_0,
      DI(2) => power_avg_inferred_i_1014_n_0,
      DI(1) => power_avg_inferred_i_1015_n_0,
      DI(0) => power_avg_inferred_i_1016_n_0,
      O(3) => power_avg_inferred_i_2162_n_4,
      O(2) => power_avg_inferred_i_2162_n_5,
      O(1) => power_avg_inferred_i_2162_n_6,
      O(0) => power_avg_inferred_i_2162_n_7,
      S(3) => power_avg_inferred_i_2227_n_0,
      S(2) => power_avg_inferred_i_2228_n_0,
      S(1) => power_avg_inferred_i_2229_n_0,
      S(0) => power_avg_inferred_i_2230_n_0
    );
power_avg_inferred_i_2163: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sum(2),
      I1 => sum(0),
      I2 => sum(5),
      O => power_avg_inferred_i_2163_n_0
    );
power_avg_inferred_i_2164: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sum(3),
      I1 => sum(0),
      O => power_avg_inferred_i_2164_n_0
    );
power_avg_inferred_i_2165: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(5),
      I1 => sum(0),
      I2 => sum(2),
      I3 => sum(3),
      I4 => sum(1),
      I5 => sum(6),
      O => power_avg_inferred_i_2165_n_0
    );
power_avg_inferred_i_2166: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => sum(2),
      I1 => sum(0),
      I2 => sum(5),
      I3 => sum(1),
      I4 => sum(4),
      O => power_avg_inferred_i_2166_n_0
    );
power_avg_inferred_i_2167: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => sum(0),
      I1 => sum(3),
      I2 => sum(1),
      I3 => sum(4),
      O => power_avg_inferred_i_2167_n_0
    );
power_avg_inferred_i_2168: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum(3),
      I1 => sum(0),
      O => power_avg_inferred_i_2168_n_0
    );
power_avg_inferred_i_2169: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(8),
      I1 => sum(6),
      I2 => sum(10),
      I3 => sum(11),
      I4 => sum(7),
      I5 => sum(9),
      O => power_avg_inferred_i_2169_n_0
    );
power_avg_inferred_i_217: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_484_n_2,
      I1 => power_avg_inferred_i_483_n_6,
      I2 => power_avg_inferred_i_485_n_0,
      I3 => power_avg_inferred_i_213_n_0,
      O => power_avg_inferred_i_217_n_0
    );
power_avg_inferred_i_2170: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(7),
      I1 => sum(5),
      I2 => sum(9),
      I3 => sum(10),
      I4 => sum(6),
      I5 => sum(8),
      O => power_avg_inferred_i_2170_n_0
    );
power_avg_inferred_i_2171: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(6),
      I1 => sum(4),
      I2 => sum(8),
      I3 => sum(9),
      I4 => sum(5),
      I5 => sum(7),
      O => power_avg_inferred_i_2171_n_0
    );
power_avg_inferred_i_2172: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(5),
      I1 => sum(3),
      I2 => sum(7),
      I3 => sum(8),
      I4 => sum(4),
      I5 => sum(6),
      O => power_avg_inferred_i_2172_n_0
    );
power_avg_inferred_i_2173: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(17),
      I1 => sum(12),
      I2 => sum(14),
      I3 => sum(13),
      I4 => sum(15),
      I5 => sum(18),
      O => power_avg_inferred_i_2173_n_0
    );
power_avg_inferred_i_2174: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(16),
      I1 => sum(11),
      I2 => sum(13),
      I3 => sum(12),
      I4 => sum(14),
      I5 => sum(17),
      O => power_avg_inferred_i_2174_n_0
    );
power_avg_inferred_i_2175: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(15),
      I1 => sum(10),
      I2 => sum(12),
      I3 => sum(11),
      I4 => sum(13),
      I5 => sum(16),
      O => power_avg_inferred_i_2175_n_0
    );
power_avg_inferred_i_2176: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(14),
      I1 => sum(9),
      I2 => sum(11),
      I3 => sum(10),
      I4 => sum(12),
      I5 => sum(15),
      O => power_avg_inferred_i_2176_n_0
    );
power_avg_inferred_i_2177: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(20),
      I1 => sum(18),
      I2 => sum(22),
      I3 => sum(23),
      I4 => sum(19),
      I5 => sum(21),
      O => power_avg_inferred_i_2177_n_0
    );
power_avg_inferred_i_2178: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(19),
      I1 => sum(17),
      I2 => sum(21),
      I3 => sum(22),
      I4 => sum(18),
      I5 => sum(20),
      O => power_avg_inferred_i_2178_n_0
    );
power_avg_inferred_i_2179: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(18),
      I1 => sum(16),
      I2 => sum(20),
      I3 => sum(21),
      I4 => sum(17),
      I5 => sum(19),
      O => power_avg_inferred_i_2179_n_0
    );
power_avg_inferred_i_218: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_474_n_7,
      I1 => power_avg_inferred_i_475_n_7,
      I2 => power_avg_inferred_i_476_n_7,
      O => power_avg_inferred_i_218_n_0
    );
power_avg_inferred_i_2180: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(17),
      I1 => sum(15),
      I2 => sum(19),
      I3 => sum(20),
      I4 => sum(16),
      I5 => sum(18),
      O => power_avg_inferred_i_2180_n_0
    );
power_avg_inferred_i_2181: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2231_n_0,
      CO(3) => power_avg_inferred_i_2181_n_0,
      CO(2) => power_avg_inferred_i_2181_n_1,
      CO(1) => power_avg_inferred_i_2181_n_2,
      CO(0) => power_avg_inferred_i_2181_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_2232_n_0,
      DI(2) => power_avg_inferred_i_2233_n_0,
      DI(1) => power_avg_inferred_i_2234_n_0,
      DI(0) => power_avg_inferred_i_2235_n_0,
      O(3 downto 0) => NLW_power_avg_inferred_i_2181_O_UNCONNECTED(3 downto 0),
      S(3) => power_avg_inferred_i_2236_n_0,
      S(2) => power_avg_inferred_i_2237_n_0,
      S(1) => power_avg_inferred_i_2238_n_0,
      S(0) => power_avg_inferred_i_2239_n_0
    );
power_avg_inferred_i_2182: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_2127_n_5,
      I1 => sum(12),
      O => power_avg_inferred_i_2182_n_0
    );
power_avg_inferred_i_2183: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_2127_n_6,
      I1 => sum(11),
      O => power_avg_inferred_i_2183_n_0
    );
power_avg_inferred_i_2184: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_2127_n_7,
      I1 => sum(10),
      O => power_avg_inferred_i_2184_n_0
    );
power_avg_inferred_i_2185: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_2190_n_4,
      I1 => sum(9),
      O => power_avg_inferred_i_2185_n_0
    );
power_avg_inferred_i_2186: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(12),
      I1 => power_avg_inferred_i_2127_n_5,
      I2 => power_avg_inferred_i_2127_n_4,
      I3 => sum(13),
      O => power_avg_inferred_i_2186_n_0
    );
power_avg_inferred_i_2187: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(11),
      I1 => power_avg_inferred_i_2127_n_6,
      I2 => power_avg_inferred_i_2127_n_5,
      I3 => sum(12),
      O => power_avg_inferred_i_2187_n_0
    );
power_avg_inferred_i_2188: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(10),
      I1 => power_avg_inferred_i_2127_n_7,
      I2 => power_avg_inferred_i_2127_n_6,
      I3 => sum(11),
      O => power_avg_inferred_i_2188_n_0
    );
power_avg_inferred_i_2189: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(9),
      I1 => power_avg_inferred_i_2190_n_4,
      I2 => power_avg_inferred_i_2127_n_7,
      I3 => sum(10),
      O => power_avg_inferred_i_2189_n_0
    );
power_avg_inferred_i_219: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_486_n_4,
      I1 => power_avg_inferred_i_487_n_4,
      I2 => power_avg_inferred_i_488_n_4,
      O => power_avg_inferred_i_219_n_0
    );
power_avg_inferred_i_2190: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2240_n_0,
      CO(3) => power_avg_inferred_i_2190_n_0,
      CO(2) => power_avg_inferred_i_2190_n_1,
      CO(1) => power_avg_inferred_i_2190_n_2,
      CO(0) => power_avg_inferred_i_2190_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_47_n_4,
      DI(2) => power_avg_inferred_i_47_n_5,
      DI(1) => power_avg_inferred_i_47_n_6,
      DI(0) => power_avg_inferred_i_47_n_7,
      O(3) => power_avg_inferred_i_2190_n_4,
      O(2) => power_avg_inferred_i_2190_n_5,
      O(1) => power_avg_inferred_i_2190_n_6,
      O(0) => power_avg_inferred_i_2190_n_7,
      S(3) => power_avg_inferred_i_2241_n_0,
      S(2) => power_avg_inferred_i_2242_n_0,
      S(1) => power_avg_inferred_i_2243_n_0,
      S(0) => power_avg_inferred_i_2244_n_0
    );
power_avg_inferred_i_2191: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_45_n_4,
      I1 => power_avg_inferred_i_45_n_6,
      O => power_avg_inferred_i_2191_n_0
    );
power_avg_inferred_i_2192: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_45_n_5,
      I1 => power_avg_inferred_i_45_n_7,
      O => power_avg_inferred_i_2192_n_0
    );
power_avg_inferred_i_2193: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_45_n_6,
      I1 => power_avg_inferred_i_47_n_4,
      O => power_avg_inferred_i_2193_n_0
    );
power_avg_inferred_i_2194: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_45_n_7,
      I1 => power_avg_inferred_i_47_n_5,
      O => power_avg_inferred_i_2194_n_0
    );
power_avg_inferred_i_2195: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2245_n_0,
      CO(3) => power_avg_inferred_i_2195_n_0,
      CO(2) => power_avg_inferred_i_2195_n_1,
      CO(1) => power_avg_inferred_i_2195_n_2,
      CO(0) => power_avg_inferred_i_2195_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_2246_n_4,
      DI(2) => power_avg_inferred_i_2246_n_5,
      DI(1) => power_avg_inferred_i_2246_n_6,
      DI(0) => power_avg_inferred_i_2246_n_7,
      O(3) => power_avg_inferred_i_2195_n_4,
      O(2) => power_avg_inferred_i_2195_n_5,
      O(1) => power_avg_inferred_i_2195_n_6,
      O(0) => NLW_power_avg_inferred_i_2195_O_UNCONNECTED(0),
      S(3) => power_avg_inferred_i_2247_n_0,
      S(2) => power_avg_inferred_i_2248_n_0,
      S(1) => power_avg_inferred_i_2249_n_0,
      S(0) => power_avg_inferred_i_2250_n_0
    );
power_avg_inferred_i_2196: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => power_avg_inferred_i_2196_n_0,
      CO(2) => power_avg_inferred_i_2196_n_1,
      CO(1) => power_avg_inferred_i_2196_n_2,
      CO(0) => power_avg_inferred_i_2196_n_3,
      CYINIT => '0',
      DI(3 downto 2) => sum(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3) => power_avg_inferred_i_2196_n_4,
      O(2) => power_avg_inferred_i_2196_n_5,
      O(1) => power_avg_inferred_i_2196_n_6,
      O(0) => power_avg_inferred_i_2196_n_7,
      S(3) => power_avg_inferred_i_2251_n_0,
      S(2) => power_avg_inferred_i_2252_n_0,
      S(1) => power_avg_inferred_i_2253_n_0,
      S(0) => sum(0)
    );
power_avg_inferred_i_2197: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(9),
      I1 => sum(4),
      I2 => sum(6),
      I3 => sum(5),
      I4 => sum(7),
      I5 => sum(10),
      O => power_avg_inferred_i_2197_n_0
    );
power_avg_inferred_i_2198: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(8),
      I1 => sum(3),
      I2 => sum(5),
      I3 => sum(4),
      I4 => sum(6),
      I5 => sum(9),
      O => power_avg_inferred_i_2198_n_0
    );
power_avg_inferred_i_2199: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(7),
      I1 => sum(2),
      I2 => sum(4),
      I3 => sum(3),
      I4 => sum(5),
      I5 => sum(8),
      O => power_avg_inferred_i_2199_n_0
    );
power_avg_inferred_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => power_avg_inferred_i_45_n_6,
      I1 => power_avg_inferred_i_34_n_2,
      I2 => sum(63),
      I3 => power_avg_inferred_i_35_n_6,
      I4 => power_avg_inferred_i_46_n_5,
      O => power_avg(10)
    );
power_avg_inferred_i_220: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_486_n_5,
      I1 => power_avg_inferred_i_487_n_5,
      I2 => power_avg_inferred_i_488_n_5,
      O => power_avg_inferred_i_220_n_0
    );
power_avg_inferred_i_2200: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(6),
      I1 => sum(1),
      I2 => sum(3),
      I3 => sum(2),
      I4 => sum(4),
      I5 => sum(7),
      O => power_avg_inferred_i_2200_n_0
    );
power_avg_inferred_i_2201: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2246_n_0,
      CO(3) => power_avg_inferred_i_2201_n_0,
      CO(2) => power_avg_inferred_i_2201_n_1,
      CO(1) => power_avg_inferred_i_2201_n_2,
      CO(0) => power_avg_inferred_i_2201_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1117_n_0,
      DI(2) => power_avg_inferred_i_1118_n_0,
      DI(1) => power_avg_inferred_i_1119_n_0,
      DI(0) => power_avg_inferred_i_1120_n_0,
      O(3) => power_avg_inferred_i_2201_n_4,
      O(2) => power_avg_inferred_i_2201_n_5,
      O(1) => power_avg_inferred_i_2201_n_6,
      O(0) => power_avg_inferred_i_2201_n_7,
      S(3) => power_avg_inferred_i_2254_n_0,
      S(2) => power_avg_inferred_i_2255_n_0,
      S(1) => power_avg_inferred_i_2256_n_0,
      S(0) => power_avg_inferred_i_2257_n_0
    );
power_avg_inferred_i_2202: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_2201_n_4,
      I1 => power_avg_inferred_i_2258_n_4,
      O => power_avg_inferred_i_2202_n_0
    );
power_avg_inferred_i_2203: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_2201_n_5,
      I1 => power_avg_inferred_i_2258_n_5,
      O => power_avg_inferred_i_2203_n_0
    );
power_avg_inferred_i_2204: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_2201_n_6,
      I1 => power_avg_inferred_i_2258_n_6,
      O => power_avg_inferred_i_2204_n_0
    );
power_avg_inferred_i_2205: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_2201_n_7,
      I1 => power_avg_inferred_i_2258_n_7,
      O => power_avg_inferred_i_2205_n_0
    );
power_avg_inferred_i_2206: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sum(2),
      I1 => sum(0),
      I2 => sum(5),
      O => power_avg_inferred_i_2206_n_0
    );
power_avg_inferred_i_2207: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sum(3),
      I1 => sum(0),
      O => power_avg_inferred_i_2207_n_0
    );
power_avg_inferred_i_2208: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(5),
      I1 => sum(0),
      I2 => sum(2),
      I3 => sum(3),
      I4 => sum(1),
      I5 => sum(6),
      O => power_avg_inferred_i_2208_n_0
    );
power_avg_inferred_i_2209: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => sum(2),
      I1 => sum(0),
      I2 => sum(5),
      I3 => sum(1),
      I4 => sum(4),
      O => power_avg_inferred_i_2209_n_0
    );
power_avg_inferred_i_221: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_486_n_6,
      I1 => power_avg_inferred_i_487_n_6,
      I2 => power_avg_inferred_i_488_n_6,
      O => power_avg_inferred_i_221_n_0
    );
power_avg_inferred_i_2210: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => sum(0),
      I1 => sum(3),
      I2 => sum(1),
      I3 => sum(4),
      O => power_avg_inferred_i_2210_n_0
    );
power_avg_inferred_i_2211: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum(3),
      I1 => sum(0),
      O => power_avg_inferred_i_2211_n_0
    );
power_avg_inferred_i_2212: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => power_avg_inferred_i_2212_n_0,
      CO(2) => power_avg_inferred_i_2212_n_1,
      CO(1) => power_avg_inferred_i_2212_n_2,
      CO(0) => power_avg_inferred_i_2212_n_3,
      CYINIT => '0',
      DI(3 downto 2) => sum(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3) => power_avg_inferred_i_2212_n_4,
      O(2) => power_avg_inferred_i_2212_n_5,
      O(1) => power_avg_inferred_i_2212_n_6,
      O(0) => NLW_power_avg_inferred_i_2212_O_UNCONNECTED(0),
      S(3) => power_avg_inferred_i_2259_n_0,
      S(2) => power_avg_inferred_i_2260_n_0,
      S(1) => power_avg_inferred_i_2261_n_0,
      S(0) => sum(0)
    );
power_avg_inferred_i_2213: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(21),
      I1 => sum(16),
      I2 => sum(18),
      I3 => sum(17),
      I4 => sum(19),
      I5 => sum(22),
      O => power_avg_inferred_i_2213_n_0
    );
power_avg_inferred_i_2214: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(20),
      I1 => sum(15),
      I2 => sum(17),
      I3 => sum(16),
      I4 => sum(18),
      I5 => sum(21),
      O => power_avg_inferred_i_2214_n_0
    );
power_avg_inferred_i_2215: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(19),
      I1 => sum(14),
      I2 => sum(16),
      I3 => sum(15),
      I4 => sum(17),
      I5 => sum(20),
      O => power_avg_inferred_i_2215_n_0
    );
power_avg_inferred_i_2216: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(18),
      I1 => sum(13),
      I2 => sum(15),
      I3 => sum(14),
      I4 => sum(16),
      I5 => sum(19),
      O => power_avg_inferred_i_2216_n_0
    );
power_avg_inferred_i_2217: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2258_n_0,
      CO(3) => power_avg_inferred_i_2217_n_0,
      CO(2) => power_avg_inferred_i_2217_n_1,
      CO(1) => power_avg_inferred_i_2217_n_2,
      CO(0) => power_avg_inferred_i_2217_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1061_n_0,
      DI(2) => power_avg_inferred_i_1062_n_0,
      DI(1) => power_avg_inferred_i_1063_n_0,
      DI(0) => power_avg_inferred_i_1064_n_0,
      O(3) => power_avg_inferred_i_2217_n_4,
      O(2) => power_avg_inferred_i_2217_n_5,
      O(1) => power_avg_inferred_i_2217_n_6,
      O(0) => power_avg_inferred_i_2217_n_7,
      S(3) => power_avg_inferred_i_2262_n_0,
      S(2) => power_avg_inferred_i_2263_n_0,
      S(1) => power_avg_inferred_i_2264_n_0,
      S(0) => power_avg_inferred_i_2265_n_0
    );
power_avg_inferred_i_2218: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sum(5),
      I1 => sum(1),
      I2 => sum(3),
      O => power_avg_inferred_i_2218_n_0
    );
power_avg_inferred_i_2219: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(4),
      I1 => sum(2),
      I2 => sum(6),
      I3 => sum(7),
      I4 => sum(3),
      I5 => sum(5),
      O => power_avg_inferred_i_2219_n_0
    );
power_avg_inferred_i_222: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_474_n_6,
      I1 => power_avg_inferred_i_475_n_6,
      I2 => power_avg_inferred_i_476_n_6,
      I3 => power_avg_inferred_i_218_n_0,
      O => power_avg_inferred_i_222_n_0
    );
power_avg_inferred_i_2220: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(3),
      I1 => sum(1),
      I2 => sum(5),
      I3 => sum(6),
      I4 => sum(2),
      I5 => sum(4),
      O => power_avg_inferred_i_2220_n_0
    );
power_avg_inferred_i_2221: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => sum(5),
      I1 => sum(1),
      I2 => sum(3),
      I3 => sum(4),
      I4 => sum(0),
      O => power_avg_inferred_i_2221_n_0
    );
power_avg_inferred_i_2222: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sum(0),
      I1 => sum(4),
      I2 => sum(2),
      O => power_avg_inferred_i_2222_n_0
    );
power_avg_inferred_i_2223: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(13),
      I1 => sum(8),
      I2 => sum(10),
      I3 => sum(9),
      I4 => sum(11),
      I5 => sum(14),
      O => power_avg_inferred_i_2223_n_0
    );
power_avg_inferred_i_2224: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(12),
      I1 => sum(7),
      I2 => sum(9),
      I3 => sum(8),
      I4 => sum(10),
      I5 => sum(13),
      O => power_avg_inferred_i_2224_n_0
    );
power_avg_inferred_i_2225: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(11),
      I1 => sum(6),
      I2 => sum(8),
      I3 => sum(7),
      I4 => sum(9),
      I5 => sum(12),
      O => power_avg_inferred_i_2225_n_0
    );
power_avg_inferred_i_2226: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(10),
      I1 => sum(5),
      I2 => sum(7),
      I3 => sum(6),
      I4 => sum(8),
      I5 => sum(11),
      O => power_avg_inferred_i_2226_n_0
    );
power_avg_inferred_i_2227: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(16),
      I1 => sum(14),
      I2 => sum(18),
      I3 => sum(19),
      I4 => sum(15),
      I5 => sum(17),
      O => power_avg_inferred_i_2227_n_0
    );
power_avg_inferred_i_2228: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(15),
      I1 => sum(13),
      I2 => sum(17),
      I3 => sum(18),
      I4 => sum(14),
      I5 => sum(16),
      O => power_avg_inferred_i_2228_n_0
    );
power_avg_inferred_i_2229: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(14),
      I1 => sum(12),
      I2 => sum(16),
      I3 => sum(17),
      I4 => sum(13),
      I5 => sum(15),
      O => power_avg_inferred_i_2229_n_0
    );
power_avg_inferred_i_223: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_474_n_7,
      I1 => power_avg_inferred_i_475_n_7,
      I2 => power_avg_inferred_i_476_n_7,
      I3 => power_avg_inferred_i_219_n_0,
      O => power_avg_inferred_i_223_n_0
    );
power_avg_inferred_i_2230: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(13),
      I1 => sum(11),
      I2 => sum(15),
      I3 => sum(16),
      I4 => sum(12),
      I5 => sum(14),
      O => power_avg_inferred_i_2230_n_0
    );
power_avg_inferred_i_2231: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => power_avg_inferred_i_2231_n_0,
      CO(2) => power_avg_inferred_i_2231_n_1,
      CO(1) => power_avg_inferred_i_2231_n_2,
      CO(0) => power_avg_inferred_i_2231_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_2266_n_0,
      DI(2) => power_avg_inferred_i_2267_n_0,
      DI(1) => power_avg_inferred_i_2268_n_0,
      DI(0) => power_avg_inferred_i_2269_n_0,
      O(3 downto 0) => NLW_power_avg_inferred_i_2231_O_UNCONNECTED(3 downto 0),
      S(3) => power_avg_inferred_i_2270_n_0,
      S(2) => power_avg_inferred_i_2271_n_0,
      S(1) => power_avg_inferred_i_2272_n_0,
      S(0) => power_avg_inferred_i_2273_n_0
    );
power_avg_inferred_i_2232: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_2190_n_5,
      I1 => sum(8),
      O => power_avg_inferred_i_2232_n_0
    );
power_avg_inferred_i_2233: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_2190_n_6,
      I1 => sum(7),
      O => power_avg_inferred_i_2233_n_0
    );
power_avg_inferred_i_2234: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_2190_n_7,
      I1 => sum(6),
      O => power_avg_inferred_i_2234_n_0
    );
power_avg_inferred_i_2235: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_2240_n_4,
      I1 => sum(5),
      O => power_avg_inferred_i_2235_n_0
    );
power_avg_inferred_i_2236: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(8),
      I1 => power_avg_inferred_i_2190_n_5,
      I2 => power_avg_inferred_i_2190_n_4,
      I3 => sum(9),
      O => power_avg_inferred_i_2236_n_0
    );
power_avg_inferred_i_2237: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(7),
      I1 => power_avg_inferred_i_2190_n_6,
      I2 => power_avg_inferred_i_2190_n_5,
      I3 => sum(8),
      O => power_avg_inferred_i_2237_n_0
    );
power_avg_inferred_i_2238: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(6),
      I1 => power_avg_inferred_i_2190_n_7,
      I2 => power_avg_inferred_i_2190_n_6,
      I3 => sum(7),
      O => power_avg_inferred_i_2238_n_0
    );
power_avg_inferred_i_2239: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(5),
      I1 => power_avg_inferred_i_2240_n_4,
      I2 => power_avg_inferred_i_2190_n_7,
      I3 => sum(6),
      O => power_avg_inferred_i_2239_n_0
    );
power_avg_inferred_i_224: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_486_n_4,
      I1 => power_avg_inferred_i_487_n_4,
      I2 => power_avg_inferred_i_488_n_4,
      I3 => power_avg_inferred_i_220_n_0,
      O => power_avg_inferred_i_224_n_0
    );
power_avg_inferred_i_2240: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => power_avg_inferred_i_2240_n_0,
      CO(2) => power_avg_inferred_i_2240_n_1,
      CO(1) => power_avg_inferred_i_2240_n_2,
      CO(0) => power_avg_inferred_i_2240_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_49_n_4,
      DI(2) => power_avg_inferred_i_49_n_5,
      DI(1) => power_avg_inferred_i_49_n_6,
      DI(0) => '0',
      O(3) => power_avg_inferred_i_2240_n_4,
      O(2) => power_avg_inferred_i_2240_n_5,
      O(1) => power_avg_inferred_i_2240_n_6,
      O(0) => power_avg_inferred_i_2240_n_7,
      S(3) => power_avg_inferred_i_2274_n_0,
      S(2) => power_avg_inferred_i_2275_n_0,
      S(1) => power_avg_inferred_i_2276_n_0,
      S(0) => power_avg_inferred_i_49_n_7
    );
power_avg_inferred_i_2241: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_47_n_4,
      I1 => power_avg_inferred_i_47_n_6,
      O => power_avg_inferred_i_2241_n_0
    );
power_avg_inferred_i_2242: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_47_n_5,
      I1 => power_avg_inferred_i_47_n_7,
      O => power_avg_inferred_i_2242_n_0
    );
power_avg_inferred_i_2243: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_47_n_6,
      I1 => power_avg_inferred_i_49_n_4,
      O => power_avg_inferred_i_2243_n_0
    );
power_avg_inferred_i_2244: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_47_n_7,
      I1 => power_avg_inferred_i_49_n_5,
      O => power_avg_inferred_i_2244_n_0
    );
power_avg_inferred_i_2245: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => power_avg_inferred_i_2245_n_0,
      CO(2) => power_avg_inferred_i_2245_n_1,
      CO(1) => power_avg_inferred_i_2245_n_2,
      CO(0) => power_avg_inferred_i_2245_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_2277_n_4,
      DI(2) => power_avg_inferred_i_2277_n_5,
      DI(1) => power_avg_inferred_i_2277_n_6,
      DI(0) => power_avg_inferred_i_2277_n_7,
      O(3 downto 0) => NLW_power_avg_inferred_i_2245_O_UNCONNECTED(3 downto 0),
      S(3) => power_avg_inferred_i_2278_n_0,
      S(2) => power_avg_inferred_i_2279_n_0,
      S(1) => power_avg_inferred_i_2280_n_0,
      S(0) => power_avg_inferred_i_2281_n_0
    );
power_avg_inferred_i_2246: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2277_n_0,
      CO(3) => power_avg_inferred_i_2246_n_0,
      CO(2) => power_avg_inferred_i_2246_n_1,
      CO(1) => power_avg_inferred_i_2246_n_2,
      CO(0) => power_avg_inferred_i_2246_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1163_n_0,
      DI(2) => power_avg_inferred_i_1164_n_0,
      DI(1) => power_avg_inferred_i_1165_n_0,
      DI(0) => power_avg_inferred_i_1166_n_0,
      O(3) => power_avg_inferred_i_2246_n_4,
      O(2) => power_avg_inferred_i_2246_n_5,
      O(1) => power_avg_inferred_i_2246_n_6,
      O(0) => power_avg_inferred_i_2246_n_7,
      S(3) => power_avg_inferred_i_2282_n_0,
      S(2) => power_avg_inferred_i_2283_n_0,
      S(1) => power_avg_inferred_i_2284_n_0,
      S(0) => power_avg_inferred_i_2285_n_0
    );
power_avg_inferred_i_2247: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_2246_n_4,
      I1 => power_avg_inferred_i_2286_n_4,
      O => power_avg_inferred_i_2247_n_0
    );
power_avg_inferred_i_2248: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_2246_n_5,
      I1 => power_avg_inferred_i_2286_n_5,
      O => power_avg_inferred_i_2248_n_0
    );
power_avg_inferred_i_2249: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_2246_n_6,
      I1 => power_avg_inferred_i_2286_n_6,
      O => power_avg_inferred_i_2249_n_0
    );
power_avg_inferred_i_225: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_486_n_5,
      I1 => power_avg_inferred_i_487_n_5,
      I2 => power_avg_inferred_i_488_n_5,
      I3 => power_avg_inferred_i_221_n_0,
      O => power_avg_inferred_i_225_n_0
    );
power_avg_inferred_i_2250: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_2246_n_7,
      I1 => power_avg_inferred_i_2286_n_7,
      O => power_avg_inferred_i_2250_n_0
    );
power_avg_inferred_i_2251: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum(1),
      I1 => sum(3),
      O => power_avg_inferred_i_2251_n_0
    );
power_avg_inferred_i_2252: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum(0),
      I1 => sum(2),
      O => power_avg_inferred_i_2252_n_0
    );
power_avg_inferred_i_2253: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sum(1),
      O => power_avg_inferred_i_2253_n_0
    );
power_avg_inferred_i_2254: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(17),
      I1 => sum(12),
      I2 => sum(14),
      I3 => sum(13),
      I4 => sum(15),
      I5 => sum(18),
      O => power_avg_inferred_i_2254_n_0
    );
power_avg_inferred_i_2255: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(16),
      I1 => sum(11),
      I2 => sum(13),
      I3 => sum(12),
      I4 => sum(14),
      I5 => sum(17),
      O => power_avg_inferred_i_2255_n_0
    );
power_avg_inferred_i_2256: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(15),
      I1 => sum(10),
      I2 => sum(12),
      I3 => sum(11),
      I4 => sum(13),
      I5 => sum(16),
      O => power_avg_inferred_i_2256_n_0
    );
power_avg_inferred_i_2257: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(14),
      I1 => sum(9),
      I2 => sum(11),
      I3 => sum(10),
      I4 => sum(12),
      I5 => sum(15),
      O => power_avg_inferred_i_2257_n_0
    );
power_avg_inferred_i_2258: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2286_n_0,
      CO(3) => power_avg_inferred_i_2258_n_0,
      CO(2) => power_avg_inferred_i_2258_n_1,
      CO(1) => power_avg_inferred_i_2258_n_2,
      CO(0) => power_avg_inferred_i_2258_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1109_n_0,
      DI(2) => power_avg_inferred_i_1110_n_0,
      DI(1) => power_avg_inferred_i_1111_n_0,
      DI(0) => power_avg_inferred_i_1112_n_0,
      O(3) => power_avg_inferred_i_2258_n_4,
      O(2) => power_avg_inferred_i_2258_n_5,
      O(1) => power_avg_inferred_i_2258_n_6,
      O(0) => power_avg_inferred_i_2258_n_7,
      S(3) => power_avg_inferred_i_2287_n_0,
      S(2) => power_avg_inferred_i_2288_n_0,
      S(1) => power_avg_inferred_i_2289_n_0,
      S(0) => power_avg_inferred_i_2290_n_0
    );
power_avg_inferred_i_2259: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum(1),
      I1 => sum(3),
      O => power_avg_inferred_i_2259_n_0
    );
power_avg_inferred_i_226: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_480_n_7,
      I1 => power_avg_inferred_i_481_n_7,
      I2 => power_avg_inferred_i_482_n_7,
      O => power_avg_inferred_i_226_n_0
    );
power_avg_inferred_i_2260: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum(0),
      I1 => sum(2),
      O => power_avg_inferred_i_2260_n_0
    );
power_avg_inferred_i_2261: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sum(1),
      O => power_avg_inferred_i_2261_n_0
    );
power_avg_inferred_i_2262: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(12),
      I1 => sum(10),
      I2 => sum(14),
      I3 => sum(15),
      I4 => sum(11),
      I5 => sum(13),
      O => power_avg_inferred_i_2262_n_0
    );
power_avg_inferred_i_2263: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(11),
      I1 => sum(9),
      I2 => sum(13),
      I3 => sum(14),
      I4 => sum(10),
      I5 => sum(12),
      O => power_avg_inferred_i_2263_n_0
    );
power_avg_inferred_i_2264: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(10),
      I1 => sum(8),
      I2 => sum(12),
      I3 => sum(13),
      I4 => sum(9),
      I5 => sum(11),
      O => power_avg_inferred_i_2264_n_0
    );
power_avg_inferred_i_2265: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(9),
      I1 => sum(7),
      I2 => sum(11),
      I3 => sum(12),
      I4 => sum(8),
      I5 => sum(10),
      O => power_avg_inferred_i_2265_n_0
    );
power_avg_inferred_i_2266: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_2240_n_5,
      I1 => sum(4),
      O => power_avg_inferred_i_2266_n_0
    );
power_avg_inferred_i_2267: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => power_avg_inferred_i_2240_n_6,
      I1 => sum(3),
      O => power_avg_inferred_i_2267_n_0
    );
power_avg_inferred_i_2268: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_2240_n_7,
      I1 => sum(2),
      O => power_avg_inferred_i_2268_n_0
    );
power_avg_inferred_i_2269: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => power_avg_inferred_i_51_n_4,
      I1 => sum(1),
      O => power_avg_inferred_i_2269_n_0
    );
power_avg_inferred_i_227: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_489_n_4,
      I1 => power_avg_inferred_i_490_n_4,
      I2 => power_avg_inferred_i_491_n_4,
      O => power_avg_inferred_i_227_n_0
    );
power_avg_inferred_i_2270: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(4),
      I1 => power_avg_inferred_i_2240_n_5,
      I2 => power_avg_inferred_i_2240_n_4,
      I3 => sum(5),
      O => power_avg_inferred_i_2270_n_0
    );
power_avg_inferred_i_2271: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => sum(3),
      I1 => power_avg_inferred_i_2240_n_6,
      I2 => power_avg_inferred_i_2240_n_5,
      I3 => sum(4),
      O => power_avg_inferred_i_2271_n_0
    );
power_avg_inferred_i_2272: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => sum(2),
      I1 => power_avg_inferred_i_2240_n_7,
      I2 => power_avg_inferred_i_2240_n_6,
      I3 => sum(3),
      O => power_avg_inferred_i_2272_n_0
    );
power_avg_inferred_i_2273: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => sum(1),
      I1 => power_avg_inferred_i_51_n_4,
      I2 => power_avg_inferred_i_2240_n_7,
      I3 => sum(2),
      O => power_avg_inferred_i_2273_n_0
    );
power_avg_inferred_i_2274: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_49_n_4,
      I1 => power_avg_inferred_i_49_n_6,
      O => power_avg_inferred_i_2274_n_0
    );
power_avg_inferred_i_2275: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_49_n_5,
      I1 => power_avg_inferred_i_49_n_7,
      O => power_avg_inferred_i_2275_n_0
    );
power_avg_inferred_i_2276: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_49_n_6,
      I1 => power_avg_inferred_i_51_n_4,
      O => power_avg_inferred_i_2276_n_0
    );
power_avg_inferred_i_2277: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1406_n_0,
      CO(3) => power_avg_inferred_i_2277_n_0,
      CO(2) => power_avg_inferred_i_2277_n_1,
      CO(1) => power_avg_inferred_i_2277_n_2,
      CO(0) => power_avg_inferred_i_2277_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1247_n_0,
      DI(2) => power_avg_inferred_i_1248_n_0,
      DI(1) => power_avg_inferred_i_1249_n_0,
      DI(0) => power_avg_inferred_i_1250_n_0,
      O(3) => power_avg_inferred_i_2277_n_4,
      O(2) => power_avg_inferred_i_2277_n_5,
      O(1) => power_avg_inferred_i_2277_n_6,
      O(0) => power_avg_inferred_i_2277_n_7,
      S(3) => power_avg_inferred_i_2291_n_0,
      S(2) => power_avg_inferred_i_2292_n_0,
      S(1) => power_avg_inferred_i_2293_n_0,
      S(0) => power_avg_inferred_i_2294_n_0
    );
power_avg_inferred_i_2278: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_2277_n_4,
      I1 => power_avg_inferred_i_2196_n_4,
      O => power_avg_inferred_i_2278_n_0
    );
power_avg_inferred_i_2279: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_2277_n_5,
      I1 => power_avg_inferred_i_2196_n_5,
      O => power_avg_inferred_i_2279_n_0
    );
power_avg_inferred_i_228: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_489_n_5,
      I1 => power_avg_inferred_i_490_n_5,
      I2 => power_avg_inferred_i_491_n_5,
      O => power_avg_inferred_i_228_n_0
    );
power_avg_inferred_i_2280: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_2277_n_6,
      I1 => power_avg_inferred_i_2196_n_6,
      O => power_avg_inferred_i_2280_n_0
    );
power_avg_inferred_i_2281: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_2277_n_7,
      I1 => sum(0),
      O => power_avg_inferred_i_2281_n_0
    );
power_avg_inferred_i_2282: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(13),
      I1 => sum(8),
      I2 => sum(10),
      I3 => sum(9),
      I4 => sum(11),
      I5 => sum(14),
      O => power_avg_inferred_i_2282_n_0
    );
power_avg_inferred_i_2283: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(12),
      I1 => sum(7),
      I2 => sum(9),
      I3 => sum(8),
      I4 => sum(10),
      I5 => sum(13),
      O => power_avg_inferred_i_2283_n_0
    );
power_avg_inferred_i_2284: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(11),
      I1 => sum(6),
      I2 => sum(8),
      I3 => sum(7),
      I4 => sum(9),
      I5 => sum(12),
      O => power_avg_inferred_i_2284_n_0
    );
power_avg_inferred_i_2285: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(10),
      I1 => sum(5),
      I2 => sum(7),
      I3 => sum(6),
      I4 => sum(8),
      I5 => sum(11),
      O => power_avg_inferred_i_2285_n_0
    );
power_avg_inferred_i_2286: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_2196_n_0,
      CO(3) => power_avg_inferred_i_2286_n_0,
      CO(2) => power_avg_inferred_i_2286_n_1,
      CO(1) => power_avg_inferred_i_2286_n_2,
      CO(0) => power_avg_inferred_i_2286_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1156_n_0,
      DI(2) => power_avg_inferred_i_1157_n_0,
      DI(1) => power_avg_inferred_i_2295_n_0,
      DI(0) => sum(2),
      O(3) => power_avg_inferred_i_2286_n_4,
      O(2) => power_avg_inferred_i_2286_n_5,
      O(1) => power_avg_inferred_i_2286_n_6,
      O(0) => power_avg_inferred_i_2286_n_7,
      S(3) => power_avg_inferred_i_2296_n_0,
      S(2) => power_avg_inferred_i_2297_n_0,
      S(1) => power_avg_inferred_i_2298_n_0,
      S(0) => power_avg_inferred_i_2299_n_0
    );
power_avg_inferred_i_2287: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(8),
      I1 => sum(6),
      I2 => sum(10),
      I3 => sum(11),
      I4 => sum(7),
      I5 => sum(9),
      O => power_avg_inferred_i_2287_n_0
    );
power_avg_inferred_i_2288: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(7),
      I1 => sum(5),
      I2 => sum(9),
      I3 => sum(10),
      I4 => sum(6),
      I5 => sum(8),
      O => power_avg_inferred_i_2288_n_0
    );
power_avg_inferred_i_2289: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(6),
      I1 => sum(4),
      I2 => sum(8),
      I3 => sum(9),
      I4 => sum(5),
      I5 => sum(7),
      O => power_avg_inferred_i_2289_n_0
    );
power_avg_inferred_i_229: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_489_n_6,
      I1 => power_avg_inferred_i_490_n_6,
      I2 => power_avg_inferred_i_491_n_6,
      O => power_avg_inferred_i_229_n_0
    );
power_avg_inferred_i_2290: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(5),
      I1 => sum(3),
      I2 => sum(7),
      I3 => sum(8),
      I4 => sum(4),
      I5 => sum(6),
      O => power_avg_inferred_i_2290_n_0
    );
power_avg_inferred_i_2291: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(9),
      I1 => sum(4),
      I2 => sum(6),
      I3 => sum(5),
      I4 => sum(7),
      I5 => sum(10),
      O => power_avg_inferred_i_2291_n_0
    );
power_avg_inferred_i_2292: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(8),
      I1 => sum(3),
      I2 => sum(5),
      I3 => sum(4),
      I4 => sum(6),
      I5 => sum(9),
      O => power_avg_inferred_i_2292_n_0
    );
power_avg_inferred_i_2293: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(7),
      I1 => sum(2),
      I2 => sum(4),
      I3 => sum(3),
      I4 => sum(5),
      I5 => sum(8),
      O => power_avg_inferred_i_2293_n_0
    );
power_avg_inferred_i_2294: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(6),
      I1 => sum(1),
      I2 => sum(3),
      I3 => sum(2),
      I4 => sum(4),
      I5 => sum(7),
      O => power_avg_inferred_i_2294_n_0
    );
power_avg_inferred_i_2295: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sum(5),
      I1 => sum(1),
      I2 => sum(3),
      O => power_avg_inferred_i_2295_n_0
    );
power_avg_inferred_i_2296: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(4),
      I1 => sum(2),
      I2 => sum(6),
      I3 => sum(7),
      I4 => sum(3),
      I5 => sum(5),
      O => power_avg_inferred_i_2296_n_0
    );
power_avg_inferred_i_2297: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(3),
      I1 => sum(1),
      I2 => sum(5),
      I3 => sum(6),
      I4 => sum(2),
      I5 => sum(4),
      O => power_avg_inferred_i_2297_n_0
    );
power_avg_inferred_i_2298: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => sum(5),
      I1 => sum(1),
      I2 => sum(3),
      I3 => sum(4),
      I4 => sum(0),
      O => power_avg_inferred_i_2298_n_0
    );
power_avg_inferred_i_2299: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sum(0),
      I1 => sum(4),
      I2 => sum(2),
      O => power_avg_inferred_i_2299_n_0
    );
power_avg_inferred_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => power_avg_inferred_i_45_n_7,
      I1 => power_avg_inferred_i_34_n_2,
      I2 => sum(63),
      I3 => power_avg_inferred_i_35_n_6,
      I4 => power_avg_inferred_i_46_n_6,
      O => power_avg(9)
    );
power_avg_inferred_i_230: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_480_n_6,
      I1 => power_avg_inferred_i_481_n_6,
      I2 => power_avg_inferred_i_482_n_6,
      I3 => power_avg_inferred_i_226_n_0,
      O => power_avg_inferred_i_230_n_0
    );
power_avg_inferred_i_231: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_480_n_7,
      I1 => power_avg_inferred_i_481_n_7,
      I2 => power_avg_inferred_i_482_n_7,
      I3 => power_avg_inferred_i_227_n_0,
      O => power_avg_inferred_i_231_n_0
    );
power_avg_inferred_i_232: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_489_n_4,
      I1 => power_avg_inferred_i_490_n_4,
      I2 => power_avg_inferred_i_491_n_4,
      I3 => power_avg_inferred_i_228_n_0,
      O => power_avg_inferred_i_232_n_0
    );
power_avg_inferred_i_233: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_489_n_5,
      I1 => power_avg_inferred_i_490_n_5,
      I2 => power_avg_inferred_i_491_n_5,
      I3 => power_avg_inferred_i_229_n_0,
      O => power_avg_inferred_i_233_n_0
    );
power_avg_inferred_i_234: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_210_n_0,
      I1 => power_avg_inferred_i_484_n_2,
      I2 => power_avg_inferred_i_483_n_0,
      I3 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_234_n_0
    );
power_avg_inferred_i_235: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_210_n_0,
      I1 => power_avg_inferred_i_484_n_2,
      I2 => power_avg_inferred_i_483_n_0,
      I3 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_235_n_0
    );
power_avg_inferred_i_236: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_210_n_0,
      I1 => power_avg_inferred_i_484_n_2,
      I2 => power_avg_inferred_i_483_n_0,
      I3 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_236_n_0
    );
power_avg_inferred_i_237: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_210_n_0,
      I1 => power_avg_inferred_i_484_n_2,
      I2 => power_avg_inferred_i_483_n_0,
      I3 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_237_n_0
    );
power_avg_inferred_i_238: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_492_n_0,
      CO(3) => power_avg_inferred_i_238_n_0,
      CO(2) => power_avg_inferred_i_238_n_1,
      CO(1) => power_avg_inferred_i_238_n_2,
      CO(0) => power_avg_inferred_i_238_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_493_n_0,
      DI(2) => power_avg_inferred_i_494_n_0,
      DI(1) => power_avg_inferred_i_495_n_0,
      DI(0) => power_avg_inferred_i_496_n_0,
      O(3 downto 0) => NLW_power_avg_inferred_i_238_O_UNCONNECTED(3 downto 0),
      S(3) => power_avg_inferred_i_497_n_0,
      S(2) => power_avg_inferred_i_498_n_0,
      S(1) => power_avg_inferred_i_499_n_0,
      S(0) => power_avg_inferred_i_500_n_0
    );
power_avg_inferred_i_239: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_148_n_5,
      I1 => sum(56),
      O => power_avg_inferred_i_239_n_0
    );
power_avg_inferred_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => power_avg_inferred_i_47_n_4,
      I1 => power_avg_inferred_i_34_n_2,
      I2 => sum(63),
      I3 => power_avg_inferred_i_35_n_6,
      I4 => power_avg_inferred_i_46_n_7,
      O => power_avg(8)
    );
power_avg_inferred_i_240: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_148_n_6,
      I1 => sum(55),
      O => power_avg_inferred_i_240_n_0
    );
power_avg_inferred_i_241: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_148_n_7,
      I1 => sum(54),
      O => power_avg_inferred_i_241_n_0
    );
power_avg_inferred_i_242: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_247_n_4,
      I1 => sum(53),
      O => power_avg_inferred_i_242_n_0
    );
power_avg_inferred_i_243: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(56),
      I1 => power_avg_inferred_i_148_n_5,
      I2 => power_avg_inferred_i_148_n_4,
      I3 => sum(57),
      O => power_avg_inferred_i_243_n_0
    );
power_avg_inferred_i_244: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(55),
      I1 => power_avg_inferred_i_148_n_6,
      I2 => power_avg_inferred_i_148_n_5,
      I3 => sum(56),
      O => power_avg_inferred_i_244_n_0
    );
power_avg_inferred_i_245: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(54),
      I1 => power_avg_inferred_i_148_n_7,
      I2 => power_avg_inferred_i_148_n_6,
      I3 => sum(55),
      O => power_avg_inferred_i_245_n_0
    );
power_avg_inferred_i_246: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(53),
      I1 => power_avg_inferred_i_247_n_4,
      I2 => power_avg_inferred_i_148_n_7,
      I3 => sum(54),
      O => power_avg_inferred_i_246_n_0
    );
power_avg_inferred_i_247: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_501_n_0,
      CO(3) => power_avg_inferred_i_247_n_0,
      CO(2) => power_avg_inferred_i_247_n_1,
      CO(1) => power_avg_inferred_i_247_n_2,
      CO(0) => power_avg_inferred_i_247_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_252_n_4,
      DI(2) => power_avg_inferred_i_252_n_5,
      DI(1) => power_avg_inferred_i_252_n_6,
      DI(0) => power_avg_inferred_i_252_n_7,
      O(3) => power_avg_inferred_i_247_n_4,
      O(2) => power_avg_inferred_i_247_n_5,
      O(1) => power_avg_inferred_i_247_n_6,
      O(0) => power_avg_inferred_i_247_n_7,
      S(3) => power_avg_inferred_i_502_n_0,
      S(2) => power_avg_inferred_i_503_n_0,
      S(1) => power_avg_inferred_i_504_n_0,
      S(0) => power_avg_inferred_i_505_n_0
    );
power_avg_inferred_i_248: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_153_n_4,
      I1 => power_avg_inferred_i_153_n_6,
      O => power_avg_inferred_i_248_n_0
    );
power_avg_inferred_i_249: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_153_n_5,
      I1 => power_avg_inferred_i_153_n_7,
      O => power_avg_inferred_i_249_n_0
    );
power_avg_inferred_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => power_avg_inferred_i_47_n_5,
      I1 => power_avg_inferred_i_34_n_2,
      I2 => sum(63),
      I3 => power_avg_inferred_i_35_n_6,
      I4 => power_avg_inferred_i_48_n_4,
      O => power_avg(7)
    );
power_avg_inferred_i_250: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_153_n_6,
      I1 => power_avg_inferred_i_252_n_4,
      O => power_avg_inferred_i_250_n_0
    );
power_avg_inferred_i_251: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_153_n_7,
      I1 => power_avg_inferred_i_252_n_5,
      O => power_avg_inferred_i_251_n_0
    );
power_avg_inferred_i_252: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_506_n_0,
      CO(3) => power_avg_inferred_i_252_n_0,
      CO(2) => power_avg_inferred_i_252_n_1,
      CO(1) => power_avg_inferred_i_252_n_2,
      CO(0) => power_avg_inferred_i_252_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_507_n_0,
      DI(2) => power_avg_inferred_i_508_n_0,
      DI(1) => power_avg_inferred_i_509_n_0,
      DI(0) => power_avg_inferred_i_510_n_0,
      O(3) => power_avg_inferred_i_252_n_4,
      O(2) => power_avg_inferred_i_252_n_5,
      O(1) => power_avg_inferred_i_252_n_6,
      O(0) => power_avg_inferred_i_252_n_7,
      S(3) => power_avg_inferred_i_511_n_0,
      S(2) => power_avg_inferred_i_512_n_0,
      S(1) => power_avg_inferred_i_513_n_0,
      S(0) => power_avg_inferred_i_514_n_0
    );
power_avg_inferred_i_253: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_264_n_5,
      I1 => power_avg_inferred_i_265_n_5,
      I2 => power_avg_inferred_i_515_n_4,
      O => power_avg_inferred_i_253_n_0
    );
power_avg_inferred_i_254: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_264_n_6,
      I1 => power_avg_inferred_i_265_n_6,
      I2 => power_avg_inferred_i_515_n_5,
      O => power_avg_inferred_i_254_n_0
    );
power_avg_inferred_i_255: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_264_n_7,
      I1 => power_avg_inferred_i_265_n_7,
      I2 => power_avg_inferred_i_515_n_6,
      O => power_avg_inferred_i_255_n_0
    );
power_avg_inferred_i_256: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_516_n_4,
      I1 => power_avg_inferred_i_517_n_4,
      I2 => power_avg_inferred_i_515_n_7,
      O => power_avg_inferred_i_256_n_0
    );
power_avg_inferred_i_257: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_264_n_4,
      I1 => power_avg_inferred_i_265_n_4,
      I2 => power_avg_inferred_i_263_n_7,
      I3 => power_avg_inferred_i_253_n_0,
      O => power_avg_inferred_i_257_n_0
    );
power_avg_inferred_i_258: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_264_n_5,
      I1 => power_avg_inferred_i_265_n_5,
      I2 => power_avg_inferred_i_515_n_4,
      I3 => power_avg_inferred_i_254_n_0,
      O => power_avg_inferred_i_258_n_0
    );
power_avg_inferred_i_259: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_264_n_6,
      I1 => power_avg_inferred_i_265_n_6,
      I2 => power_avg_inferred_i_515_n_5,
      I3 => power_avg_inferred_i_255_n_0,
      O => power_avg_inferred_i_259_n_0
    );
power_avg_inferred_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => power_avg_inferred_i_47_n_6,
      I1 => power_avg_inferred_i_34_n_2,
      I2 => sum(63),
      I3 => power_avg_inferred_i_35_n_6,
      I4 => power_avg_inferred_i_48_n_5,
      O => power_avg(6)
    );
power_avg_inferred_i_260: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_264_n_7,
      I1 => power_avg_inferred_i_265_n_7,
      I2 => power_avg_inferred_i_515_n_6,
      I3 => power_avg_inferred_i_256_n_0,
      O => power_avg_inferred_i_260_n_0
    );
power_avg_inferred_i_261: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_264_n_0,
      CO(3) => NLW_power_avg_inferred_i_261_CO_UNCONNECTED(3),
      CO(2) => power_avg_inferred_i_261_n_1,
      CO(1) => power_avg_inferred_i_261_n_2,
      CO(0) => power_avg_inferred_i_261_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => power_avg_inferred_i_518_n_0,
      DI(1) => power_avg_inferred_i_519_n_0,
      DI(0) => power_avg_inferred_i_520_n_0,
      O(3) => power_avg_inferred_i_261_n_4,
      O(2) => power_avg_inferred_i_261_n_5,
      O(1) => power_avg_inferred_i_261_n_6,
      O(0) => power_avg_inferred_i_261_n_7,
      S(3) => power_avg_inferred_i_521_n_0,
      S(2) => power_avg_inferred_i_522_n_0,
      S(1) => power_avg_inferred_i_523_n_0,
      S(0) => power_avg_inferred_i_524_n_0
    );
power_avg_inferred_i_262: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_265_n_0,
      CO(3) => NLW_power_avg_inferred_i_262_CO_UNCONNECTED(3),
      CO(2) => power_avg_inferred_i_262_n_1,
      CO(1) => power_avg_inferred_i_262_n_2,
      CO(0) => power_avg_inferred_i_262_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => power_avg_inferred_i_525_n_0,
      DI(1) => power_avg_inferred_i_525_n_0,
      DI(0) => power_avg_inferred_i_525_n_0,
      O(3) => power_avg_inferred_i_262_n_4,
      O(2) => power_avg_inferred_i_262_n_5,
      O(1) => power_avg_inferred_i_262_n_6,
      O(0) => power_avg_inferred_i_262_n_7,
      S(3) => power_avg_inferred_i_526_n_0,
      S(2) => power_avg_inferred_i_527_n_0,
      S(1) => power_avg_inferred_i_528_n_0,
      S(0) => power_avg_inferred_i_529_n_0
    );
power_avg_inferred_i_263: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_515_n_0,
      CO(3) => power_avg_inferred_i_263_n_0,
      CO(2) => power_avg_inferred_i_263_n_1,
      CO(1) => power_avg_inferred_i_263_n_2,
      CO(0) => power_avg_inferred_i_263_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_210_n_0,
      DI(2) => power_avg_inferred_i_210_n_0,
      DI(1) => power_avg_inferred_i_210_n_0,
      DI(0) => power_avg_inferred_i_210_n_0,
      O(3) => power_avg_inferred_i_263_n_4,
      O(2) => power_avg_inferred_i_263_n_5,
      O(1) => power_avg_inferred_i_263_n_6,
      O(0) => power_avg_inferred_i_263_n_7,
      S(3) => power_avg_inferred_i_530_n_0,
      S(2) => power_avg_inferred_i_531_n_0,
      S(1) => power_avg_inferred_i_532_n_0,
      S(0) => power_avg_inferred_i_533_n_0
    );
power_avg_inferred_i_264: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_516_n_0,
      CO(3) => power_avg_inferred_i_264_n_0,
      CO(2) => power_avg_inferred_i_264_n_1,
      CO(1) => power_avg_inferred_i_264_n_2,
      CO(0) => power_avg_inferred_i_264_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_534_n_0,
      DI(2) => power_avg_inferred_i_535_n_0,
      DI(1) => power_avg_inferred_i_536_n_0,
      DI(0) => power_avg_inferred_i_537_n_0,
      O(3) => power_avg_inferred_i_264_n_4,
      O(2) => power_avg_inferred_i_264_n_5,
      O(1) => power_avg_inferred_i_264_n_6,
      O(0) => power_avg_inferred_i_264_n_7,
      S(3) => power_avg_inferred_i_538_n_0,
      S(2) => power_avg_inferred_i_539_n_0,
      S(1) => power_avg_inferred_i_540_n_0,
      S(0) => power_avg_inferred_i_541_n_0
    );
power_avg_inferred_i_265: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_517_n_0,
      CO(3) => power_avg_inferred_i_265_n_0,
      CO(2) => power_avg_inferred_i_265_n_1,
      CO(1) => power_avg_inferred_i_265_n_2,
      CO(0) => power_avg_inferred_i_265_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_525_n_0,
      DI(2) => power_avg_inferred_i_525_n_0,
      DI(1) => power_avg_inferred_i_525_n_0,
      DI(0) => power_avg_inferred_i_525_n_0,
      O(3) => power_avg_inferred_i_265_n_4,
      O(2) => power_avg_inferred_i_265_n_5,
      O(1) => power_avg_inferred_i_265_n_6,
      O(0) => power_avg_inferred_i_265_n_7,
      S(3) => power_avg_inferred_i_542_n_0,
      S(2) => power_avg_inferred_i_543_n_0,
      S(1) => power_avg_inferred_i_544_n_0,
      S(0) => power_avg_inferred_i_545_n_0
    );
power_avg_inferred_i_266: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_263_n_0,
      CO(3 downto 0) => NLW_power_avg_inferred_i_266_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_power_avg_inferred_i_266_O_UNCONNECTED(3 downto 1),
      O(0) => power_avg_inferred_i_266_n_7,
      S(3 downto 1) => B"000",
      S(0) => power_avg_inferred_i_546_n_0
    );
power_avg_inferred_i_267: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => power_avg_inferred_i_484_n_2,
      I1 => power_avg_inferred_i_547_n_4,
      I2 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_267_n_0
    );
power_avg_inferred_i_268: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => power_avg_inferred_i_484_n_2,
      I1 => power_avg_inferred_i_547_n_5,
      I2 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_268_n_0
    );
power_avg_inferred_i_269: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => power_avg_inferred_i_484_n_2,
      I1 => power_avg_inferred_i_547_n_6,
      I2 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_269_n_0
    );
power_avg_inferred_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => power_avg_inferred_i_47_n_7,
      I1 => power_avg_inferred_i_34_n_2,
      I2 => sum(63),
      I3 => power_avg_inferred_i_35_n_6,
      I4 => power_avg_inferred_i_48_n_6,
      O => power_avg(5)
    );
power_avg_inferred_i_270: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => power_avg_inferred_i_547_n_7,
      I1 => power_avg_inferred_i_484_n_7,
      I2 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_270_n_0
    );
power_avg_inferred_i_271: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_484_n_2,
      I1 => power_avg_inferred_i_483_n_7,
      I2 => power_avg_inferred_i_485_n_0,
      I3 => power_avg_inferred_i_267_n_0,
      O => power_avg_inferred_i_271_n_0
    );
power_avg_inferred_i_272: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_484_n_2,
      I1 => power_avg_inferred_i_547_n_4,
      I2 => power_avg_inferred_i_485_n_0,
      I3 => power_avg_inferred_i_268_n_0,
      O => power_avg_inferred_i_272_n_0
    );
power_avg_inferred_i_273: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_484_n_2,
      I1 => power_avg_inferred_i_547_n_5,
      I2 => power_avg_inferred_i_485_n_0,
      I3 => power_avg_inferred_i_269_n_0,
      O => power_avg_inferred_i_273_n_0
    );
power_avg_inferred_i_274: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_484_n_2,
      I1 => power_avg_inferred_i_547_n_6,
      I2 => power_avg_inferred_i_485_n_0,
      I3 => power_avg_inferred_i_270_n_0,
      O => power_avg_inferred_i_274_n_0
    );
power_avg_inferred_i_275: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_486_n_7,
      I1 => power_avg_inferred_i_487_n_7,
      I2 => power_avg_inferred_i_488_n_7,
      O => power_avg_inferred_i_275_n_0
    );
power_avg_inferred_i_276: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_548_n_4,
      I1 => power_avg_inferred_i_549_n_4,
      I2 => power_avg_inferred_i_550_n_4,
      O => power_avg_inferred_i_276_n_0
    );
power_avg_inferred_i_277: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_548_n_5,
      I1 => power_avg_inferred_i_549_n_5,
      I2 => power_avg_inferred_i_550_n_5,
      O => power_avg_inferred_i_277_n_0
    );
power_avg_inferred_i_278: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_548_n_6,
      I1 => power_avg_inferred_i_549_n_6,
      I2 => power_avg_inferred_i_550_n_6,
      O => power_avg_inferred_i_278_n_0
    );
power_avg_inferred_i_279: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_486_n_6,
      I1 => power_avg_inferred_i_487_n_6,
      I2 => power_avg_inferred_i_488_n_6,
      I3 => power_avg_inferred_i_275_n_0,
      O => power_avg_inferred_i_279_n_0
    );
power_avg_inferred_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => power_avg_inferred_i_49_n_4,
      I1 => power_avg_inferred_i_34_n_2,
      I2 => sum(63),
      I3 => power_avg_inferred_i_35_n_6,
      I4 => power_avg_inferred_i_48_n_7,
      O => power_avg(4)
    );
power_avg_inferred_i_280: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_486_n_7,
      I1 => power_avg_inferred_i_487_n_7,
      I2 => power_avg_inferred_i_488_n_7,
      I3 => power_avg_inferred_i_276_n_0,
      O => power_avg_inferred_i_280_n_0
    );
power_avg_inferred_i_281: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_548_n_4,
      I1 => power_avg_inferred_i_549_n_4,
      I2 => power_avg_inferred_i_550_n_4,
      I3 => power_avg_inferred_i_277_n_0,
      O => power_avg_inferred_i_281_n_0
    );
power_avg_inferred_i_282: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_548_n_5,
      I1 => power_avg_inferred_i_549_n_5,
      I2 => power_avg_inferred_i_550_n_5,
      I3 => power_avg_inferred_i_278_n_0,
      O => power_avg_inferred_i_282_n_0
    );
power_avg_inferred_i_283: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_489_n_7,
      I1 => power_avg_inferred_i_490_n_7,
      I2 => power_avg_inferred_i_491_n_7,
      O => power_avg_inferred_i_283_n_0
    );
power_avg_inferred_i_284: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_551_n_4,
      I1 => power_avg_inferred_i_552_n_4,
      I2 => power_avg_inferred_i_553_n_4,
      O => power_avg_inferred_i_284_n_0
    );
power_avg_inferred_i_285: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_551_n_5,
      I1 => power_avg_inferred_i_552_n_5,
      I2 => power_avg_inferred_i_553_n_5,
      O => power_avg_inferred_i_285_n_0
    );
power_avg_inferred_i_286: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_551_n_6,
      I1 => power_avg_inferred_i_552_n_6,
      I2 => power_avg_inferred_i_553_n_6,
      O => power_avg_inferred_i_286_n_0
    );
power_avg_inferred_i_287: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_489_n_6,
      I1 => power_avg_inferred_i_490_n_6,
      I2 => power_avg_inferred_i_491_n_6,
      I3 => power_avg_inferred_i_283_n_0,
      O => power_avg_inferred_i_287_n_0
    );
power_avg_inferred_i_288: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_489_n_7,
      I1 => power_avg_inferred_i_490_n_7,
      I2 => power_avg_inferred_i_491_n_7,
      I3 => power_avg_inferred_i_284_n_0,
      O => power_avg_inferred_i_288_n_0
    );
power_avg_inferred_i_289: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_551_n_4,
      I1 => power_avg_inferred_i_552_n_4,
      I2 => power_avg_inferred_i_553_n_4,
      I3 => power_avg_inferred_i_285_n_0,
      O => power_avg_inferred_i_289_n_0
    );
power_avg_inferred_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => power_avg_inferred_i_49_n_5,
      I1 => power_avg_inferred_i_34_n_2,
      I2 => sum(63),
      I3 => power_avg_inferred_i_35_n_6,
      I4 => power_avg_inferred_i_50_n_4,
      O => power_avg(3)
    );
power_avg_inferred_i_290: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_551_n_5,
      I1 => power_avg_inferred_i_552_n_5,
      I2 => power_avg_inferred_i_553_n_5,
      I3 => power_avg_inferred_i_286_n_0,
      O => power_avg_inferred_i_290_n_0
    );
power_avg_inferred_i_291: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => power_avg_inferred_i_554_n_4,
      I1 => power_avg_inferred_i_555_n_4,
      I2 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_291_n_0
    );
power_avg_inferred_i_292: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => power_avg_inferred_i_554_n_5,
      I1 => power_avg_inferred_i_555_n_5,
      I2 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_292_n_0
    );
power_avg_inferred_i_293: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => power_avg_inferred_i_554_n_6,
      I1 => power_avg_inferred_i_555_n_6,
      I2 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_293_n_0
    );
power_avg_inferred_i_294: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => power_avg_inferred_i_554_n_7,
      I1 => power_avg_inferred_i_555_n_7,
      I2 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_294_n_0
    );
power_avg_inferred_i_295: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_547_n_7,
      I1 => power_avg_inferred_i_484_n_7,
      I2 => power_avg_inferred_i_485_n_0,
      I3 => power_avg_inferred_i_291_n_0,
      O => power_avg_inferred_i_295_n_0
    );
power_avg_inferred_i_296: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_554_n_4,
      I1 => power_avg_inferred_i_555_n_4,
      I2 => power_avg_inferred_i_485_n_0,
      I3 => power_avg_inferred_i_292_n_0,
      O => power_avg_inferred_i_296_n_0
    );
power_avg_inferred_i_297: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_554_n_5,
      I1 => power_avg_inferred_i_555_n_5,
      I2 => power_avg_inferred_i_485_n_0,
      I3 => power_avg_inferred_i_293_n_0,
      O => power_avg_inferred_i_297_n_0
    );
power_avg_inferred_i_298: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_554_n_6,
      I1 => power_avg_inferred_i_555_n_6,
      I2 => power_avg_inferred_i_485_n_0,
      I3 => power_avg_inferred_i_294_n_0,
      O => power_avg_inferred_i_298_n_0
    );
power_avg_inferred_i_299: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_548_n_7,
      I1 => power_avg_inferred_i_549_n_7,
      I2 => power_avg_inferred_i_550_n_7,
      O => power_avg_inferred_i_299_n_0
    );
power_avg_inferred_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => power_avg_inferred_i_33_n_7,
      I1 => power_avg_inferred_i_34_n_2,
      I2 => sum(63),
      I3 => power_avg_inferred_i_35_n_6,
      I4 => power_avg_inferred_i_36_n_6,
      O => power_avg(29)
    );
power_avg_inferred_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => power_avg_inferred_i_49_n_6,
      I1 => power_avg_inferred_i_34_n_2,
      I2 => sum(63),
      I3 => power_avg_inferred_i_35_n_6,
      I4 => power_avg_inferred_i_50_n_5,
      O => power_avg(2)
    );
power_avg_inferred_i_300: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_556_n_4,
      I1 => power_avg_inferred_i_557_n_4,
      I2 => power_avg_inferred_i_558_n_4,
      O => power_avg_inferred_i_300_n_0
    );
power_avg_inferred_i_301: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_556_n_5,
      I1 => power_avg_inferred_i_557_n_5,
      I2 => power_avg_inferred_i_558_n_5,
      O => power_avg_inferred_i_301_n_0
    );
power_avg_inferred_i_302: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_556_n_6,
      I1 => power_avg_inferred_i_557_n_6,
      I2 => power_avg_inferred_i_558_n_6,
      O => power_avg_inferred_i_302_n_0
    );
power_avg_inferred_i_303: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_548_n_6,
      I1 => power_avg_inferred_i_549_n_6,
      I2 => power_avg_inferred_i_550_n_6,
      I3 => power_avg_inferred_i_299_n_0,
      O => power_avg_inferred_i_303_n_0
    );
power_avg_inferred_i_304: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_548_n_7,
      I1 => power_avg_inferred_i_549_n_7,
      I2 => power_avg_inferred_i_550_n_7,
      I3 => power_avg_inferred_i_300_n_0,
      O => power_avg_inferred_i_304_n_0
    );
power_avg_inferred_i_305: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_556_n_4,
      I1 => power_avg_inferred_i_557_n_4,
      I2 => power_avg_inferred_i_558_n_4,
      I3 => power_avg_inferred_i_301_n_0,
      O => power_avg_inferred_i_305_n_0
    );
power_avg_inferred_i_306: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_556_n_5,
      I1 => power_avg_inferred_i_557_n_5,
      I2 => power_avg_inferred_i_558_n_5,
      I3 => power_avg_inferred_i_302_n_0,
      O => power_avg_inferred_i_306_n_0
    );
power_avg_inferred_i_307: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_551_n_7,
      I1 => power_avg_inferred_i_552_n_7,
      I2 => power_avg_inferred_i_553_n_7,
      O => power_avg_inferred_i_307_n_0
    );
power_avg_inferred_i_308: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_559_n_4,
      I1 => power_avg_inferred_i_560_n_4,
      I2 => power_avg_inferred_i_561_n_4,
      O => power_avg_inferred_i_308_n_0
    );
power_avg_inferred_i_309: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_559_n_5,
      I1 => power_avg_inferred_i_560_n_5,
      I2 => power_avg_inferred_i_561_n_5,
      O => power_avg_inferred_i_309_n_0
    );
power_avg_inferred_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => power_avg_inferred_i_49_n_7,
      I1 => power_avg_inferred_i_34_n_2,
      I2 => sum(63),
      I3 => power_avg_inferred_i_35_n_6,
      I4 => power_avg_inferred_i_50_n_6,
      O => power_avg(1)
    );
power_avg_inferred_i_310: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_559_n_6,
      I1 => power_avg_inferred_i_560_n_6,
      I2 => power_avg_inferred_i_561_n_6,
      O => power_avg_inferred_i_310_n_0
    );
power_avg_inferred_i_311: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_551_n_6,
      I1 => power_avg_inferred_i_552_n_6,
      I2 => power_avg_inferred_i_553_n_6,
      I3 => power_avg_inferred_i_307_n_0,
      O => power_avg_inferred_i_311_n_0
    );
power_avg_inferred_i_312: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_551_n_7,
      I1 => power_avg_inferred_i_552_n_7,
      I2 => power_avg_inferred_i_553_n_7,
      I3 => power_avg_inferred_i_308_n_0,
      O => power_avg_inferred_i_312_n_0
    );
power_avg_inferred_i_313: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_559_n_4,
      I1 => power_avg_inferred_i_560_n_4,
      I2 => power_avg_inferred_i_561_n_4,
      I3 => power_avg_inferred_i_309_n_0,
      O => power_avg_inferred_i_313_n_0
    );
power_avg_inferred_i_314: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_559_n_5,
      I1 => power_avg_inferred_i_560_n_5,
      I2 => power_avg_inferred_i_561_n_5,
      I3 => power_avg_inferred_i_310_n_0,
      O => power_avg_inferred_i_314_n_0
    );
power_avg_inferred_i_315: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => power_avg_inferred_i_562_n_4,
      I1 => power_avg_inferred_i_563_n_4,
      I2 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_315_n_0
    );
power_avg_inferred_i_316: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_562_n_5,
      I1 => power_avg_inferred_i_563_n_5,
      I2 => power_avg_inferred_i_485_n_5,
      O => power_avg_inferred_i_316_n_0
    );
power_avg_inferred_i_317: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_562_n_6,
      I1 => power_avg_inferred_i_563_n_6,
      I2 => power_avg_inferred_i_485_n_6,
      O => power_avg_inferred_i_317_n_0
    );
power_avg_inferred_i_318: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_562_n_7,
      I1 => power_avg_inferred_i_563_n_7,
      I2 => power_avg_inferred_i_485_n_7,
      O => power_avg_inferred_i_318_n_0
    );
power_avg_inferred_i_319: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_554_n_7,
      I1 => power_avg_inferred_i_555_n_7,
      I2 => power_avg_inferred_i_485_n_0,
      I3 => power_avg_inferred_i_315_n_0,
      O => power_avg_inferred_i_319_n_0
    );
power_avg_inferred_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => power_avg_inferred_i_51_n_4,
      I1 => power_avg_inferred_i_34_n_2,
      I2 => sum(63),
      I3 => power_avg_inferred_i_35_n_6,
      I4 => power_avg_inferred_i_50_n_7,
      O => power_avg(0)
    );
power_avg_inferred_i_320: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_562_n_4,
      I1 => power_avg_inferred_i_563_n_4,
      I2 => power_avg_inferred_i_485_n_0,
      I3 => power_avg_inferred_i_316_n_0,
      O => power_avg_inferred_i_320_n_0
    );
power_avg_inferred_i_321: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_562_n_5,
      I1 => power_avg_inferred_i_563_n_5,
      I2 => power_avg_inferred_i_485_n_5,
      I3 => power_avg_inferred_i_317_n_0,
      O => power_avg_inferred_i_321_n_0
    );
power_avg_inferred_i_322: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_562_n_6,
      I1 => power_avg_inferred_i_563_n_6,
      I2 => power_avg_inferred_i_485_n_6,
      I3 => power_avg_inferred_i_318_n_0,
      O => power_avg_inferred_i_322_n_0
    );
power_avg_inferred_i_323: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_556_n_7,
      I1 => power_avg_inferred_i_557_n_7,
      I2 => power_avg_inferred_i_558_n_7,
      O => power_avg_inferred_i_323_n_0
    );
power_avg_inferred_i_324: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_564_n_4,
      I1 => power_avg_inferred_i_565_n_4,
      I2 => power_avg_inferred_i_566_n_4,
      O => power_avg_inferred_i_324_n_0
    );
power_avg_inferred_i_325: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_564_n_5,
      I1 => power_avg_inferred_i_565_n_5,
      I2 => power_avg_inferred_i_566_n_5,
      O => power_avg_inferred_i_325_n_0
    );
power_avg_inferred_i_326: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_564_n_6,
      I1 => power_avg_inferred_i_565_n_6,
      I2 => power_avg_inferred_i_566_n_6,
      O => power_avg_inferred_i_326_n_0
    );
power_avg_inferred_i_327: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_556_n_6,
      I1 => power_avg_inferred_i_557_n_6,
      I2 => power_avg_inferred_i_558_n_6,
      I3 => power_avg_inferred_i_323_n_0,
      O => power_avg_inferred_i_327_n_0
    );
power_avg_inferred_i_328: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_556_n_7,
      I1 => power_avg_inferred_i_557_n_7,
      I2 => power_avg_inferred_i_558_n_7,
      I3 => power_avg_inferred_i_324_n_0,
      O => power_avg_inferred_i_328_n_0
    );
power_avg_inferred_i_329: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_564_n_4,
      I1 => power_avg_inferred_i_565_n_4,
      I2 => power_avg_inferred_i_566_n_4,
      I3 => power_avg_inferred_i_325_n_0,
      O => power_avg_inferred_i_329_n_0
    );
power_avg_inferred_i_33: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_37_n_0,
      CO(3) => power_avg_inferred_i_33_n_0,
      CO(2) => power_avg_inferred_i_33_n_1,
      CO(1) => power_avg_inferred_i_33_n_2,
      CO(0) => power_avg_inferred_i_33_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_52_n_0,
      DI(2) => power_avg_inferred_i_53_n_0,
      DI(1) => power_avg_inferred_i_54_n_0,
      DI(0) => power_avg_inferred_i_55_n_0,
      O(3) => power_avg_inferred_i_33_n_4,
      O(2) => power_avg_inferred_i_33_n_5,
      O(1) => power_avg_inferred_i_33_n_6,
      O(0) => power_avg_inferred_i_33_n_7,
      S(3) => power_avg_inferred_i_56_n_0,
      S(2) => power_avg_inferred_i_57_n_0,
      S(1) => power_avg_inferred_i_58_n_0,
      S(0) => power_avg_inferred_i_59_n_0
    );
power_avg_inferred_i_330: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_564_n_5,
      I1 => power_avg_inferred_i_565_n_5,
      I2 => power_avg_inferred_i_566_n_5,
      I3 => power_avg_inferred_i_326_n_0,
      O => power_avg_inferred_i_330_n_0
    );
power_avg_inferred_i_331: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_559_n_7,
      I1 => power_avg_inferred_i_560_n_7,
      I2 => power_avg_inferred_i_561_n_7,
      O => power_avg_inferred_i_331_n_0
    );
power_avg_inferred_i_332: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_567_n_4,
      I1 => power_avg_inferred_i_568_n_4,
      I2 => power_avg_inferred_i_569_n_4,
      O => power_avg_inferred_i_332_n_0
    );
power_avg_inferred_i_333: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_567_n_5,
      I1 => power_avg_inferred_i_568_n_5,
      I2 => power_avg_inferred_i_569_n_5,
      O => power_avg_inferred_i_333_n_0
    );
power_avg_inferred_i_334: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_567_n_6,
      I1 => power_avg_inferred_i_568_n_6,
      I2 => power_avg_inferred_i_569_n_6,
      O => power_avg_inferred_i_334_n_0
    );
power_avg_inferred_i_335: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_559_n_6,
      I1 => power_avg_inferred_i_560_n_6,
      I2 => power_avg_inferred_i_561_n_6,
      I3 => power_avg_inferred_i_331_n_0,
      O => power_avg_inferred_i_335_n_0
    );
power_avg_inferred_i_336: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_559_n_7,
      I1 => power_avg_inferred_i_560_n_7,
      I2 => power_avg_inferred_i_561_n_7,
      I3 => power_avg_inferred_i_332_n_0,
      O => power_avg_inferred_i_336_n_0
    );
power_avg_inferred_i_337: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_567_n_4,
      I1 => power_avg_inferred_i_568_n_4,
      I2 => power_avg_inferred_i_569_n_4,
      I3 => power_avg_inferred_i_333_n_0,
      O => power_avg_inferred_i_337_n_0
    );
power_avg_inferred_i_338: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_567_n_5,
      I1 => power_avg_inferred_i_568_n_5,
      I2 => power_avg_inferred_i_569_n_5,
      I3 => power_avg_inferred_i_334_n_0,
      O => power_avg_inferred_i_338_n_0
    );
power_avg_inferred_i_339: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_570_n_4,
      I1 => power_avg_inferred_i_571_n_4,
      I2 => power_avg_inferred_i_572_n_4,
      O => power_avg_inferred_i_339_n_0
    );
power_avg_inferred_i_34: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_60_n_0,
      CO(3 downto 2) => NLW_power_avg_inferred_i_34_CO_UNCONNECTED(3 downto 2),
      CO(1) => power_avg_inferred_i_34_n_2,
      CO(0) => power_avg_inferred_i_34_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => power_avg_inferred_i_61_n_0,
      DI(0) => power_avg_inferred_i_62_n_0,
      O(3 downto 0) => NLW_power_avg_inferred_i_34_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => power_avg_inferred_i_63_n_0,
      S(0) => power_avg_inferred_i_64_n_0
    );
power_avg_inferred_i_340: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_570_n_5,
      I1 => power_avg_inferred_i_571_n_5,
      I2 => power_avg_inferred_i_572_n_5,
      O => power_avg_inferred_i_340_n_0
    );
power_avg_inferred_i_341: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_570_n_6,
      I1 => power_avg_inferred_i_571_n_6,
      I2 => power_avg_inferred_i_572_n_6,
      O => power_avg_inferred_i_341_n_0
    );
power_avg_inferred_i_342: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_570_n_7,
      I1 => power_avg_inferred_i_571_n_7,
      I2 => power_avg_inferred_i_572_n_7,
      O => power_avg_inferred_i_342_n_0
    );
power_avg_inferred_i_343: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_562_n_7,
      I1 => power_avg_inferred_i_563_n_7,
      I2 => power_avg_inferred_i_485_n_7,
      I3 => power_avg_inferred_i_339_n_0,
      O => power_avg_inferred_i_343_n_0
    );
power_avg_inferred_i_344: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_570_n_4,
      I1 => power_avg_inferred_i_571_n_4,
      I2 => power_avg_inferred_i_572_n_4,
      I3 => power_avg_inferred_i_340_n_0,
      O => power_avg_inferred_i_344_n_0
    );
power_avg_inferred_i_345: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_570_n_5,
      I1 => power_avg_inferred_i_571_n_5,
      I2 => power_avg_inferred_i_572_n_5,
      I3 => power_avg_inferred_i_341_n_0,
      O => power_avg_inferred_i_345_n_0
    );
power_avg_inferred_i_346: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_570_n_6,
      I1 => power_avg_inferred_i_571_n_6,
      I2 => power_avg_inferred_i_572_n_6,
      I3 => power_avg_inferred_i_342_n_0,
      O => power_avg_inferred_i_346_n_0
    );
power_avg_inferred_i_347: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_564_n_7,
      I1 => power_avg_inferred_i_565_n_7,
      I2 => power_avg_inferred_i_566_n_7,
      O => power_avg_inferred_i_347_n_0
    );
power_avg_inferred_i_348: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_573_n_4,
      I1 => power_avg_inferred_i_574_n_4,
      I2 => power_avg_inferred_i_575_n_4,
      O => power_avg_inferred_i_348_n_0
    );
power_avg_inferred_i_349: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_573_n_5,
      I1 => power_avg_inferred_i_574_n_5,
      I2 => power_avg_inferred_i_575_n_5,
      O => power_avg_inferred_i_349_n_0
    );
power_avg_inferred_i_35: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_65_n_0,
      CO(3 downto 1) => NLW_power_avg_inferred_i_35_CO_UNCONNECTED(3 downto 1),
      CO(0) => power_avg_inferred_i_35_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => NLW_power_avg_inferred_i_35_O_UNCONNECTED(3 downto 2),
      O(1) => power_avg_inferred_i_35_n_6,
      O(0) => power_avg_inferred_i_35_n_7,
      S(3 downto 2) => B"00",
      S(1) => power_avg_inferred_i_66_n_4,
      S(0) => power_avg_inferred_i_66_n_5
    );
power_avg_inferred_i_350: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_573_n_6,
      I1 => power_avg_inferred_i_574_n_6,
      I2 => power_avg_inferred_i_575_n_6,
      O => power_avg_inferred_i_350_n_0
    );
power_avg_inferred_i_351: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_564_n_6,
      I1 => power_avg_inferred_i_565_n_6,
      I2 => power_avg_inferred_i_566_n_6,
      I3 => power_avg_inferred_i_347_n_0,
      O => power_avg_inferred_i_351_n_0
    );
power_avg_inferred_i_352: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_564_n_7,
      I1 => power_avg_inferred_i_565_n_7,
      I2 => power_avg_inferred_i_566_n_7,
      I3 => power_avg_inferred_i_348_n_0,
      O => power_avg_inferred_i_352_n_0
    );
power_avg_inferred_i_353: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_573_n_4,
      I1 => power_avg_inferred_i_574_n_4,
      I2 => power_avg_inferred_i_575_n_4,
      I3 => power_avg_inferred_i_349_n_0,
      O => power_avg_inferred_i_353_n_0
    );
power_avg_inferred_i_354: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_573_n_5,
      I1 => power_avg_inferred_i_574_n_5,
      I2 => power_avg_inferred_i_575_n_5,
      I3 => power_avg_inferred_i_350_n_0,
      O => power_avg_inferred_i_354_n_0
    );
power_avg_inferred_i_355: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_567_n_7,
      I1 => power_avg_inferred_i_568_n_7,
      I2 => power_avg_inferred_i_569_n_7,
      O => power_avg_inferred_i_355_n_0
    );
power_avg_inferred_i_356: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_576_n_4,
      I1 => power_avg_inferred_i_577_n_4,
      I2 => power_avg_inferred_i_578_n_4,
      O => power_avg_inferred_i_356_n_0
    );
power_avg_inferred_i_357: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_576_n_5,
      I1 => power_avg_inferred_i_577_n_5,
      I2 => power_avg_inferred_i_578_n_5,
      O => power_avg_inferred_i_357_n_0
    );
power_avg_inferred_i_358: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_576_n_6,
      I1 => power_avg_inferred_i_577_n_6,
      I2 => power_avg_inferred_i_578_n_6,
      O => power_avg_inferred_i_358_n_0
    );
power_avg_inferred_i_359: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_567_n_6,
      I1 => power_avg_inferred_i_568_n_6,
      I2 => power_avg_inferred_i_569_n_6,
      I3 => power_avg_inferred_i_355_n_0,
      O => power_avg_inferred_i_359_n_0
    );
power_avg_inferred_i_36: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_38_n_0,
      CO(3) => NLW_power_avg_inferred_i_36_CO_UNCONNECTED(3),
      CO(2) => power_avg_inferred_i_36_n_1,
      CO(1) => power_avg_inferred_i_36_n_2,
      CO(0) => power_avg_inferred_i_36_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => power_avg_inferred_i_36_n_4,
      O(2) => power_avg_inferred_i_36_n_5,
      O(1) => power_avg_inferred_i_36_n_6,
      O(0) => power_avg_inferred_i_36_n_7,
      S(3) => power_avg_inferred_i_33_n_5,
      S(2) => power_avg_inferred_i_33_n_6,
      S(1) => power_avg_inferred_i_33_n_7,
      S(0) => power_avg_inferred_i_37_n_4
    );
power_avg_inferred_i_360: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_567_n_7,
      I1 => power_avg_inferred_i_568_n_7,
      I2 => power_avg_inferred_i_569_n_7,
      I3 => power_avg_inferred_i_356_n_0,
      O => power_avg_inferred_i_360_n_0
    );
power_avg_inferred_i_361: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_576_n_4,
      I1 => power_avg_inferred_i_577_n_4,
      I2 => power_avg_inferred_i_578_n_4,
      I3 => power_avg_inferred_i_357_n_0,
      O => power_avg_inferred_i_361_n_0
    );
power_avg_inferred_i_362: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_576_n_5,
      I1 => power_avg_inferred_i_577_n_5,
      I2 => power_avg_inferred_i_578_n_5,
      I3 => power_avg_inferred_i_358_n_0,
      O => power_avg_inferred_i_362_n_0
    );
power_avg_inferred_i_363: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_579_n_4,
      I1 => power_avg_inferred_i_580_n_4,
      I2 => power_avg_inferred_i_581_n_4,
      O => power_avg_inferred_i_363_n_0
    );
power_avg_inferred_i_364: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_579_n_5,
      I1 => power_avg_inferred_i_580_n_5,
      I2 => power_avg_inferred_i_581_n_5,
      O => power_avg_inferred_i_364_n_0
    );
power_avg_inferred_i_365: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_579_n_6,
      I1 => power_avg_inferred_i_580_n_6,
      I2 => power_avg_inferred_i_581_n_6,
      O => power_avg_inferred_i_365_n_0
    );
power_avg_inferred_i_366: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_579_n_7,
      I1 => power_avg_inferred_i_580_n_7,
      I2 => power_avg_inferred_i_581_n_7,
      O => power_avg_inferred_i_366_n_0
    );
power_avg_inferred_i_367: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_570_n_7,
      I1 => power_avg_inferred_i_571_n_7,
      I2 => power_avg_inferred_i_572_n_7,
      I3 => power_avg_inferred_i_363_n_0,
      O => power_avg_inferred_i_367_n_0
    );
power_avg_inferred_i_368: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_579_n_4,
      I1 => power_avg_inferred_i_580_n_4,
      I2 => power_avg_inferred_i_581_n_4,
      I3 => power_avg_inferred_i_364_n_0,
      O => power_avg_inferred_i_368_n_0
    );
power_avg_inferred_i_369: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_579_n_5,
      I1 => power_avg_inferred_i_580_n_5,
      I2 => power_avg_inferred_i_581_n_5,
      I3 => power_avg_inferred_i_365_n_0,
      O => power_avg_inferred_i_369_n_0
    );
power_avg_inferred_i_37: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_39_n_0,
      CO(3) => power_avg_inferred_i_37_n_0,
      CO(2) => power_avg_inferred_i_37_n_1,
      CO(1) => power_avg_inferred_i_37_n_2,
      CO(0) => power_avg_inferred_i_37_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_67_n_0,
      DI(2) => power_avg_inferred_i_68_n_0,
      DI(1) => power_avg_inferred_i_69_n_0,
      DI(0) => power_avg_inferred_i_70_n_0,
      O(3) => power_avg_inferred_i_37_n_4,
      O(2) => power_avg_inferred_i_37_n_5,
      O(1) => power_avg_inferred_i_37_n_6,
      O(0) => power_avg_inferred_i_37_n_7,
      S(3) => power_avg_inferred_i_71_n_0,
      S(2) => power_avg_inferred_i_72_n_0,
      S(1) => power_avg_inferred_i_73_n_0,
      S(0) => power_avg_inferred_i_74_n_0
    );
power_avg_inferred_i_370: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_579_n_6,
      I1 => power_avg_inferred_i_580_n_6,
      I2 => power_avg_inferred_i_581_n_6,
      I3 => power_avg_inferred_i_366_n_0,
      O => power_avg_inferred_i_370_n_0
    );
power_avg_inferred_i_371: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_573_n_7,
      I1 => power_avg_inferred_i_574_n_7,
      I2 => power_avg_inferred_i_575_n_7,
      O => power_avg_inferred_i_371_n_0
    );
power_avg_inferred_i_372: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_582_n_4,
      I1 => power_avg_inferred_i_583_n_4,
      I2 => power_avg_inferred_i_584_n_4,
      O => power_avg_inferred_i_372_n_0
    );
power_avg_inferred_i_373: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_582_n_5,
      I1 => power_avg_inferred_i_583_n_5,
      I2 => power_avg_inferred_i_584_n_5,
      O => power_avg_inferred_i_373_n_0
    );
power_avg_inferred_i_374: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_582_n_6,
      I1 => power_avg_inferred_i_583_n_6,
      I2 => power_avg_inferred_i_584_n_6,
      O => power_avg_inferred_i_374_n_0
    );
power_avg_inferred_i_375: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_573_n_6,
      I1 => power_avg_inferred_i_574_n_6,
      I2 => power_avg_inferred_i_575_n_6,
      I3 => power_avg_inferred_i_371_n_0,
      O => power_avg_inferred_i_375_n_0
    );
power_avg_inferred_i_376: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_573_n_7,
      I1 => power_avg_inferred_i_574_n_7,
      I2 => power_avg_inferred_i_575_n_7,
      I3 => power_avg_inferred_i_372_n_0,
      O => power_avg_inferred_i_376_n_0
    );
power_avg_inferred_i_377: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_582_n_4,
      I1 => power_avg_inferred_i_583_n_4,
      I2 => power_avg_inferred_i_584_n_4,
      I3 => power_avg_inferred_i_373_n_0,
      O => power_avg_inferred_i_377_n_0
    );
power_avg_inferred_i_378: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_582_n_5,
      I1 => power_avg_inferred_i_583_n_5,
      I2 => power_avg_inferred_i_584_n_5,
      I3 => power_avg_inferred_i_374_n_0,
      O => power_avg_inferred_i_378_n_0
    );
power_avg_inferred_i_379: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_576_n_7,
      I1 => power_avg_inferred_i_577_n_7,
      I2 => power_avg_inferred_i_578_n_7,
      O => power_avg_inferred_i_379_n_0
    );
power_avg_inferred_i_38: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_40_n_0,
      CO(3) => power_avg_inferred_i_38_n_0,
      CO(2) => power_avg_inferred_i_38_n_1,
      CO(1) => power_avg_inferred_i_38_n_2,
      CO(0) => power_avg_inferred_i_38_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => power_avg_inferred_i_38_n_4,
      O(2) => power_avg_inferred_i_38_n_5,
      O(1) => power_avg_inferred_i_38_n_6,
      O(0) => power_avg_inferred_i_38_n_7,
      S(3) => power_avg_inferred_i_37_n_5,
      S(2) => power_avg_inferred_i_37_n_6,
      S(1) => power_avg_inferred_i_37_n_7,
      S(0) => power_avg_inferred_i_39_n_4
    );
power_avg_inferred_i_380: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_585_n_4,
      I1 => power_avg_inferred_i_586_n_4,
      I2 => power_avg_inferred_i_587_n_4,
      O => power_avg_inferred_i_380_n_0
    );
power_avg_inferred_i_381: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_585_n_5,
      I1 => power_avg_inferred_i_586_n_5,
      I2 => power_avg_inferred_i_587_n_5,
      O => power_avg_inferred_i_381_n_0
    );
power_avg_inferred_i_382: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_585_n_6,
      I1 => power_avg_inferred_i_586_n_6,
      I2 => power_avg_inferred_i_587_n_6,
      O => power_avg_inferred_i_382_n_0
    );
power_avg_inferred_i_383: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_576_n_6,
      I1 => power_avg_inferred_i_577_n_6,
      I2 => power_avg_inferred_i_578_n_6,
      I3 => power_avg_inferred_i_379_n_0,
      O => power_avg_inferred_i_383_n_0
    );
power_avg_inferred_i_384: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_576_n_7,
      I1 => power_avg_inferred_i_577_n_7,
      I2 => power_avg_inferred_i_578_n_7,
      I3 => power_avg_inferred_i_380_n_0,
      O => power_avg_inferred_i_384_n_0
    );
power_avg_inferred_i_385: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_585_n_4,
      I1 => power_avg_inferred_i_586_n_4,
      I2 => power_avg_inferred_i_587_n_4,
      I3 => power_avg_inferred_i_381_n_0,
      O => power_avg_inferred_i_385_n_0
    );
power_avg_inferred_i_386: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_585_n_5,
      I1 => power_avg_inferred_i_586_n_5,
      I2 => power_avg_inferred_i_587_n_5,
      I3 => power_avg_inferred_i_382_n_0,
      O => power_avg_inferred_i_386_n_0
    );
power_avg_inferred_i_387: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_588_n_4,
      I1 => power_avg_inferred_i_589_n_4,
      I2 => power_avg_inferred_i_590_n_4,
      O => power_avg_inferred_i_387_n_0
    );
power_avg_inferred_i_388: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_588_n_5,
      I1 => power_avg_inferred_i_589_n_5,
      I2 => power_avg_inferred_i_590_n_5,
      O => power_avg_inferred_i_388_n_0
    );
power_avg_inferred_i_389: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_588_n_6,
      I1 => power_avg_inferred_i_589_n_6,
      I2 => power_avg_inferred_i_590_n_6,
      O => power_avg_inferred_i_389_n_0
    );
power_avg_inferred_i_39: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_41_n_0,
      CO(3) => power_avg_inferred_i_39_n_0,
      CO(2) => power_avg_inferred_i_39_n_1,
      CO(1) => power_avg_inferred_i_39_n_2,
      CO(0) => power_avg_inferred_i_39_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_75_n_0,
      DI(2) => power_avg_inferred_i_76_n_0,
      DI(1) => power_avg_inferred_i_77_n_0,
      DI(0) => power_avg_inferred_i_78_n_0,
      O(3) => power_avg_inferred_i_39_n_4,
      O(2) => power_avg_inferred_i_39_n_5,
      O(1) => power_avg_inferred_i_39_n_6,
      O(0) => power_avg_inferred_i_39_n_7,
      S(3) => power_avg_inferred_i_79_n_0,
      S(2) => power_avg_inferred_i_80_n_0,
      S(1) => power_avg_inferred_i_81_n_0,
      S(0) => power_avg_inferred_i_82_n_0
    );
power_avg_inferred_i_390: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_588_n_7,
      I1 => power_avg_inferred_i_589_n_7,
      I2 => power_avg_inferred_i_590_n_7,
      O => power_avg_inferred_i_390_n_0
    );
power_avg_inferred_i_391: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_579_n_7,
      I1 => power_avg_inferred_i_580_n_7,
      I2 => power_avg_inferred_i_581_n_7,
      I3 => power_avg_inferred_i_387_n_0,
      O => power_avg_inferred_i_391_n_0
    );
power_avg_inferred_i_392: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_588_n_4,
      I1 => power_avg_inferred_i_589_n_4,
      I2 => power_avg_inferred_i_590_n_4,
      I3 => power_avg_inferred_i_388_n_0,
      O => power_avg_inferred_i_392_n_0
    );
power_avg_inferred_i_393: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_588_n_5,
      I1 => power_avg_inferred_i_589_n_5,
      I2 => power_avg_inferred_i_590_n_5,
      I3 => power_avg_inferred_i_389_n_0,
      O => power_avg_inferred_i_393_n_0
    );
power_avg_inferred_i_394: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_588_n_6,
      I1 => power_avg_inferred_i_589_n_6,
      I2 => power_avg_inferred_i_590_n_6,
      I3 => power_avg_inferred_i_390_n_0,
      O => power_avg_inferred_i_394_n_0
    );
power_avg_inferred_i_395: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_582_n_7,
      I1 => power_avg_inferred_i_583_n_7,
      I2 => power_avg_inferred_i_584_n_7,
      O => power_avg_inferred_i_395_n_0
    );
power_avg_inferred_i_396: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_591_n_4,
      I1 => power_avg_inferred_i_592_n_4,
      I2 => power_avg_inferred_i_593_n_4,
      O => power_avg_inferred_i_396_n_0
    );
power_avg_inferred_i_397: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_591_n_5,
      I1 => power_avg_inferred_i_592_n_5,
      I2 => power_avg_inferred_i_593_n_5,
      O => power_avg_inferred_i_397_n_0
    );
power_avg_inferred_i_398: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_591_n_6,
      I1 => power_avg_inferred_i_592_n_6,
      I2 => power_avg_inferred_i_593_n_6,
      O => power_avg_inferred_i_398_n_0
    );
power_avg_inferred_i_399: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_582_n_6,
      I1 => power_avg_inferred_i_583_n_6,
      I2 => power_avg_inferred_i_584_n_6,
      I3 => power_avg_inferred_i_395_n_0,
      O => power_avg_inferred_i_399_n_0
    );
power_avg_inferred_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => power_avg_inferred_i_37_n_4,
      I1 => power_avg_inferred_i_34_n_2,
      I2 => sum(63),
      I3 => power_avg_inferred_i_35_n_6,
      I4 => power_avg_inferred_i_36_n_7,
      O => power_avg(28)
    );
power_avg_inferred_i_40: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_42_n_0,
      CO(3) => power_avg_inferred_i_40_n_0,
      CO(2) => power_avg_inferred_i_40_n_1,
      CO(1) => power_avg_inferred_i_40_n_2,
      CO(0) => power_avg_inferred_i_40_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => power_avg_inferred_i_40_n_4,
      O(2) => power_avg_inferred_i_40_n_5,
      O(1) => power_avg_inferred_i_40_n_6,
      O(0) => power_avg_inferred_i_40_n_7,
      S(3) => power_avg_inferred_i_39_n_5,
      S(2) => power_avg_inferred_i_39_n_6,
      S(1) => power_avg_inferred_i_39_n_7,
      S(0) => power_avg_inferred_i_41_n_4
    );
power_avg_inferred_i_400: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_582_n_7,
      I1 => power_avg_inferred_i_583_n_7,
      I2 => power_avg_inferred_i_584_n_7,
      I3 => power_avg_inferred_i_396_n_0,
      O => power_avg_inferred_i_400_n_0
    );
power_avg_inferred_i_401: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_591_n_4,
      I1 => power_avg_inferred_i_592_n_4,
      I2 => power_avg_inferred_i_593_n_4,
      I3 => power_avg_inferred_i_397_n_0,
      O => power_avg_inferred_i_401_n_0
    );
power_avg_inferred_i_402: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_591_n_5,
      I1 => power_avg_inferred_i_592_n_5,
      I2 => power_avg_inferred_i_593_n_5,
      I3 => power_avg_inferred_i_398_n_0,
      O => power_avg_inferred_i_402_n_0
    );
power_avg_inferred_i_403: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_585_n_7,
      I1 => power_avg_inferred_i_586_n_7,
      I2 => power_avg_inferred_i_587_n_7,
      O => power_avg_inferred_i_403_n_0
    );
power_avg_inferred_i_404: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_594_n_4,
      I1 => power_avg_inferred_i_595_n_4,
      I2 => power_avg_inferred_i_596_n_4,
      O => power_avg_inferred_i_404_n_0
    );
power_avg_inferred_i_405: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_594_n_5,
      I1 => power_avg_inferred_i_595_n_5,
      I2 => power_avg_inferred_i_596_n_5,
      O => power_avg_inferred_i_405_n_0
    );
power_avg_inferred_i_406: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_594_n_6,
      I1 => power_avg_inferred_i_595_n_6,
      I2 => power_avg_inferred_i_596_n_6,
      O => power_avg_inferred_i_406_n_0
    );
power_avg_inferred_i_407: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_585_n_6,
      I1 => power_avg_inferred_i_586_n_6,
      I2 => power_avg_inferred_i_587_n_6,
      I3 => power_avg_inferred_i_403_n_0,
      O => power_avg_inferred_i_407_n_0
    );
power_avg_inferred_i_408: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_585_n_7,
      I1 => power_avg_inferred_i_586_n_7,
      I2 => power_avg_inferred_i_587_n_7,
      I3 => power_avg_inferred_i_404_n_0,
      O => power_avg_inferred_i_408_n_0
    );
power_avg_inferred_i_409: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_594_n_4,
      I1 => power_avg_inferred_i_595_n_4,
      I2 => power_avg_inferred_i_596_n_4,
      I3 => power_avg_inferred_i_405_n_0,
      O => power_avg_inferred_i_409_n_0
    );
power_avg_inferred_i_41: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_43_n_0,
      CO(3) => power_avg_inferred_i_41_n_0,
      CO(2) => power_avg_inferred_i_41_n_1,
      CO(1) => power_avg_inferred_i_41_n_2,
      CO(0) => power_avg_inferred_i_41_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_83_n_0,
      DI(2) => power_avg_inferred_i_84_n_0,
      DI(1) => power_avg_inferred_i_85_n_0,
      DI(0) => power_avg_inferred_i_86_n_0,
      O(3) => power_avg_inferred_i_41_n_4,
      O(2) => power_avg_inferred_i_41_n_5,
      O(1) => power_avg_inferred_i_41_n_6,
      O(0) => power_avg_inferred_i_41_n_7,
      S(3) => power_avg_inferred_i_87_n_0,
      S(2) => power_avg_inferred_i_88_n_0,
      S(1) => power_avg_inferred_i_89_n_0,
      S(0) => power_avg_inferred_i_90_n_0
    );
power_avg_inferred_i_410: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_594_n_5,
      I1 => power_avg_inferred_i_595_n_5,
      I2 => power_avg_inferred_i_596_n_5,
      I3 => power_avg_inferred_i_406_n_0,
      O => power_avg_inferred_i_410_n_0
    );
power_avg_inferred_i_411: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_597_n_4,
      I1 => power_avg_inferred_i_598_n_4,
      I2 => power_avg_inferred_i_599_n_4,
      O => power_avg_inferred_i_411_n_0
    );
power_avg_inferred_i_412: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_597_n_5,
      I1 => power_avg_inferred_i_598_n_5,
      I2 => power_avg_inferred_i_599_n_5,
      O => power_avg_inferred_i_412_n_0
    );
power_avg_inferred_i_413: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_597_n_6,
      I1 => power_avg_inferred_i_598_n_6,
      I2 => power_avg_inferred_i_599_n_6,
      O => power_avg_inferred_i_413_n_0
    );
power_avg_inferred_i_414: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_597_n_7,
      I1 => power_avg_inferred_i_598_n_7,
      I2 => power_avg_inferred_i_599_n_7,
      O => power_avg_inferred_i_414_n_0
    );
power_avg_inferred_i_415: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_588_n_7,
      I1 => power_avg_inferred_i_589_n_7,
      I2 => power_avg_inferred_i_590_n_7,
      I3 => power_avg_inferred_i_411_n_0,
      O => power_avg_inferred_i_415_n_0
    );
power_avg_inferred_i_416: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_597_n_4,
      I1 => power_avg_inferred_i_598_n_4,
      I2 => power_avg_inferred_i_599_n_4,
      I3 => power_avg_inferred_i_412_n_0,
      O => power_avg_inferred_i_416_n_0
    );
power_avg_inferred_i_417: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_597_n_5,
      I1 => power_avg_inferred_i_598_n_5,
      I2 => power_avg_inferred_i_599_n_5,
      I3 => power_avg_inferred_i_413_n_0,
      O => power_avg_inferred_i_417_n_0
    );
power_avg_inferred_i_418: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_597_n_6,
      I1 => power_avg_inferred_i_598_n_6,
      I2 => power_avg_inferred_i_599_n_6,
      I3 => power_avg_inferred_i_414_n_0,
      O => power_avg_inferred_i_418_n_0
    );
power_avg_inferred_i_419: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_591_n_7,
      I1 => power_avg_inferred_i_592_n_7,
      I2 => power_avg_inferred_i_593_n_7,
      O => power_avg_inferred_i_419_n_0
    );
power_avg_inferred_i_42: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_44_n_0,
      CO(3) => power_avg_inferred_i_42_n_0,
      CO(2) => power_avg_inferred_i_42_n_1,
      CO(1) => power_avg_inferred_i_42_n_2,
      CO(0) => power_avg_inferred_i_42_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => power_avg_inferred_i_42_n_4,
      O(2) => power_avg_inferred_i_42_n_5,
      O(1) => power_avg_inferred_i_42_n_6,
      O(0) => power_avg_inferred_i_42_n_7,
      S(3) => power_avg_inferred_i_41_n_5,
      S(2) => power_avg_inferred_i_41_n_6,
      S(1) => power_avg_inferred_i_41_n_7,
      S(0) => power_avg_inferred_i_43_n_4
    );
power_avg_inferred_i_420: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_600_n_4,
      I1 => power_avg_inferred_i_601_n_4,
      I2 => power_avg_inferred_i_602_n_4,
      O => power_avg_inferred_i_420_n_0
    );
power_avg_inferred_i_421: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_600_n_5,
      I1 => power_avg_inferred_i_601_n_5,
      I2 => power_avg_inferred_i_602_n_5,
      O => power_avg_inferred_i_421_n_0
    );
power_avg_inferred_i_422: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_600_n_6,
      I1 => power_avg_inferred_i_601_n_6,
      I2 => power_avg_inferred_i_602_n_6,
      O => power_avg_inferred_i_422_n_0
    );
power_avg_inferred_i_423: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_591_n_6,
      I1 => power_avg_inferred_i_592_n_6,
      I2 => power_avg_inferred_i_593_n_6,
      I3 => power_avg_inferred_i_419_n_0,
      O => power_avg_inferred_i_423_n_0
    );
power_avg_inferred_i_424: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_591_n_7,
      I1 => power_avg_inferred_i_592_n_7,
      I2 => power_avg_inferred_i_593_n_7,
      I3 => power_avg_inferred_i_420_n_0,
      O => power_avg_inferred_i_424_n_0
    );
power_avg_inferred_i_425: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_600_n_4,
      I1 => power_avg_inferred_i_601_n_4,
      I2 => power_avg_inferred_i_602_n_4,
      I3 => power_avg_inferred_i_421_n_0,
      O => power_avg_inferred_i_425_n_0
    );
power_avg_inferred_i_426: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_600_n_5,
      I1 => power_avg_inferred_i_601_n_5,
      I2 => power_avg_inferred_i_602_n_5,
      I3 => power_avg_inferred_i_422_n_0,
      O => power_avg_inferred_i_426_n_0
    );
power_avg_inferred_i_427: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_594_n_7,
      I1 => power_avg_inferred_i_595_n_7,
      I2 => power_avg_inferred_i_596_n_7,
      O => power_avg_inferred_i_427_n_0
    );
power_avg_inferred_i_428: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_603_n_4,
      I1 => power_avg_inferred_i_604_n_4,
      I2 => power_avg_inferred_i_605_n_4,
      O => power_avg_inferred_i_428_n_0
    );
power_avg_inferred_i_429: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_603_n_5,
      I1 => power_avg_inferred_i_604_n_5,
      I2 => power_avg_inferred_i_605_n_5,
      O => power_avg_inferred_i_429_n_0
    );
power_avg_inferred_i_43: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_45_n_0,
      CO(3) => power_avg_inferred_i_43_n_0,
      CO(2) => power_avg_inferred_i_43_n_1,
      CO(1) => power_avg_inferred_i_43_n_2,
      CO(0) => power_avg_inferred_i_43_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_91_n_0,
      DI(2) => power_avg_inferred_i_92_n_0,
      DI(1) => power_avg_inferred_i_93_n_0,
      DI(0) => power_avg_inferred_i_94_n_0,
      O(3) => power_avg_inferred_i_43_n_4,
      O(2) => power_avg_inferred_i_43_n_5,
      O(1) => power_avg_inferred_i_43_n_6,
      O(0) => power_avg_inferred_i_43_n_7,
      S(3) => power_avg_inferred_i_95_n_0,
      S(2) => power_avg_inferred_i_96_n_0,
      S(1) => power_avg_inferred_i_97_n_0,
      S(0) => power_avg_inferred_i_98_n_0
    );
power_avg_inferred_i_430: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_603_n_6,
      I1 => power_avg_inferred_i_604_n_6,
      I2 => power_avg_inferred_i_605_n_6,
      O => power_avg_inferred_i_430_n_0
    );
power_avg_inferred_i_431: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_594_n_6,
      I1 => power_avg_inferred_i_595_n_6,
      I2 => power_avg_inferred_i_596_n_6,
      I3 => power_avg_inferred_i_427_n_0,
      O => power_avg_inferred_i_431_n_0
    );
power_avg_inferred_i_432: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_594_n_7,
      I1 => power_avg_inferred_i_595_n_7,
      I2 => power_avg_inferred_i_596_n_7,
      I3 => power_avg_inferred_i_428_n_0,
      O => power_avg_inferred_i_432_n_0
    );
power_avg_inferred_i_433: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_603_n_4,
      I1 => power_avg_inferred_i_604_n_4,
      I2 => power_avg_inferred_i_605_n_4,
      I3 => power_avg_inferred_i_429_n_0,
      O => power_avg_inferred_i_433_n_0
    );
power_avg_inferred_i_434: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_603_n_5,
      I1 => power_avg_inferred_i_604_n_5,
      I2 => power_avg_inferred_i_605_n_5,
      I3 => power_avg_inferred_i_430_n_0,
      O => power_avg_inferred_i_434_n_0
    );
power_avg_inferred_i_435: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_606_n_0,
      CO(3) => power_avg_inferred_i_435_n_0,
      CO(2) => power_avg_inferred_i_435_n_1,
      CO(1) => power_avg_inferred_i_435_n_2,
      CO(0) => power_avg_inferred_i_435_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_607_n_0,
      DI(2) => power_avg_inferred_i_608_n_0,
      DI(1) => power_avg_inferred_i_609_n_0,
      DI(0) => power_avg_inferred_i_610_n_0,
      O(3 downto 0) => NLW_power_avg_inferred_i_435_O_UNCONNECTED(3 downto 0),
      S(3) => power_avg_inferred_i_611_n_0,
      S(2) => power_avg_inferred_i_612_n_0,
      S(1) => power_avg_inferred_i_613_n_0,
      S(0) => power_avg_inferred_i_614_n_0
    );
power_avg_inferred_i_436: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_445_n_5,
      I1 => power_avg_inferred_i_446_n_5,
      I2 => power_avg_inferred_i_615_n_4,
      O => power_avg_inferred_i_436_n_0
    );
power_avg_inferred_i_437: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_445_n_6,
      I1 => power_avg_inferred_i_446_n_6,
      I2 => power_avg_inferred_i_615_n_5,
      O => power_avg_inferred_i_437_n_0
    );
power_avg_inferred_i_438: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_445_n_7,
      I1 => power_avg_inferred_i_446_n_7,
      I2 => power_avg_inferred_i_615_n_6,
      O => power_avg_inferred_i_438_n_0
    );
power_avg_inferred_i_439: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_616_n_4,
      I1 => power_avg_inferred_i_617_n_4,
      I2 => power_avg_inferred_i_615_n_7,
      O => power_avg_inferred_i_439_n_0
    );
power_avg_inferred_i_44: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_46_n_0,
      CO(3) => power_avg_inferred_i_44_n_0,
      CO(2) => power_avg_inferred_i_44_n_1,
      CO(1) => power_avg_inferred_i_44_n_2,
      CO(0) => power_avg_inferred_i_44_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => power_avg_inferred_i_44_n_4,
      O(2) => power_avg_inferred_i_44_n_5,
      O(1) => power_avg_inferred_i_44_n_6,
      O(0) => power_avg_inferred_i_44_n_7,
      S(3) => power_avg_inferred_i_43_n_5,
      S(2) => power_avg_inferred_i_43_n_6,
      S(1) => power_avg_inferred_i_43_n_7,
      S(0) => power_avg_inferred_i_45_n_4
    );
power_avg_inferred_i_440: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_445_n_4,
      I1 => power_avg_inferred_i_446_n_4,
      I2 => power_avg_inferred_i_444_n_7,
      I3 => power_avg_inferred_i_436_n_0,
      O => power_avg_inferred_i_440_n_0
    );
power_avg_inferred_i_441: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_445_n_5,
      I1 => power_avg_inferred_i_446_n_5,
      I2 => power_avg_inferred_i_615_n_4,
      I3 => power_avg_inferred_i_437_n_0,
      O => power_avg_inferred_i_441_n_0
    );
power_avg_inferred_i_442: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_445_n_6,
      I1 => power_avg_inferred_i_446_n_6,
      I2 => power_avg_inferred_i_615_n_5,
      I3 => power_avg_inferred_i_438_n_0,
      O => power_avg_inferred_i_442_n_0
    );
power_avg_inferred_i_443: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_445_n_7,
      I1 => power_avg_inferred_i_446_n_7,
      I2 => power_avg_inferred_i_615_n_6,
      I3 => power_avg_inferred_i_439_n_0,
      O => power_avg_inferred_i_443_n_0
    );
power_avg_inferred_i_444: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_615_n_0,
      CO(3) => power_avg_inferred_i_444_n_0,
      CO(2) => power_avg_inferred_i_444_n_1,
      CO(1) => power_avg_inferred_i_444_n_2,
      CO(0) => power_avg_inferred_i_444_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_618_n_0,
      DI(2) => power_avg_inferred_i_619_n_0,
      DI(1) => power_avg_inferred_i_620_n_0,
      DI(0) => power_avg_inferred_i_621_n_0,
      O(3) => power_avg_inferred_i_444_n_4,
      O(2) => power_avg_inferred_i_444_n_5,
      O(1) => power_avg_inferred_i_444_n_6,
      O(0) => power_avg_inferred_i_444_n_7,
      S(3) => power_avg_inferred_i_622_n_0,
      S(2) => power_avg_inferred_i_623_n_0,
      S(1) => power_avg_inferred_i_624_n_0,
      S(0) => power_avg_inferred_i_625_n_0
    );
power_avg_inferred_i_445: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_616_n_0,
      CO(3) => power_avg_inferred_i_445_n_0,
      CO(2) => power_avg_inferred_i_445_n_1,
      CO(1) => power_avg_inferred_i_445_n_2,
      CO(0) => power_avg_inferred_i_445_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_626_n_0,
      DI(2) => power_avg_inferred_i_627_n_0,
      DI(1) => power_avg_inferred_i_628_n_0,
      DI(0) => power_avg_inferred_i_629_n_0,
      O(3) => power_avg_inferred_i_445_n_4,
      O(2) => power_avg_inferred_i_445_n_5,
      O(1) => power_avg_inferred_i_445_n_6,
      O(0) => power_avg_inferred_i_445_n_7,
      S(3) => power_avg_inferred_i_630_n_0,
      S(2) => power_avg_inferred_i_631_n_0,
      S(1) => power_avg_inferred_i_632_n_0,
      S(0) => power_avg_inferred_i_633_n_0
    );
power_avg_inferred_i_446: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_617_n_0,
      CO(3) => power_avg_inferred_i_446_n_0,
      CO(2) => power_avg_inferred_i_446_n_1,
      CO(1) => power_avg_inferred_i_446_n_2,
      CO(0) => power_avg_inferred_i_446_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_634_n_0,
      DI(2) => power_avg_inferred_i_635_n_0,
      DI(1) => power_avg_inferred_i_636_n_0,
      DI(0) => power_avg_inferred_i_637_n_0,
      O(3) => power_avg_inferred_i_446_n_4,
      O(2) => power_avg_inferred_i_446_n_5,
      O(1) => power_avg_inferred_i_446_n_6,
      O(0) => power_avg_inferred_i_446_n_7,
      S(3) => power_avg_inferred_i_638_n_0,
      S(2) => power_avg_inferred_i_639_n_0,
      S(1) => power_avg_inferred_i_640_n_0,
      S(0) => power_avg_inferred_i_641_n_0
    );
power_avg_inferred_i_447: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_642_n_4,
      I1 => power_avg_inferred_i_643_n_4,
      I2 => power_avg_inferred_i_644_n_4,
      O => power_avg_inferred_i_447_n_0
    );
power_avg_inferred_i_448: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_642_n_5,
      I1 => power_avg_inferred_i_643_n_5,
      I2 => power_avg_inferred_i_644_n_5,
      O => power_avg_inferred_i_448_n_0
    );
power_avg_inferred_i_449: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_642_n_6,
      I1 => power_avg_inferred_i_643_n_6,
      I2 => power_avg_inferred_i_644_n_6,
      O => power_avg_inferred_i_449_n_0
    );
power_avg_inferred_i_45: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_47_n_0,
      CO(3) => power_avg_inferred_i_45_n_0,
      CO(2) => power_avg_inferred_i_45_n_1,
      CO(1) => power_avg_inferred_i_45_n_2,
      CO(0) => power_avg_inferred_i_45_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_99_n_0,
      DI(2) => power_avg_inferred_i_100_n_0,
      DI(1) => power_avg_inferred_i_101_n_0,
      DI(0) => power_avg_inferred_i_102_n_0,
      O(3) => power_avg_inferred_i_45_n_4,
      O(2) => power_avg_inferred_i_45_n_5,
      O(1) => power_avg_inferred_i_45_n_6,
      O(0) => power_avg_inferred_i_45_n_7,
      S(3) => power_avg_inferred_i_103_n_0,
      S(2) => power_avg_inferred_i_104_n_0,
      S(1) => power_avg_inferred_i_105_n_0,
      S(0) => power_avg_inferred_i_106_n_0
    );
power_avg_inferred_i_450: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_642_n_7,
      I1 => power_avg_inferred_i_643_n_7,
      I2 => power_avg_inferred_i_644_n_7,
      O => power_avg_inferred_i_450_n_0
    );
power_avg_inferred_i_451: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_597_n_7,
      I1 => power_avg_inferred_i_598_n_7,
      I2 => power_avg_inferred_i_599_n_7,
      I3 => power_avg_inferred_i_447_n_0,
      O => power_avg_inferred_i_451_n_0
    );
power_avg_inferred_i_452: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_642_n_4,
      I1 => power_avg_inferred_i_643_n_4,
      I2 => power_avg_inferred_i_644_n_4,
      I3 => power_avg_inferred_i_448_n_0,
      O => power_avg_inferred_i_452_n_0
    );
power_avg_inferred_i_453: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_642_n_5,
      I1 => power_avg_inferred_i_643_n_5,
      I2 => power_avg_inferred_i_644_n_5,
      I3 => power_avg_inferred_i_449_n_0,
      O => power_avg_inferred_i_453_n_0
    );
power_avg_inferred_i_454: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_642_n_6,
      I1 => power_avg_inferred_i_643_n_6,
      I2 => power_avg_inferred_i_644_n_6,
      I3 => power_avg_inferred_i_450_n_0,
      O => power_avg_inferred_i_454_n_0
    );
power_avg_inferred_i_455: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_600_n_7,
      I1 => power_avg_inferred_i_601_n_7,
      I2 => power_avg_inferred_i_602_n_7,
      O => power_avg_inferred_i_455_n_0
    );
power_avg_inferred_i_456: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_645_n_4,
      I1 => power_avg_inferred_i_646_n_4,
      I2 => power_avg_inferred_i_647_n_4,
      O => power_avg_inferred_i_456_n_0
    );
power_avg_inferred_i_457: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_645_n_5,
      I1 => power_avg_inferred_i_646_n_5,
      I2 => power_avg_inferred_i_647_n_5,
      O => power_avg_inferred_i_457_n_0
    );
power_avg_inferred_i_458: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_645_n_6,
      I1 => power_avg_inferred_i_646_n_6,
      I2 => power_avg_inferred_i_647_n_6,
      O => power_avg_inferred_i_458_n_0
    );
power_avg_inferred_i_459: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_600_n_6,
      I1 => power_avg_inferred_i_601_n_6,
      I2 => power_avg_inferred_i_602_n_6,
      I3 => power_avg_inferred_i_455_n_0,
      O => power_avg_inferred_i_459_n_0
    );
power_avg_inferred_i_46: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_48_n_0,
      CO(3) => power_avg_inferred_i_46_n_0,
      CO(2) => power_avg_inferred_i_46_n_1,
      CO(1) => power_avg_inferred_i_46_n_2,
      CO(0) => power_avg_inferred_i_46_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => power_avg_inferred_i_46_n_4,
      O(2) => power_avg_inferred_i_46_n_5,
      O(1) => power_avg_inferred_i_46_n_6,
      O(0) => power_avg_inferred_i_46_n_7,
      S(3) => power_avg_inferred_i_45_n_5,
      S(2) => power_avg_inferred_i_45_n_6,
      S(1) => power_avg_inferred_i_45_n_7,
      S(0) => power_avg_inferred_i_47_n_4
    );
power_avg_inferred_i_460: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_600_n_7,
      I1 => power_avg_inferred_i_601_n_7,
      I2 => power_avg_inferred_i_602_n_7,
      I3 => power_avg_inferred_i_456_n_0,
      O => power_avg_inferred_i_460_n_0
    );
power_avg_inferred_i_461: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_645_n_4,
      I1 => power_avg_inferred_i_646_n_4,
      I2 => power_avg_inferred_i_647_n_4,
      I3 => power_avg_inferred_i_457_n_0,
      O => power_avg_inferred_i_461_n_0
    );
power_avg_inferred_i_462: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_645_n_5,
      I1 => power_avg_inferred_i_646_n_5,
      I2 => power_avg_inferred_i_647_n_5,
      I3 => power_avg_inferred_i_458_n_0,
      O => power_avg_inferred_i_462_n_0
    );
power_avg_inferred_i_463: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_603_n_7,
      I1 => power_avg_inferred_i_604_n_7,
      I2 => power_avg_inferred_i_605_n_7,
      O => power_avg_inferred_i_463_n_0
    );
power_avg_inferred_i_464: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_648_n_4,
      I1 => power_avg_inferred_i_649_n_4,
      I2 => power_avg_inferred_i_650_n_4,
      O => power_avg_inferred_i_464_n_0
    );
power_avg_inferred_i_465: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_648_n_5,
      I1 => power_avg_inferred_i_649_n_5,
      I2 => power_avg_inferred_i_650_n_5,
      O => power_avg_inferred_i_465_n_0
    );
power_avg_inferred_i_466: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_648_n_6,
      I1 => power_avg_inferred_i_649_n_6,
      I2 => power_avg_inferred_i_650_n_6,
      O => power_avg_inferred_i_466_n_0
    );
power_avg_inferred_i_467: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_603_n_6,
      I1 => power_avg_inferred_i_604_n_6,
      I2 => power_avg_inferred_i_605_n_6,
      I3 => power_avg_inferred_i_463_n_0,
      O => power_avg_inferred_i_467_n_0
    );
power_avg_inferred_i_468: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_603_n_7,
      I1 => power_avg_inferred_i_604_n_7,
      I2 => power_avg_inferred_i_605_n_7,
      I3 => power_avg_inferred_i_464_n_0,
      O => power_avg_inferred_i_468_n_0
    );
power_avg_inferred_i_469: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_648_n_4,
      I1 => power_avg_inferred_i_649_n_4,
      I2 => power_avg_inferred_i_650_n_4,
      I3 => power_avg_inferred_i_465_n_0,
      O => power_avg_inferred_i_469_n_0
    );
power_avg_inferred_i_47: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_49_n_0,
      CO(3) => power_avg_inferred_i_47_n_0,
      CO(2) => power_avg_inferred_i_47_n_1,
      CO(1) => power_avg_inferred_i_47_n_2,
      CO(0) => power_avg_inferred_i_47_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_107_n_0,
      DI(2) => power_avg_inferred_i_108_n_0,
      DI(1) => power_avg_inferred_i_109_n_0,
      DI(0) => power_avg_inferred_i_110_n_0,
      O(3) => power_avg_inferred_i_47_n_4,
      O(2) => power_avg_inferred_i_47_n_5,
      O(1) => power_avg_inferred_i_47_n_6,
      O(0) => power_avg_inferred_i_47_n_7,
      S(3) => power_avg_inferred_i_111_n_0,
      S(2) => power_avg_inferred_i_112_n_0,
      S(1) => power_avg_inferred_i_113_n_0,
      S(0) => power_avg_inferred_i_114_n_0
    );
power_avg_inferred_i_470: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_648_n_5,
      I1 => power_avg_inferred_i_649_n_5,
      I2 => power_avg_inferred_i_650_n_5,
      I3 => power_avg_inferred_i_466_n_0,
      O => power_avg_inferred_i_470_n_0
    );
power_avg_inferred_i_471: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_474_n_0,
      CO(3) => power_avg_inferred_i_471_n_0,
      CO(2) => power_avg_inferred_i_471_n_1,
      CO(1) => power_avg_inferred_i_471_n_2,
      CO(0) => power_avg_inferred_i_471_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_651_n_0,
      DI(2) => power_avg_inferred_i_652_n_0,
      DI(1) => power_avg_inferred_i_653_n_0,
      DI(0) => power_avg_inferred_i_654_n_0,
      O(3) => power_avg_inferred_i_471_n_4,
      O(2) => power_avg_inferred_i_471_n_5,
      O(1) => power_avg_inferred_i_471_n_6,
      O(0) => power_avg_inferred_i_471_n_7,
      S(3) => power_avg_inferred_i_655_n_0,
      S(2) => power_avg_inferred_i_656_n_0,
      S(1) => power_avg_inferred_i_657_n_0,
      S(0) => power_avg_inferred_i_658_n_0
    );
power_avg_inferred_i_472: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_475_n_0,
      CO(3) => power_avg_inferred_i_472_n_0,
      CO(2) => power_avg_inferred_i_472_n_1,
      CO(1) => power_avg_inferred_i_472_n_2,
      CO(0) => power_avg_inferred_i_472_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_659_n_0,
      DI(2) => power_avg_inferred_i_660_n_0,
      DI(1) => power_avg_inferred_i_661_n_0,
      DI(0) => power_avg_inferred_i_662_n_0,
      O(3) => power_avg_inferred_i_472_n_4,
      O(2) => power_avg_inferred_i_472_n_5,
      O(1) => power_avg_inferred_i_472_n_6,
      O(0) => power_avg_inferred_i_472_n_7,
      S(3) => power_avg_inferred_i_663_n_0,
      S(2) => power_avg_inferred_i_664_n_0,
      S(1) => power_avg_inferred_i_665_n_0,
      S(0) => power_avg_inferred_i_666_n_0
    );
power_avg_inferred_i_473: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_476_n_0,
      CO(3) => power_avg_inferred_i_473_n_0,
      CO(2) => power_avg_inferred_i_473_n_1,
      CO(1) => power_avg_inferred_i_473_n_2,
      CO(0) => power_avg_inferred_i_473_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_667_n_0,
      DI(2) => power_avg_inferred_i_668_n_0,
      DI(1) => power_avg_inferred_i_669_n_0,
      DI(0) => power_avg_inferred_i_670_n_0,
      O(3) => power_avg_inferred_i_473_n_4,
      O(2) => power_avg_inferred_i_473_n_5,
      O(1) => power_avg_inferred_i_473_n_6,
      O(0) => power_avg_inferred_i_473_n_7,
      S(3) => power_avg_inferred_i_671_n_0,
      S(2) => power_avg_inferred_i_672_n_0,
      S(1) => power_avg_inferred_i_673_n_0,
      S(0) => power_avg_inferred_i_674_n_0
    );
power_avg_inferred_i_474: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_486_n_0,
      CO(3) => power_avg_inferred_i_474_n_0,
      CO(2) => power_avg_inferred_i_474_n_1,
      CO(1) => power_avg_inferred_i_474_n_2,
      CO(0) => power_avg_inferred_i_474_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_675_n_0,
      DI(2) => power_avg_inferred_i_676_n_0,
      DI(1) => power_avg_inferred_i_677_n_0,
      DI(0) => power_avg_inferred_i_678_n_0,
      O(3) => power_avg_inferred_i_474_n_4,
      O(2) => power_avg_inferred_i_474_n_5,
      O(1) => power_avg_inferred_i_474_n_6,
      O(0) => power_avg_inferred_i_474_n_7,
      S(3) => power_avg_inferred_i_679_n_0,
      S(2) => power_avg_inferred_i_680_n_0,
      S(1) => power_avg_inferred_i_681_n_0,
      S(0) => power_avg_inferred_i_682_n_0
    );
power_avg_inferred_i_475: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_487_n_0,
      CO(3) => power_avg_inferred_i_475_n_0,
      CO(2) => power_avg_inferred_i_475_n_1,
      CO(1) => power_avg_inferred_i_475_n_2,
      CO(0) => power_avg_inferred_i_475_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_683_n_0,
      DI(2) => power_avg_inferred_i_684_n_0,
      DI(1) => power_avg_inferred_i_685_n_0,
      DI(0) => power_avg_inferred_i_686_n_0,
      O(3) => power_avg_inferred_i_475_n_4,
      O(2) => power_avg_inferred_i_475_n_5,
      O(1) => power_avg_inferred_i_475_n_6,
      O(0) => power_avg_inferred_i_475_n_7,
      S(3) => power_avg_inferred_i_687_n_0,
      S(2) => power_avg_inferred_i_688_n_0,
      S(1) => power_avg_inferred_i_689_n_0,
      S(0) => power_avg_inferred_i_690_n_0
    );
power_avg_inferred_i_476: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_488_n_0,
      CO(3) => power_avg_inferred_i_476_n_0,
      CO(2) => power_avg_inferred_i_476_n_1,
      CO(1) => power_avg_inferred_i_476_n_2,
      CO(0) => power_avg_inferred_i_476_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_691_n_0,
      DI(2) => power_avg_inferred_i_692_n_0,
      DI(1) => power_avg_inferred_i_693_n_0,
      DI(0) => power_avg_inferred_i_694_n_0,
      O(3) => power_avg_inferred_i_476_n_4,
      O(2) => power_avg_inferred_i_476_n_5,
      O(1) => power_avg_inferred_i_476_n_6,
      O(0) => power_avg_inferred_i_476_n_7,
      S(3) => power_avg_inferred_i_695_n_0,
      S(2) => power_avg_inferred_i_696_n_0,
      S(1) => power_avg_inferred_i_697_n_0,
      S(0) => power_avg_inferred_i_698_n_0
    );
power_avg_inferred_i_477: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_480_n_0,
      CO(3) => power_avg_inferred_i_477_n_0,
      CO(2) => power_avg_inferred_i_477_n_1,
      CO(1) => power_avg_inferred_i_477_n_2,
      CO(0) => power_avg_inferred_i_477_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_699_n_0,
      DI(2) => power_avg_inferred_i_700_n_0,
      DI(1) => power_avg_inferred_i_701_n_0,
      DI(0) => power_avg_inferred_i_702_n_0,
      O(3) => power_avg_inferred_i_477_n_4,
      O(2) => power_avg_inferred_i_477_n_5,
      O(1) => power_avg_inferred_i_477_n_6,
      O(0) => power_avg_inferred_i_477_n_7,
      S(3) => power_avg_inferred_i_703_n_0,
      S(2) => power_avg_inferred_i_704_n_0,
      S(1) => power_avg_inferred_i_705_n_0,
      S(0) => power_avg_inferred_i_706_n_0
    );
power_avg_inferred_i_478: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_481_n_0,
      CO(3) => power_avg_inferred_i_478_n_0,
      CO(2) => power_avg_inferred_i_478_n_1,
      CO(1) => power_avg_inferred_i_478_n_2,
      CO(0) => power_avg_inferred_i_478_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_707_n_0,
      DI(2) => power_avg_inferred_i_708_n_0,
      DI(1) => power_avg_inferred_i_709_n_0,
      DI(0) => power_avg_inferred_i_710_n_0,
      O(3) => power_avg_inferred_i_478_n_4,
      O(2) => power_avg_inferred_i_478_n_5,
      O(1) => power_avg_inferred_i_478_n_6,
      O(0) => power_avg_inferred_i_478_n_7,
      S(3) => power_avg_inferred_i_711_n_0,
      S(2) => power_avg_inferred_i_712_n_0,
      S(1) => power_avg_inferred_i_713_n_0,
      S(0) => power_avg_inferred_i_714_n_0
    );
power_avg_inferred_i_479: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_482_n_0,
      CO(3) => power_avg_inferred_i_479_n_0,
      CO(2) => power_avg_inferred_i_479_n_1,
      CO(1) => power_avg_inferred_i_479_n_2,
      CO(0) => power_avg_inferred_i_479_n_3,
      CYINIT => '0',
      DI(3) => sum(62),
      DI(2) => power_avg_inferred_i_715_n_0,
      DI(1) => power_avg_inferred_i_716_n_0,
      DI(0) => power_avg_inferred_i_717_n_0,
      O(3) => power_avg_inferred_i_479_n_4,
      O(2) => power_avg_inferred_i_479_n_5,
      O(1) => power_avg_inferred_i_479_n_6,
      O(0) => power_avg_inferred_i_479_n_7,
      S(3) => power_avg_inferred_i_718_n_0,
      S(2) => power_avg_inferred_i_719_n_0,
      S(1) => power_avg_inferred_i_720_n_0,
      S(0) => power_avg_inferred_i_721_n_0
    );
power_avg_inferred_i_48: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_50_n_0,
      CO(3) => power_avg_inferred_i_48_n_0,
      CO(2) => power_avg_inferred_i_48_n_1,
      CO(1) => power_avg_inferred_i_48_n_2,
      CO(0) => power_avg_inferred_i_48_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => power_avg_inferred_i_48_n_4,
      O(2) => power_avg_inferred_i_48_n_5,
      O(1) => power_avg_inferred_i_48_n_6,
      O(0) => power_avg_inferred_i_48_n_7,
      S(3) => power_avg_inferred_i_47_n_5,
      S(2) => power_avg_inferred_i_47_n_6,
      S(1) => power_avg_inferred_i_47_n_7,
      S(0) => power_avg_inferred_i_49_n_4
    );
power_avg_inferred_i_480: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_489_n_0,
      CO(3) => power_avg_inferred_i_480_n_0,
      CO(2) => power_avg_inferred_i_480_n_1,
      CO(1) => power_avg_inferred_i_480_n_2,
      CO(0) => power_avg_inferred_i_480_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_722_n_0,
      DI(2) => power_avg_inferred_i_723_n_0,
      DI(1) => power_avg_inferred_i_724_n_0,
      DI(0) => power_avg_inferred_i_725_n_0,
      O(3) => power_avg_inferred_i_480_n_4,
      O(2) => power_avg_inferred_i_480_n_5,
      O(1) => power_avg_inferred_i_480_n_6,
      O(0) => power_avg_inferred_i_480_n_7,
      S(3) => power_avg_inferred_i_726_n_0,
      S(2) => power_avg_inferred_i_727_n_0,
      S(1) => power_avg_inferred_i_728_n_0,
      S(0) => power_avg_inferred_i_729_n_0
    );
power_avg_inferred_i_481: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_490_n_0,
      CO(3) => power_avg_inferred_i_481_n_0,
      CO(2) => power_avg_inferred_i_481_n_1,
      CO(1) => power_avg_inferred_i_481_n_2,
      CO(0) => power_avg_inferred_i_481_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_730_n_0,
      DI(2) => power_avg_inferred_i_731_n_0,
      DI(1) => power_avg_inferred_i_732_n_0,
      DI(0) => power_avg_inferred_i_733_n_0,
      O(3) => power_avg_inferred_i_481_n_4,
      O(2) => power_avg_inferred_i_481_n_5,
      O(1) => power_avg_inferred_i_481_n_6,
      O(0) => power_avg_inferred_i_481_n_7,
      S(3) => power_avg_inferred_i_734_n_0,
      S(2) => power_avg_inferred_i_735_n_0,
      S(1) => power_avg_inferred_i_736_n_0,
      S(0) => power_avg_inferred_i_737_n_0
    );
power_avg_inferred_i_482: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_491_n_0,
      CO(3) => power_avg_inferred_i_482_n_0,
      CO(2) => power_avg_inferred_i_482_n_1,
      CO(1) => power_avg_inferred_i_482_n_2,
      CO(0) => power_avg_inferred_i_482_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_738_n_0,
      DI(2) => power_avg_inferred_i_739_n_0,
      DI(1) => power_avg_inferred_i_740_n_0,
      DI(0) => power_avg_inferred_i_741_n_0,
      O(3) => power_avg_inferred_i_482_n_4,
      O(2) => power_avg_inferred_i_482_n_5,
      O(1) => power_avg_inferred_i_482_n_6,
      O(0) => power_avg_inferred_i_482_n_7,
      S(3) => power_avg_inferred_i_742_n_0,
      S(2) => power_avg_inferred_i_743_n_0,
      S(1) => power_avg_inferred_i_744_n_0,
      S(0) => power_avg_inferred_i_745_n_0
    );
power_avg_inferred_i_483: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_547_n_0,
      CO(3) => power_avg_inferred_i_483_n_0,
      CO(2) => NLW_power_avg_inferred_i_483_CO_UNCONNECTED(2),
      CO(1) => power_avg_inferred_i_483_n_2,
      CO(0) => power_avg_inferred_i_483_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => sum(63 downto 62),
      DI(0) => power_avg_inferred_i_746_n_0,
      O(3) => NLW_power_avg_inferred_i_483_O_UNCONNECTED(3),
      O(2) => power_avg_inferred_i_483_n_5,
      O(1) => power_avg_inferred_i_483_n_6,
      O(0) => power_avg_inferred_i_483_n_7,
      S(3) => '1',
      S(2) => power_avg_inferred_i_747_n_0,
      S(1) => power_avg_inferred_i_748_n_0,
      S(0) => power_avg_inferred_i_749_n_0
    );
power_avg_inferred_i_484: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_555_n_0,
      CO(3 downto 2) => NLW_power_avg_inferred_i_484_CO_UNCONNECTED(3 downto 2),
      CO(1) => power_avg_inferred_i_484_n_2,
      CO(0) => NLW_power_avg_inferred_i_484_CO_UNCONNECTED(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sum(63),
      O(3 downto 1) => NLW_power_avg_inferred_i_484_O_UNCONNECTED(3 downto 1),
      O(0) => power_avg_inferred_i_484_n_7,
      S(3 downto 1) => B"001",
      S(0) => power_avg_inferred_i_750_n_0
    );
power_avg_inferred_i_485: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_572_n_0,
      CO(3) => power_avg_inferred_i_485_n_0,
      CO(2) => NLW_power_avg_inferred_i_485_CO_UNCONNECTED(2),
      CO(1) => power_avg_inferred_i_485_n_2,
      CO(0) => power_avg_inferred_i_485_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => sum(63 downto 62),
      DI(0) => power_avg_inferred_i_751_n_0,
      O(3) => NLW_power_avg_inferred_i_485_O_UNCONNECTED(3),
      O(2) => power_avg_inferred_i_485_n_5,
      O(1) => power_avg_inferred_i_485_n_6,
      O(0) => power_avg_inferred_i_485_n_7,
      S(3) => '1',
      S(2) => power_avg_inferred_i_752_n_0,
      S(1) => power_avg_inferred_i_753_n_0,
      S(0) => power_avg_inferred_i_754_n_0
    );
power_avg_inferred_i_486: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_548_n_0,
      CO(3) => power_avg_inferred_i_486_n_0,
      CO(2) => power_avg_inferred_i_486_n_1,
      CO(1) => power_avg_inferred_i_486_n_2,
      CO(0) => power_avg_inferred_i_486_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_755_n_0,
      DI(2) => power_avg_inferred_i_756_n_0,
      DI(1) => power_avg_inferred_i_757_n_0,
      DI(0) => power_avg_inferred_i_758_n_0,
      O(3) => power_avg_inferred_i_486_n_4,
      O(2) => power_avg_inferred_i_486_n_5,
      O(1) => power_avg_inferred_i_486_n_6,
      O(0) => power_avg_inferred_i_486_n_7,
      S(3) => power_avg_inferred_i_759_n_0,
      S(2) => power_avg_inferred_i_760_n_0,
      S(1) => power_avg_inferred_i_761_n_0,
      S(0) => power_avg_inferred_i_762_n_0
    );
power_avg_inferred_i_487: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_549_n_0,
      CO(3) => power_avg_inferred_i_487_n_0,
      CO(2) => power_avg_inferred_i_487_n_1,
      CO(1) => power_avg_inferred_i_487_n_2,
      CO(0) => power_avg_inferred_i_487_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_763_n_0,
      DI(2) => power_avg_inferred_i_764_n_0,
      DI(1) => power_avg_inferred_i_765_n_0,
      DI(0) => power_avg_inferred_i_766_n_0,
      O(3) => power_avg_inferred_i_487_n_4,
      O(2) => power_avg_inferred_i_487_n_5,
      O(1) => power_avg_inferred_i_487_n_6,
      O(0) => power_avg_inferred_i_487_n_7,
      S(3) => power_avg_inferred_i_767_n_0,
      S(2) => power_avg_inferred_i_768_n_0,
      S(1) => power_avg_inferred_i_769_n_0,
      S(0) => power_avg_inferred_i_770_n_0
    );
power_avg_inferred_i_488: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_550_n_0,
      CO(3) => power_avg_inferred_i_488_n_0,
      CO(2) => power_avg_inferred_i_488_n_1,
      CO(1) => power_avg_inferred_i_488_n_2,
      CO(0) => power_avg_inferred_i_488_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_771_n_0,
      DI(2) => power_avg_inferred_i_772_n_0,
      DI(1) => power_avg_inferred_i_773_n_0,
      DI(0) => power_avg_inferred_i_774_n_0,
      O(3) => power_avg_inferred_i_488_n_4,
      O(2) => power_avg_inferred_i_488_n_5,
      O(1) => power_avg_inferred_i_488_n_6,
      O(0) => power_avg_inferred_i_488_n_7,
      S(3) => power_avg_inferred_i_775_n_0,
      S(2) => power_avg_inferred_i_776_n_0,
      S(1) => power_avg_inferred_i_777_n_0,
      S(0) => power_avg_inferred_i_778_n_0
    );
power_avg_inferred_i_489: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_551_n_0,
      CO(3) => power_avg_inferred_i_489_n_0,
      CO(2) => power_avg_inferred_i_489_n_1,
      CO(1) => power_avg_inferred_i_489_n_2,
      CO(0) => power_avg_inferred_i_489_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_779_n_0,
      DI(2) => power_avg_inferred_i_780_n_0,
      DI(1) => power_avg_inferred_i_781_n_0,
      DI(0) => power_avg_inferred_i_782_n_0,
      O(3) => power_avg_inferred_i_489_n_4,
      O(2) => power_avg_inferred_i_489_n_5,
      O(1) => power_avg_inferred_i_489_n_6,
      O(0) => power_avg_inferred_i_489_n_7,
      S(3) => power_avg_inferred_i_783_n_0,
      S(2) => power_avg_inferred_i_784_n_0,
      S(1) => power_avg_inferred_i_785_n_0,
      S(0) => power_avg_inferred_i_786_n_0
    );
power_avg_inferred_i_49: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_51_n_0,
      CO(3) => power_avg_inferred_i_49_n_0,
      CO(2) => power_avg_inferred_i_49_n_1,
      CO(1) => power_avg_inferred_i_49_n_2,
      CO(0) => power_avg_inferred_i_49_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_115_n_0,
      DI(2) => power_avg_inferred_i_116_n_0,
      DI(1) => power_avg_inferred_i_117_n_0,
      DI(0) => power_avg_inferred_i_118_n_0,
      O(3) => power_avg_inferred_i_49_n_4,
      O(2) => power_avg_inferred_i_49_n_5,
      O(1) => power_avg_inferred_i_49_n_6,
      O(0) => power_avg_inferred_i_49_n_7,
      S(3) => power_avg_inferred_i_119_n_0,
      S(2) => power_avg_inferred_i_120_n_0,
      S(1) => power_avg_inferred_i_121_n_0,
      S(0) => power_avg_inferred_i_122_n_0
    );
power_avg_inferred_i_490: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_552_n_0,
      CO(3) => power_avg_inferred_i_490_n_0,
      CO(2) => power_avg_inferred_i_490_n_1,
      CO(1) => power_avg_inferred_i_490_n_2,
      CO(0) => power_avg_inferred_i_490_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_787_n_0,
      DI(2) => power_avg_inferred_i_788_n_0,
      DI(1) => power_avg_inferred_i_789_n_0,
      DI(0) => power_avg_inferred_i_790_n_0,
      O(3) => power_avg_inferred_i_490_n_4,
      O(2) => power_avg_inferred_i_490_n_5,
      O(1) => power_avg_inferred_i_490_n_6,
      O(0) => power_avg_inferred_i_490_n_7,
      S(3) => power_avg_inferred_i_791_n_0,
      S(2) => power_avg_inferred_i_792_n_0,
      S(1) => power_avg_inferred_i_793_n_0,
      S(0) => power_avg_inferred_i_794_n_0
    );
power_avg_inferred_i_491: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_553_n_0,
      CO(3) => power_avg_inferred_i_491_n_0,
      CO(2) => power_avg_inferred_i_491_n_1,
      CO(1) => power_avg_inferred_i_491_n_2,
      CO(0) => power_avg_inferred_i_491_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_795_n_0,
      DI(2) => power_avg_inferred_i_796_n_0,
      DI(1) => power_avg_inferred_i_797_n_0,
      DI(0) => power_avg_inferred_i_798_n_0,
      O(3) => power_avg_inferred_i_491_n_4,
      O(2) => power_avg_inferred_i_491_n_5,
      O(1) => power_avg_inferred_i_491_n_6,
      O(0) => power_avg_inferred_i_491_n_7,
      S(3) => power_avg_inferred_i_799_n_0,
      S(2) => power_avg_inferred_i_800_n_0,
      S(1) => power_avg_inferred_i_801_n_0,
      S(0) => power_avg_inferred_i_802_n_0
    );
power_avg_inferred_i_492: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_803_n_0,
      CO(3) => power_avg_inferred_i_492_n_0,
      CO(2) => power_avg_inferred_i_492_n_1,
      CO(1) => power_avg_inferred_i_492_n_2,
      CO(0) => power_avg_inferred_i_492_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_804_n_0,
      DI(2) => power_avg_inferred_i_805_n_0,
      DI(1) => power_avg_inferred_i_806_n_0,
      DI(0) => power_avg_inferred_i_807_n_0,
      O(3 downto 0) => NLW_power_avg_inferred_i_492_O_UNCONNECTED(3 downto 0),
      S(3) => power_avg_inferred_i_808_n_0,
      S(2) => power_avg_inferred_i_809_n_0,
      S(1) => power_avg_inferred_i_810_n_0,
      S(0) => power_avg_inferred_i_811_n_0
    );
power_avg_inferred_i_493: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_247_n_5,
      I1 => sum(52),
      O => power_avg_inferred_i_493_n_0
    );
power_avg_inferred_i_494: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_247_n_6,
      I1 => sum(51),
      O => power_avg_inferred_i_494_n_0
    );
power_avg_inferred_i_495: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_247_n_7,
      I1 => sum(50),
      O => power_avg_inferred_i_495_n_0
    );
power_avg_inferred_i_496: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_501_n_4,
      I1 => sum(49),
      O => power_avg_inferred_i_496_n_0
    );
power_avg_inferred_i_497: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(52),
      I1 => power_avg_inferred_i_247_n_5,
      I2 => power_avg_inferred_i_247_n_4,
      I3 => sum(53),
      O => power_avg_inferred_i_497_n_0
    );
power_avg_inferred_i_498: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(51),
      I1 => power_avg_inferred_i_247_n_6,
      I2 => power_avg_inferred_i_247_n_5,
      I3 => sum(52),
      O => power_avg_inferred_i_498_n_0
    );
power_avg_inferred_i_499: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(50),
      I1 => power_avg_inferred_i_247_n_7,
      I2 => power_avg_inferred_i_247_n_6,
      I3 => sum(51),
      O => power_avg_inferred_i_499_n_0
    );
power_avg_inferred_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => power_avg_inferred_i_37_n_5,
      I1 => power_avg_inferred_i_34_n_2,
      I2 => sum(63),
      I3 => power_avg_inferred_i_35_n_6,
      I4 => power_avg_inferred_i_38_n_4,
      O => power_avg(27)
    );
power_avg_inferred_i_50: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => power_avg_inferred_i_50_n_0,
      CO(2) => power_avg_inferred_i_50_n_1,
      CO(1) => power_avg_inferred_i_50_n_2,
      CO(0) => power_avg_inferred_i_50_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => power_avg_inferred_i_50_n_4,
      O(2) => power_avg_inferred_i_50_n_5,
      O(1) => power_avg_inferred_i_50_n_6,
      O(0) => power_avg_inferred_i_50_n_7,
      S(3) => power_avg_inferred_i_49_n_5,
      S(2) => power_avg_inferred_i_49_n_6,
      S(1) => power_avg_inferred_i_49_n_7,
      S(0) => power_avg_inferred_i_123_n_0
    );
power_avg_inferred_i_500: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(49),
      I1 => power_avg_inferred_i_501_n_4,
      I2 => power_avg_inferred_i_247_n_7,
      I3 => sum(50),
      O => power_avg_inferred_i_500_n_0
    );
power_avg_inferred_i_501: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_812_n_0,
      CO(3) => power_avg_inferred_i_501_n_0,
      CO(2) => power_avg_inferred_i_501_n_1,
      CO(1) => power_avg_inferred_i_501_n_2,
      CO(0) => power_avg_inferred_i_501_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_506_n_4,
      DI(2) => power_avg_inferred_i_506_n_5,
      DI(1) => power_avg_inferred_i_506_n_6,
      DI(0) => power_avg_inferred_i_506_n_7,
      O(3) => power_avg_inferred_i_501_n_4,
      O(2) => power_avg_inferred_i_501_n_5,
      O(1) => power_avg_inferred_i_501_n_6,
      O(0) => power_avg_inferred_i_501_n_7,
      S(3) => power_avg_inferred_i_813_n_0,
      S(2) => power_avg_inferred_i_814_n_0,
      S(1) => power_avg_inferred_i_815_n_0,
      S(0) => power_avg_inferred_i_816_n_0
    );
power_avg_inferred_i_502: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_252_n_4,
      I1 => power_avg_inferred_i_252_n_6,
      O => power_avg_inferred_i_502_n_0
    );
power_avg_inferred_i_503: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_252_n_5,
      I1 => power_avg_inferred_i_252_n_7,
      O => power_avg_inferred_i_503_n_0
    );
power_avg_inferred_i_504: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_252_n_6,
      I1 => power_avg_inferred_i_506_n_4,
      O => power_avg_inferred_i_504_n_0
    );
power_avg_inferred_i_505: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_252_n_7,
      I1 => power_avg_inferred_i_506_n_5,
      O => power_avg_inferred_i_505_n_0
    );
power_avg_inferred_i_506: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_817_n_0,
      CO(3) => power_avg_inferred_i_506_n_0,
      CO(2) => power_avg_inferred_i_506_n_1,
      CO(1) => power_avg_inferred_i_506_n_2,
      CO(0) => power_avg_inferred_i_506_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_818_n_0,
      DI(2) => power_avg_inferred_i_819_n_0,
      DI(1) => power_avg_inferred_i_820_n_0,
      DI(0) => power_avg_inferred_i_821_n_0,
      O(3) => power_avg_inferred_i_506_n_4,
      O(2) => power_avg_inferred_i_506_n_5,
      O(1) => power_avg_inferred_i_506_n_6,
      O(0) => power_avg_inferred_i_506_n_7,
      S(3) => power_avg_inferred_i_822_n_0,
      S(2) => power_avg_inferred_i_823_n_0,
      S(1) => power_avg_inferred_i_824_n_0,
      S(0) => power_avg_inferred_i_825_n_0
    );
power_avg_inferred_i_507: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_516_n_5,
      I1 => power_avg_inferred_i_517_n_5,
      I2 => power_avg_inferred_i_826_n_4,
      O => power_avg_inferred_i_507_n_0
    );
power_avg_inferred_i_508: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_516_n_6,
      I1 => power_avg_inferred_i_517_n_6,
      I2 => power_avg_inferred_i_826_n_5,
      O => power_avg_inferred_i_508_n_0
    );
power_avg_inferred_i_509: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_516_n_7,
      I1 => power_avg_inferred_i_517_n_7,
      I2 => power_avg_inferred_i_826_n_6,
      O => power_avg_inferred_i_509_n_0
    );
power_avg_inferred_i_51: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_124_n_0,
      CO(3) => power_avg_inferred_i_51_n_0,
      CO(2) => power_avg_inferred_i_51_n_1,
      CO(1) => power_avg_inferred_i_51_n_2,
      CO(0) => power_avg_inferred_i_51_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_125_n_0,
      DI(2) => power_avg_inferred_i_126_n_0,
      DI(1) => power_avg_inferred_i_127_n_0,
      DI(0) => power_avg_inferred_i_128_n_0,
      O(3) => power_avg_inferred_i_51_n_4,
      O(2 downto 0) => NLW_power_avg_inferred_i_51_O_UNCONNECTED(2 downto 0),
      S(3) => power_avg_inferred_i_129_n_0,
      S(2) => power_avg_inferred_i_130_n_0,
      S(1) => power_avg_inferred_i_131_n_0,
      S(0) => power_avg_inferred_i_132_n_0
    );
power_avg_inferred_i_510: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_827_n_4,
      I1 => power_avg_inferred_i_828_n_4,
      I2 => power_avg_inferred_i_826_n_7,
      O => power_avg_inferred_i_510_n_0
    );
power_avg_inferred_i_511: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_516_n_4,
      I1 => power_avg_inferred_i_517_n_4,
      I2 => power_avg_inferred_i_515_n_7,
      I3 => power_avg_inferred_i_507_n_0,
      O => power_avg_inferred_i_511_n_0
    );
power_avg_inferred_i_512: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_516_n_5,
      I1 => power_avg_inferred_i_517_n_5,
      I2 => power_avg_inferred_i_826_n_4,
      I3 => power_avg_inferred_i_508_n_0,
      O => power_avg_inferred_i_512_n_0
    );
power_avg_inferred_i_513: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_516_n_6,
      I1 => power_avg_inferred_i_517_n_6,
      I2 => power_avg_inferred_i_826_n_5,
      I3 => power_avg_inferred_i_509_n_0,
      O => power_avg_inferred_i_513_n_0
    );
power_avg_inferred_i_514: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_516_n_7,
      I1 => power_avg_inferred_i_517_n_7,
      I2 => power_avg_inferred_i_826_n_6,
      I3 => power_avg_inferred_i_510_n_0,
      O => power_avg_inferred_i_514_n_0
    );
power_avg_inferred_i_515: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_826_n_0,
      CO(3) => power_avg_inferred_i_515_n_0,
      CO(2) => power_avg_inferred_i_515_n_1,
      CO(1) => power_avg_inferred_i_515_n_2,
      CO(0) => power_avg_inferred_i_515_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_210_n_0,
      DI(2) => power_avg_inferred_i_210_n_0,
      DI(1) => power_avg_inferred_i_210_n_0,
      DI(0) => power_avg_inferred_i_210_n_0,
      O(3) => power_avg_inferred_i_515_n_4,
      O(2) => power_avg_inferred_i_515_n_5,
      O(1) => power_avg_inferred_i_515_n_6,
      O(0) => power_avg_inferred_i_515_n_7,
      S(3) => power_avg_inferred_i_829_n_0,
      S(2) => power_avg_inferred_i_830_n_0,
      S(1) => power_avg_inferred_i_831_n_0,
      S(0) => power_avg_inferred_i_832_n_0
    );
power_avg_inferred_i_516: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_827_n_0,
      CO(3) => power_avg_inferred_i_516_n_0,
      CO(2) => power_avg_inferred_i_516_n_1,
      CO(1) => power_avg_inferred_i_516_n_2,
      CO(0) => power_avg_inferred_i_516_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_833_n_0,
      DI(2) => power_avg_inferred_i_834_n_0,
      DI(1) => power_avg_inferred_i_835_n_0,
      DI(0) => power_avg_inferred_i_836_n_0,
      O(3) => power_avg_inferred_i_516_n_4,
      O(2) => power_avg_inferred_i_516_n_5,
      O(1) => power_avg_inferred_i_516_n_6,
      O(0) => power_avg_inferred_i_516_n_7,
      S(3) => power_avg_inferred_i_837_n_0,
      S(2) => power_avg_inferred_i_838_n_0,
      S(1) => power_avg_inferred_i_839_n_0,
      S(0) => power_avg_inferred_i_840_n_0
    );
power_avg_inferred_i_517: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_828_n_0,
      CO(3) => power_avg_inferred_i_517_n_0,
      CO(2) => power_avg_inferred_i_517_n_1,
      CO(1) => power_avg_inferred_i_517_n_2,
      CO(0) => power_avg_inferred_i_517_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_525_n_0,
      DI(2) => power_avg_inferred_i_525_n_0,
      DI(1) => power_avg_inferred_i_525_n_0,
      DI(0) => power_avg_inferred_i_525_n_0,
      O(3) => power_avg_inferred_i_517_n_4,
      O(2) => power_avg_inferred_i_517_n_5,
      O(1) => power_avg_inferred_i_517_n_6,
      O(0) => power_avg_inferred_i_517_n_7,
      S(3) => power_avg_inferred_i_841_n_0,
      S(2) => power_avg_inferred_i_842_n_0,
      S(1) => power_avg_inferred_i_843_n_0,
      S(0) => power_avg_inferred_i_844_n_0
    );
power_avg_inferred_i_518: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => power_avg_inferred_i_845_n_4,
      I1 => power_avg_inferred_i_846_n_4,
      I2 => power_avg_inferred_i_847_n_0,
      O => power_avg_inferred_i_518_n_0
    );
power_avg_inferred_i_519: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => power_avg_inferred_i_845_n_5,
      I1 => power_avg_inferred_i_846_n_5,
      I2 => power_avg_inferred_i_847_n_0,
      O => power_avg_inferred_i_519_n_0
    );
power_avg_inferred_i_52: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_133_n_5,
      I1 => power_avg_inferred_i_134_n_5,
      I2 => power_avg_inferred_i_135_n_4,
      O => power_avg_inferred_i_52_n_0
    );
power_avg_inferred_i_520: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => power_avg_inferred_i_845_n_6,
      I1 => power_avg_inferred_i_846_n_6,
      I2 => power_avg_inferred_i_847_n_0,
      O => power_avg_inferred_i_520_n_0
    );
power_avg_inferred_i_521: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7887E11E"
    )
        port map (
      I0 => power_avg_inferred_i_848_n_7,
      I1 => power_avg_inferred_i_849_n_7,
      I2 => power_avg_inferred_i_848_n_2,
      I3 => power_avg_inferred_i_849_n_6,
      I4 => power_avg_inferred_i_847_n_0,
      O => power_avg_inferred_i_521_n_0
    );
power_avg_inferred_i_522: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_518_n_0,
      I1 => power_avg_inferred_i_848_n_7,
      I2 => power_avg_inferred_i_849_n_7,
      I3 => power_avg_inferred_i_847_n_0,
      O => power_avg_inferred_i_522_n_0
    );
power_avg_inferred_i_523: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_845_n_4,
      I1 => power_avg_inferred_i_846_n_4,
      I2 => power_avg_inferred_i_847_n_0,
      I3 => power_avg_inferred_i_519_n_0,
      O => power_avg_inferred_i_523_n_0
    );
power_avg_inferred_i_524: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_845_n_5,
      I1 => power_avg_inferred_i_846_n_5,
      I2 => power_avg_inferred_i_847_n_0,
      I3 => power_avg_inferred_i_520_n_0,
      O => power_avg_inferred_i_524_n_0
    );
power_avg_inferred_i_525: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => power_avg_inferred_i_850_n_2,
      I1 => power_avg_inferred_i_851_n_0,
      I2 => power_avg_inferred_i_852_n_2,
      O => power_avg_inferred_i_525_n_0
    );
power_avg_inferred_i_526: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_525_n_0,
      I1 => power_avg_inferred_i_851_n_0,
      I2 => power_avg_inferred_i_850_n_2,
      I3 => power_avg_inferred_i_852_n_2,
      O => power_avg_inferred_i_526_n_0
    );
power_avg_inferred_i_527: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_525_n_0,
      I1 => power_avg_inferred_i_851_n_0,
      I2 => power_avg_inferred_i_850_n_2,
      I3 => power_avg_inferred_i_852_n_2,
      O => power_avg_inferred_i_527_n_0
    );
power_avg_inferred_i_528: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_850_n_2,
      I1 => power_avg_inferred_i_851_n_0,
      I2 => power_avg_inferred_i_852_n_2,
      I3 => power_avg_inferred_i_525_n_0,
      O => power_avg_inferred_i_528_n_0
    );
power_avg_inferred_i_529: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_525_n_0,
      I1 => power_avg_inferred_i_851_n_0,
      I2 => power_avg_inferred_i_850_n_2,
      I3 => power_avg_inferred_i_852_n_2,
      O => power_avg_inferred_i_529_n_0
    );
power_avg_inferred_i_53: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_133_n_6,
      I1 => power_avg_inferred_i_134_n_6,
      I2 => power_avg_inferred_i_135_n_5,
      O => power_avg_inferred_i_53_n_0
    );
power_avg_inferred_i_530: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_210_n_0,
      I1 => power_avg_inferred_i_484_n_2,
      I2 => power_avg_inferred_i_483_n_0,
      I3 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_530_n_0
    );
power_avg_inferred_i_531: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_483_n_0,
      I1 => power_avg_inferred_i_484_n_2,
      I2 => power_avg_inferred_i_485_n_0,
      I3 => power_avg_inferred_i_210_n_0,
      O => power_avg_inferred_i_531_n_0
    );
power_avg_inferred_i_532: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_210_n_0,
      I1 => power_avg_inferred_i_484_n_2,
      I2 => power_avg_inferred_i_483_n_0,
      I3 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_532_n_0
    );
power_avg_inferred_i_533: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_210_n_0,
      I1 => power_avg_inferred_i_484_n_2,
      I2 => power_avg_inferred_i_483_n_0,
      I3 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_533_n_0
    );
power_avg_inferred_i_534: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => power_avg_inferred_i_845_n_7,
      I1 => power_avg_inferred_i_846_n_7,
      I2 => power_avg_inferred_i_847_n_0,
      O => power_avg_inferred_i_534_n_0
    );
power_avg_inferred_i_535: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => power_avg_inferred_i_853_n_4,
      I1 => power_avg_inferred_i_854_n_4,
      I2 => power_avg_inferred_i_847_n_0,
      O => power_avg_inferred_i_535_n_0
    );
power_avg_inferred_i_536: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_853_n_5,
      I1 => power_avg_inferred_i_854_n_5,
      I2 => power_avg_inferred_i_847_n_5,
      O => power_avg_inferred_i_536_n_0
    );
power_avg_inferred_i_537: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_853_n_6,
      I1 => power_avg_inferred_i_854_n_6,
      I2 => power_avg_inferred_i_847_n_6,
      O => power_avg_inferred_i_537_n_0
    );
power_avg_inferred_i_538: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_845_n_6,
      I1 => power_avg_inferred_i_846_n_6,
      I2 => power_avg_inferred_i_847_n_0,
      I3 => power_avg_inferred_i_534_n_0,
      O => power_avg_inferred_i_538_n_0
    );
power_avg_inferred_i_539: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_845_n_7,
      I1 => power_avg_inferred_i_846_n_7,
      I2 => power_avg_inferred_i_847_n_0,
      I3 => power_avg_inferred_i_535_n_0,
      O => power_avg_inferred_i_539_n_0
    );
power_avg_inferred_i_54: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_133_n_7,
      I1 => power_avg_inferred_i_134_n_7,
      I2 => power_avg_inferred_i_135_n_6,
      O => power_avg_inferred_i_54_n_0
    );
power_avg_inferred_i_540: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_853_n_4,
      I1 => power_avg_inferred_i_854_n_4,
      I2 => power_avg_inferred_i_847_n_0,
      I3 => power_avg_inferred_i_536_n_0,
      O => power_avg_inferred_i_540_n_0
    );
power_avg_inferred_i_541: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_853_n_5,
      I1 => power_avg_inferred_i_854_n_5,
      I2 => power_avg_inferred_i_847_n_5,
      I3 => power_avg_inferred_i_537_n_0,
      O => power_avg_inferred_i_541_n_0
    );
power_avg_inferred_i_542: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_525_n_0,
      I1 => power_avg_inferred_i_851_n_0,
      I2 => power_avg_inferred_i_850_n_2,
      I3 => power_avg_inferred_i_852_n_2,
      O => power_avg_inferred_i_542_n_0
    );
power_avg_inferred_i_543: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_525_n_0,
      I1 => power_avg_inferred_i_851_n_0,
      I2 => power_avg_inferred_i_850_n_2,
      I3 => power_avg_inferred_i_852_n_2,
      O => power_avg_inferred_i_543_n_0
    );
power_avg_inferred_i_544: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_525_n_0,
      I1 => power_avg_inferred_i_851_n_0,
      I2 => power_avg_inferred_i_850_n_2,
      I3 => power_avg_inferred_i_852_n_2,
      O => power_avg_inferred_i_544_n_0
    );
power_avg_inferred_i_545: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_525_n_0,
      I1 => power_avg_inferred_i_851_n_0,
      I2 => power_avg_inferred_i_850_n_2,
      I3 => power_avg_inferred_i_852_n_2,
      O => power_avg_inferred_i_545_n_0
    );
power_avg_inferred_i_546: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_210_n_0,
      I1 => power_avg_inferred_i_484_n_2,
      I2 => power_avg_inferred_i_483_n_0,
      I3 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_546_n_0
    );
power_avg_inferred_i_547: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_554_n_0,
      CO(3) => power_avg_inferred_i_547_n_0,
      CO(2) => power_avg_inferred_i_547_n_1,
      CO(1) => power_avg_inferred_i_547_n_2,
      CO(0) => power_avg_inferred_i_547_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_855_n_0,
      DI(2) => power_avg_inferred_i_856_n_0,
      DI(1) => power_avg_inferred_i_857_n_0,
      DI(0) => power_avg_inferred_i_858_n_0,
      O(3) => power_avg_inferred_i_547_n_4,
      O(2) => power_avg_inferred_i_547_n_5,
      O(1) => power_avg_inferred_i_547_n_6,
      O(0) => power_avg_inferred_i_547_n_7,
      S(3) => power_avg_inferred_i_859_n_0,
      S(2) => power_avg_inferred_i_860_n_0,
      S(1) => power_avg_inferred_i_861_n_0,
      S(0) => power_avg_inferred_i_862_n_0
    );
power_avg_inferred_i_548: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_556_n_0,
      CO(3) => power_avg_inferred_i_548_n_0,
      CO(2) => power_avg_inferred_i_548_n_1,
      CO(1) => power_avg_inferred_i_548_n_2,
      CO(0) => power_avg_inferred_i_548_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_863_n_0,
      DI(2) => power_avg_inferred_i_864_n_0,
      DI(1) => power_avg_inferred_i_865_n_0,
      DI(0) => power_avg_inferred_i_866_n_0,
      O(3) => power_avg_inferred_i_548_n_4,
      O(2) => power_avg_inferred_i_548_n_5,
      O(1) => power_avg_inferred_i_548_n_6,
      O(0) => power_avg_inferred_i_548_n_7,
      S(3) => power_avg_inferred_i_867_n_0,
      S(2) => power_avg_inferred_i_868_n_0,
      S(1) => power_avg_inferred_i_869_n_0,
      S(0) => power_avg_inferred_i_870_n_0
    );
power_avg_inferred_i_549: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_557_n_0,
      CO(3) => power_avg_inferred_i_549_n_0,
      CO(2) => power_avg_inferred_i_549_n_1,
      CO(1) => power_avg_inferred_i_549_n_2,
      CO(0) => power_avg_inferred_i_549_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_871_n_0,
      DI(2) => power_avg_inferred_i_872_n_0,
      DI(1) => power_avg_inferred_i_873_n_0,
      DI(0) => power_avg_inferred_i_874_n_0,
      O(3) => power_avg_inferred_i_549_n_4,
      O(2) => power_avg_inferred_i_549_n_5,
      O(1) => power_avg_inferred_i_549_n_6,
      O(0) => power_avg_inferred_i_549_n_7,
      S(3) => power_avg_inferred_i_875_n_0,
      S(2) => power_avg_inferred_i_876_n_0,
      S(1) => power_avg_inferred_i_877_n_0,
      S(0) => power_avg_inferred_i_878_n_0
    );
power_avg_inferred_i_55: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_136_n_4,
      I1 => power_avg_inferred_i_137_n_4,
      I2 => power_avg_inferred_i_135_n_7,
      O => power_avg_inferred_i_55_n_0
    );
power_avg_inferred_i_550: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_558_n_0,
      CO(3) => power_avg_inferred_i_550_n_0,
      CO(2) => power_avg_inferred_i_550_n_1,
      CO(1) => power_avg_inferred_i_550_n_2,
      CO(0) => power_avg_inferred_i_550_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_879_n_0,
      DI(2) => power_avg_inferred_i_880_n_0,
      DI(1) => power_avg_inferred_i_881_n_0,
      DI(0) => power_avg_inferred_i_882_n_0,
      O(3) => power_avg_inferred_i_550_n_4,
      O(2) => power_avg_inferred_i_550_n_5,
      O(1) => power_avg_inferred_i_550_n_6,
      O(0) => power_avg_inferred_i_550_n_7,
      S(3) => power_avg_inferred_i_883_n_0,
      S(2) => power_avg_inferred_i_884_n_0,
      S(1) => power_avg_inferred_i_885_n_0,
      S(0) => power_avg_inferred_i_886_n_0
    );
power_avg_inferred_i_551: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_559_n_0,
      CO(3) => power_avg_inferred_i_551_n_0,
      CO(2) => power_avg_inferred_i_551_n_1,
      CO(1) => power_avg_inferred_i_551_n_2,
      CO(0) => power_avg_inferred_i_551_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_659_n_0,
      DI(2) => power_avg_inferred_i_660_n_0,
      DI(1) => power_avg_inferred_i_661_n_0,
      DI(0) => power_avg_inferred_i_662_n_0,
      O(3) => power_avg_inferred_i_551_n_4,
      O(2) => power_avg_inferred_i_551_n_5,
      O(1) => power_avg_inferred_i_551_n_6,
      O(0) => power_avg_inferred_i_551_n_7,
      S(3) => power_avg_inferred_i_887_n_0,
      S(2) => power_avg_inferred_i_888_n_0,
      S(1) => power_avg_inferred_i_889_n_0,
      S(0) => power_avg_inferred_i_890_n_0
    );
power_avg_inferred_i_552: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_560_n_0,
      CO(3) => power_avg_inferred_i_552_n_0,
      CO(2) => power_avg_inferred_i_552_n_1,
      CO(1) => power_avg_inferred_i_552_n_2,
      CO(0) => power_avg_inferred_i_552_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_667_n_0,
      DI(2) => power_avg_inferred_i_668_n_0,
      DI(1) => power_avg_inferred_i_669_n_0,
      DI(0) => power_avg_inferred_i_670_n_0,
      O(3) => power_avg_inferred_i_552_n_4,
      O(2) => power_avg_inferred_i_552_n_5,
      O(1) => power_avg_inferred_i_552_n_6,
      O(0) => power_avg_inferred_i_552_n_7,
      S(3) => power_avg_inferred_i_891_n_0,
      S(2) => power_avg_inferred_i_892_n_0,
      S(1) => power_avg_inferred_i_893_n_0,
      S(0) => power_avg_inferred_i_894_n_0
    );
power_avg_inferred_i_553: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_561_n_0,
      CO(3) => power_avg_inferred_i_553_n_0,
      CO(2) => power_avg_inferred_i_553_n_1,
      CO(1) => power_avg_inferred_i_553_n_2,
      CO(0) => power_avg_inferred_i_553_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_699_n_0,
      DI(2) => power_avg_inferred_i_700_n_0,
      DI(1) => power_avg_inferred_i_701_n_0,
      DI(0) => power_avg_inferred_i_702_n_0,
      O(3) => power_avg_inferred_i_553_n_4,
      O(2) => power_avg_inferred_i_553_n_5,
      O(1) => power_avg_inferred_i_553_n_6,
      O(0) => power_avg_inferred_i_553_n_7,
      S(3) => power_avg_inferred_i_895_n_0,
      S(2) => power_avg_inferred_i_896_n_0,
      S(1) => power_avg_inferred_i_897_n_0,
      S(0) => power_avg_inferred_i_898_n_0
    );
power_avg_inferred_i_554: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_562_n_0,
      CO(3) => power_avg_inferred_i_554_n_0,
      CO(2) => power_avg_inferred_i_554_n_1,
      CO(1) => power_avg_inferred_i_554_n_2,
      CO(0) => power_avg_inferred_i_554_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_707_n_0,
      DI(2) => power_avg_inferred_i_708_n_0,
      DI(1) => power_avg_inferred_i_709_n_0,
      DI(0) => power_avg_inferred_i_710_n_0,
      O(3) => power_avg_inferred_i_554_n_4,
      O(2) => power_avg_inferred_i_554_n_5,
      O(1) => power_avg_inferred_i_554_n_6,
      O(0) => power_avg_inferred_i_554_n_7,
      S(3) => power_avg_inferred_i_899_n_0,
      S(2) => power_avg_inferred_i_900_n_0,
      S(1) => power_avg_inferred_i_901_n_0,
      S(0) => power_avg_inferred_i_902_n_0
    );
power_avg_inferred_i_555: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_563_n_0,
      CO(3) => power_avg_inferred_i_555_n_0,
      CO(2) => power_avg_inferred_i_555_n_1,
      CO(1) => power_avg_inferred_i_555_n_2,
      CO(0) => power_avg_inferred_i_555_n_3,
      CYINIT => '0',
      DI(3) => sum(62),
      DI(2) => power_avg_inferred_i_903_n_0,
      DI(1) => power_avg_inferred_i_904_n_0,
      DI(0) => power_avg_inferred_i_905_n_0,
      O(3) => power_avg_inferred_i_555_n_4,
      O(2) => power_avg_inferred_i_555_n_5,
      O(1) => power_avg_inferred_i_555_n_6,
      O(0) => power_avg_inferred_i_555_n_7,
      S(3) => power_avg_inferred_i_906_n_0,
      S(2) => power_avg_inferred_i_907_n_0,
      S(1) => power_avg_inferred_i_908_n_0,
      S(0) => power_avg_inferred_i_909_n_0
    );
power_avg_inferred_i_556: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_564_n_0,
      CO(3) => power_avg_inferred_i_556_n_0,
      CO(2) => power_avg_inferred_i_556_n_1,
      CO(1) => power_avg_inferred_i_556_n_2,
      CO(0) => power_avg_inferred_i_556_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_910_n_0,
      DI(2) => power_avg_inferred_i_911_n_0,
      DI(1) => power_avg_inferred_i_912_n_0,
      DI(0) => power_avg_inferred_i_913_n_0,
      O(3) => power_avg_inferred_i_556_n_4,
      O(2) => power_avg_inferred_i_556_n_5,
      O(1) => power_avg_inferred_i_556_n_6,
      O(0) => power_avg_inferred_i_556_n_7,
      S(3) => power_avg_inferred_i_914_n_0,
      S(2) => power_avg_inferred_i_915_n_0,
      S(1) => power_avg_inferred_i_916_n_0,
      S(0) => power_avg_inferred_i_917_n_0
    );
power_avg_inferred_i_557: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_565_n_0,
      CO(3) => power_avg_inferred_i_557_n_0,
      CO(2) => power_avg_inferred_i_557_n_1,
      CO(1) => power_avg_inferred_i_557_n_2,
      CO(0) => power_avg_inferred_i_557_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_918_n_0,
      DI(2) => power_avg_inferred_i_919_n_0,
      DI(1) => power_avg_inferred_i_920_n_0,
      DI(0) => power_avg_inferred_i_921_n_0,
      O(3) => power_avg_inferred_i_557_n_4,
      O(2) => power_avg_inferred_i_557_n_5,
      O(1) => power_avg_inferred_i_557_n_6,
      O(0) => power_avg_inferred_i_557_n_7,
      S(3) => power_avg_inferred_i_922_n_0,
      S(2) => power_avg_inferred_i_923_n_0,
      S(1) => power_avg_inferred_i_924_n_0,
      S(0) => power_avg_inferred_i_925_n_0
    );
power_avg_inferred_i_558: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_566_n_0,
      CO(3) => power_avg_inferred_i_558_n_0,
      CO(2) => power_avg_inferred_i_558_n_1,
      CO(1) => power_avg_inferred_i_558_n_2,
      CO(0) => power_avg_inferred_i_558_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_926_n_0,
      DI(2) => power_avg_inferred_i_927_n_0,
      DI(1) => power_avg_inferred_i_928_n_0,
      DI(0) => power_avg_inferred_i_929_n_0,
      O(3) => power_avg_inferred_i_558_n_4,
      O(2) => power_avg_inferred_i_558_n_5,
      O(1) => power_avg_inferred_i_558_n_6,
      O(0) => power_avg_inferred_i_558_n_7,
      S(3) => power_avg_inferred_i_930_n_0,
      S(2) => power_avg_inferred_i_931_n_0,
      S(1) => power_avg_inferred_i_932_n_0,
      S(0) => power_avg_inferred_i_933_n_0
    );
power_avg_inferred_i_559: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_567_n_0,
      CO(3) => power_avg_inferred_i_559_n_0,
      CO(2) => power_avg_inferred_i_559_n_1,
      CO(1) => power_avg_inferred_i_559_n_2,
      CO(0) => power_avg_inferred_i_559_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_683_n_0,
      DI(2) => power_avg_inferred_i_684_n_0,
      DI(1) => power_avg_inferred_i_685_n_0,
      DI(0) => power_avg_inferred_i_686_n_0,
      O(3) => power_avg_inferred_i_559_n_4,
      O(2) => power_avg_inferred_i_559_n_5,
      O(1) => power_avg_inferred_i_559_n_6,
      O(0) => power_avg_inferred_i_559_n_7,
      S(3) => power_avg_inferred_i_934_n_0,
      S(2) => power_avg_inferred_i_935_n_0,
      S(1) => power_avg_inferred_i_936_n_0,
      S(0) => power_avg_inferred_i_937_n_0
    );
power_avg_inferred_i_56: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_133_n_4,
      I1 => power_avg_inferred_i_134_n_4,
      I2 => power_avg_inferred_i_138_n_7,
      I3 => power_avg_inferred_i_52_n_0,
      O => power_avg_inferred_i_56_n_0
    );
power_avg_inferred_i_560: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_568_n_0,
      CO(3) => power_avg_inferred_i_560_n_0,
      CO(2) => power_avg_inferred_i_560_n_1,
      CO(1) => power_avg_inferred_i_560_n_2,
      CO(0) => power_avg_inferred_i_560_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_691_n_0,
      DI(2) => power_avg_inferred_i_692_n_0,
      DI(1) => power_avg_inferred_i_693_n_0,
      DI(0) => power_avg_inferred_i_694_n_0,
      O(3) => power_avg_inferred_i_560_n_4,
      O(2) => power_avg_inferred_i_560_n_5,
      O(1) => power_avg_inferred_i_560_n_6,
      O(0) => power_avg_inferred_i_560_n_7,
      S(3) => power_avg_inferred_i_938_n_0,
      S(2) => power_avg_inferred_i_939_n_0,
      S(1) => power_avg_inferred_i_940_n_0,
      S(0) => power_avg_inferred_i_941_n_0
    );
power_avg_inferred_i_561: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_569_n_0,
      CO(3) => power_avg_inferred_i_561_n_0,
      CO(2) => power_avg_inferred_i_561_n_1,
      CO(1) => power_avg_inferred_i_561_n_2,
      CO(0) => power_avg_inferred_i_561_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_722_n_0,
      DI(2) => power_avg_inferred_i_723_n_0,
      DI(1) => power_avg_inferred_i_724_n_0,
      DI(0) => power_avg_inferred_i_725_n_0,
      O(3) => power_avg_inferred_i_561_n_4,
      O(2) => power_avg_inferred_i_561_n_5,
      O(1) => power_avg_inferred_i_561_n_6,
      O(0) => power_avg_inferred_i_561_n_7,
      S(3) => power_avg_inferred_i_942_n_0,
      S(2) => power_avg_inferred_i_943_n_0,
      S(1) => power_avg_inferred_i_944_n_0,
      S(0) => power_avg_inferred_i_945_n_0
    );
power_avg_inferred_i_562: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_570_n_0,
      CO(3) => power_avg_inferred_i_562_n_0,
      CO(2) => power_avg_inferred_i_562_n_1,
      CO(1) => power_avg_inferred_i_562_n_2,
      CO(0) => power_avg_inferred_i_562_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_730_n_0,
      DI(2) => power_avg_inferred_i_731_n_0,
      DI(1) => power_avg_inferred_i_732_n_0,
      DI(0) => power_avg_inferred_i_733_n_0,
      O(3) => power_avg_inferred_i_562_n_4,
      O(2) => power_avg_inferred_i_562_n_5,
      O(1) => power_avg_inferred_i_562_n_6,
      O(0) => power_avg_inferred_i_562_n_7,
      S(3) => power_avg_inferred_i_946_n_0,
      S(2) => power_avg_inferred_i_947_n_0,
      S(1) => power_avg_inferred_i_948_n_0,
      S(0) => power_avg_inferred_i_949_n_0
    );
power_avg_inferred_i_563: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_571_n_0,
      CO(3) => power_avg_inferred_i_563_n_0,
      CO(2) => power_avg_inferred_i_563_n_1,
      CO(1) => power_avg_inferred_i_563_n_2,
      CO(0) => power_avg_inferred_i_563_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_738_n_0,
      DI(2) => power_avg_inferred_i_739_n_0,
      DI(1) => power_avg_inferred_i_740_n_0,
      DI(0) => power_avg_inferred_i_741_n_0,
      O(3) => power_avg_inferred_i_563_n_4,
      O(2) => power_avg_inferred_i_563_n_5,
      O(1) => power_avg_inferred_i_563_n_6,
      O(0) => power_avg_inferred_i_563_n_7,
      S(3) => power_avg_inferred_i_950_n_0,
      S(2) => power_avg_inferred_i_951_n_0,
      S(1) => power_avg_inferred_i_952_n_0,
      S(0) => power_avg_inferred_i_953_n_0
    );
power_avg_inferred_i_564: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_573_n_0,
      CO(3) => power_avg_inferred_i_564_n_0,
      CO(2) => power_avg_inferred_i_564_n_1,
      CO(1) => power_avg_inferred_i_564_n_2,
      CO(0) => power_avg_inferred_i_564_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_954_n_0,
      DI(2) => power_avg_inferred_i_955_n_0,
      DI(1) => power_avg_inferred_i_956_n_0,
      DI(0) => power_avg_inferred_i_957_n_0,
      O(3) => power_avg_inferred_i_564_n_4,
      O(2) => power_avg_inferred_i_564_n_5,
      O(1) => power_avg_inferred_i_564_n_6,
      O(0) => power_avg_inferred_i_564_n_7,
      S(3) => power_avg_inferred_i_958_n_0,
      S(2) => power_avg_inferred_i_959_n_0,
      S(1) => power_avg_inferred_i_960_n_0,
      S(0) => power_avg_inferred_i_961_n_0
    );
power_avg_inferred_i_565: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_574_n_0,
      CO(3) => power_avg_inferred_i_565_n_0,
      CO(2) => power_avg_inferred_i_565_n_1,
      CO(1) => power_avg_inferred_i_565_n_2,
      CO(0) => power_avg_inferred_i_565_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_962_n_0,
      DI(2) => power_avg_inferred_i_963_n_0,
      DI(1) => power_avg_inferred_i_964_n_0,
      DI(0) => power_avg_inferred_i_965_n_0,
      O(3) => power_avg_inferred_i_565_n_4,
      O(2) => power_avg_inferred_i_565_n_5,
      O(1) => power_avg_inferred_i_565_n_6,
      O(0) => power_avg_inferred_i_565_n_7,
      S(3) => power_avg_inferred_i_966_n_0,
      S(2) => power_avg_inferred_i_967_n_0,
      S(1) => power_avg_inferred_i_968_n_0,
      S(0) => power_avg_inferred_i_969_n_0
    );
power_avg_inferred_i_566: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_575_n_0,
      CO(3) => power_avg_inferred_i_566_n_0,
      CO(2) => power_avg_inferred_i_566_n_1,
      CO(1) => power_avg_inferred_i_566_n_2,
      CO(0) => power_avg_inferred_i_566_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_970_n_0,
      DI(2) => power_avg_inferred_i_971_n_0,
      DI(1) => power_avg_inferred_i_972_n_0,
      DI(0) => power_avg_inferred_i_973_n_0,
      O(3) => power_avg_inferred_i_566_n_4,
      O(2) => power_avg_inferred_i_566_n_5,
      O(1) => power_avg_inferred_i_566_n_6,
      O(0) => power_avg_inferred_i_566_n_7,
      S(3) => power_avg_inferred_i_974_n_0,
      S(2) => power_avg_inferred_i_975_n_0,
      S(1) => power_avg_inferred_i_976_n_0,
      S(0) => power_avg_inferred_i_977_n_0
    );
power_avg_inferred_i_567: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_576_n_0,
      CO(3) => power_avg_inferred_i_567_n_0,
      CO(2) => power_avg_inferred_i_567_n_1,
      CO(1) => power_avg_inferred_i_567_n_2,
      CO(0) => power_avg_inferred_i_567_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_763_n_0,
      DI(2) => power_avg_inferred_i_764_n_0,
      DI(1) => power_avg_inferred_i_765_n_0,
      DI(0) => power_avg_inferred_i_766_n_0,
      O(3) => power_avg_inferred_i_567_n_4,
      O(2) => power_avg_inferred_i_567_n_5,
      O(1) => power_avg_inferred_i_567_n_6,
      O(0) => power_avg_inferred_i_567_n_7,
      S(3) => power_avg_inferred_i_978_n_0,
      S(2) => power_avg_inferred_i_979_n_0,
      S(1) => power_avg_inferred_i_980_n_0,
      S(0) => power_avg_inferred_i_981_n_0
    );
power_avg_inferred_i_568: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_577_n_0,
      CO(3) => power_avg_inferred_i_568_n_0,
      CO(2) => power_avg_inferred_i_568_n_1,
      CO(1) => power_avg_inferred_i_568_n_2,
      CO(0) => power_avg_inferred_i_568_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_771_n_0,
      DI(2) => power_avg_inferred_i_772_n_0,
      DI(1) => power_avg_inferred_i_773_n_0,
      DI(0) => power_avg_inferred_i_774_n_0,
      O(3) => power_avg_inferred_i_568_n_4,
      O(2) => power_avg_inferred_i_568_n_5,
      O(1) => power_avg_inferred_i_568_n_6,
      O(0) => power_avg_inferred_i_568_n_7,
      S(3) => power_avg_inferred_i_982_n_0,
      S(2) => power_avg_inferred_i_983_n_0,
      S(1) => power_avg_inferred_i_984_n_0,
      S(0) => power_avg_inferred_i_985_n_0
    );
power_avg_inferred_i_569: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_578_n_0,
      CO(3) => power_avg_inferred_i_569_n_0,
      CO(2) => power_avg_inferred_i_569_n_1,
      CO(1) => power_avg_inferred_i_569_n_2,
      CO(0) => power_avg_inferred_i_569_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_779_n_0,
      DI(2) => power_avg_inferred_i_780_n_0,
      DI(1) => power_avg_inferred_i_781_n_0,
      DI(0) => power_avg_inferred_i_782_n_0,
      O(3) => power_avg_inferred_i_569_n_4,
      O(2) => power_avg_inferred_i_569_n_5,
      O(1) => power_avg_inferred_i_569_n_6,
      O(0) => power_avg_inferred_i_569_n_7,
      S(3) => power_avg_inferred_i_986_n_0,
      S(2) => power_avg_inferred_i_987_n_0,
      S(1) => power_avg_inferred_i_988_n_0,
      S(0) => power_avg_inferred_i_989_n_0
    );
power_avg_inferred_i_57: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_133_n_5,
      I1 => power_avg_inferred_i_134_n_5,
      I2 => power_avg_inferred_i_135_n_4,
      I3 => power_avg_inferred_i_53_n_0,
      O => power_avg_inferred_i_57_n_0
    );
power_avg_inferred_i_570: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_579_n_0,
      CO(3) => power_avg_inferred_i_570_n_0,
      CO(2) => power_avg_inferred_i_570_n_1,
      CO(1) => power_avg_inferred_i_570_n_2,
      CO(0) => power_avg_inferred_i_570_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_787_n_0,
      DI(2) => power_avg_inferred_i_788_n_0,
      DI(1) => power_avg_inferred_i_789_n_0,
      DI(0) => power_avg_inferred_i_790_n_0,
      O(3) => power_avg_inferred_i_570_n_4,
      O(2) => power_avg_inferred_i_570_n_5,
      O(1) => power_avg_inferred_i_570_n_6,
      O(0) => power_avg_inferred_i_570_n_7,
      S(3) => power_avg_inferred_i_990_n_0,
      S(2) => power_avg_inferred_i_991_n_0,
      S(1) => power_avg_inferred_i_992_n_0,
      S(0) => power_avg_inferred_i_993_n_0
    );
power_avg_inferred_i_571: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_580_n_0,
      CO(3) => power_avg_inferred_i_571_n_0,
      CO(2) => power_avg_inferred_i_571_n_1,
      CO(1) => power_avg_inferred_i_571_n_2,
      CO(0) => power_avg_inferred_i_571_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_795_n_0,
      DI(2) => power_avg_inferred_i_796_n_0,
      DI(1) => power_avg_inferred_i_797_n_0,
      DI(0) => power_avg_inferred_i_798_n_0,
      O(3) => power_avg_inferred_i_571_n_4,
      O(2) => power_avg_inferred_i_571_n_5,
      O(1) => power_avg_inferred_i_571_n_6,
      O(0) => power_avg_inferred_i_571_n_7,
      S(3) => power_avg_inferred_i_994_n_0,
      S(2) => power_avg_inferred_i_995_n_0,
      S(1) => power_avg_inferred_i_996_n_0,
      S(0) => power_avg_inferred_i_997_n_0
    );
power_avg_inferred_i_572: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_581_n_0,
      CO(3) => power_avg_inferred_i_572_n_0,
      CO(2) => power_avg_inferred_i_572_n_1,
      CO(1) => power_avg_inferred_i_572_n_2,
      CO(0) => power_avg_inferred_i_572_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_998_n_0,
      DI(2) => power_avg_inferred_i_999_n_0,
      DI(1) => power_avg_inferred_i_1000_n_0,
      DI(0) => power_avg_inferred_i_858_n_0,
      O(3) => power_avg_inferred_i_572_n_4,
      O(2) => power_avg_inferred_i_572_n_5,
      O(1) => power_avg_inferred_i_572_n_6,
      O(0) => power_avg_inferred_i_572_n_7,
      S(3) => power_avg_inferred_i_1001_n_0,
      S(2) => power_avg_inferred_i_1002_n_0,
      S(1) => power_avg_inferred_i_1003_n_0,
      S(0) => power_avg_inferred_i_1004_n_0
    );
power_avg_inferred_i_573: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_582_n_0,
      CO(3) => power_avg_inferred_i_573_n_0,
      CO(2) => power_avg_inferred_i_573_n_1,
      CO(1) => power_avg_inferred_i_573_n_2,
      CO(0) => power_avg_inferred_i_573_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1005_n_0,
      DI(2) => power_avg_inferred_i_1006_n_0,
      DI(1) => power_avg_inferred_i_1007_n_0,
      DI(0) => power_avg_inferred_i_1008_n_0,
      O(3) => power_avg_inferred_i_573_n_4,
      O(2) => power_avg_inferred_i_573_n_5,
      O(1) => power_avg_inferred_i_573_n_6,
      O(0) => power_avg_inferred_i_573_n_7,
      S(3) => power_avg_inferred_i_1009_n_0,
      S(2) => power_avg_inferred_i_1010_n_0,
      S(1) => power_avg_inferred_i_1011_n_0,
      S(0) => power_avg_inferred_i_1012_n_0
    );
power_avg_inferred_i_574: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_583_n_0,
      CO(3) => power_avg_inferred_i_574_n_0,
      CO(2) => power_avg_inferred_i_574_n_1,
      CO(1) => power_avg_inferred_i_574_n_2,
      CO(0) => power_avg_inferred_i_574_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1013_n_0,
      DI(2) => power_avg_inferred_i_1014_n_0,
      DI(1) => power_avg_inferred_i_1015_n_0,
      DI(0) => power_avg_inferred_i_1016_n_0,
      O(3) => power_avg_inferred_i_574_n_4,
      O(2) => power_avg_inferred_i_574_n_5,
      O(1) => power_avg_inferred_i_574_n_6,
      O(0) => power_avg_inferred_i_574_n_7,
      S(3) => power_avg_inferred_i_1017_n_0,
      S(2) => power_avg_inferred_i_1018_n_0,
      S(1) => power_avg_inferred_i_1019_n_0,
      S(0) => power_avg_inferred_i_1020_n_0
    );
power_avg_inferred_i_575: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_584_n_0,
      CO(3) => power_avg_inferred_i_575_n_0,
      CO(2) => power_avg_inferred_i_575_n_1,
      CO(1) => power_avg_inferred_i_575_n_2,
      CO(0) => power_avg_inferred_i_575_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1021_n_0,
      DI(2) => power_avg_inferred_i_1022_n_0,
      DI(1) => power_avg_inferred_i_1023_n_0,
      DI(0) => power_avg_inferred_i_1024_n_0,
      O(3) => power_avg_inferred_i_575_n_4,
      O(2) => power_avg_inferred_i_575_n_5,
      O(1) => power_avg_inferred_i_575_n_6,
      O(0) => power_avg_inferred_i_575_n_7,
      S(3) => power_avg_inferred_i_1025_n_0,
      S(2) => power_avg_inferred_i_1026_n_0,
      S(1) => power_avg_inferred_i_1027_n_0,
      S(0) => power_avg_inferred_i_1028_n_0
    );
power_avg_inferred_i_576: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_585_n_0,
      CO(3) => power_avg_inferred_i_576_n_0,
      CO(2) => power_avg_inferred_i_576_n_1,
      CO(1) => power_avg_inferred_i_576_n_2,
      CO(0) => power_avg_inferred_i_576_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_871_n_0,
      DI(2) => power_avg_inferred_i_872_n_0,
      DI(1) => power_avg_inferred_i_873_n_0,
      DI(0) => power_avg_inferred_i_874_n_0,
      O(3) => power_avg_inferred_i_576_n_4,
      O(2) => power_avg_inferred_i_576_n_5,
      O(1) => power_avg_inferred_i_576_n_6,
      O(0) => power_avg_inferred_i_576_n_7,
      S(3) => power_avg_inferred_i_1029_n_0,
      S(2) => power_avg_inferred_i_1030_n_0,
      S(1) => power_avg_inferred_i_1031_n_0,
      S(0) => power_avg_inferred_i_1032_n_0
    );
power_avg_inferred_i_577: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_586_n_0,
      CO(3) => power_avg_inferred_i_577_n_0,
      CO(2) => power_avg_inferred_i_577_n_1,
      CO(1) => power_avg_inferred_i_577_n_2,
      CO(0) => power_avg_inferred_i_577_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_879_n_0,
      DI(2) => power_avg_inferred_i_880_n_0,
      DI(1) => power_avg_inferred_i_881_n_0,
      DI(0) => power_avg_inferred_i_882_n_0,
      O(3) => power_avg_inferred_i_577_n_4,
      O(2) => power_avg_inferred_i_577_n_5,
      O(1) => power_avg_inferred_i_577_n_6,
      O(0) => power_avg_inferred_i_577_n_7,
      S(3) => power_avg_inferred_i_1033_n_0,
      S(2) => power_avg_inferred_i_1034_n_0,
      S(1) => power_avg_inferred_i_1035_n_0,
      S(0) => power_avg_inferred_i_1036_n_0
    );
power_avg_inferred_i_578: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_587_n_0,
      CO(3) => power_avg_inferred_i_578_n_0,
      CO(2) => power_avg_inferred_i_578_n_1,
      CO(1) => power_avg_inferred_i_578_n_2,
      CO(0) => power_avg_inferred_i_578_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_659_n_0,
      DI(2) => power_avg_inferred_i_660_n_0,
      DI(1) => power_avg_inferred_i_661_n_0,
      DI(0) => power_avg_inferred_i_662_n_0,
      O(3) => power_avg_inferred_i_578_n_4,
      O(2) => power_avg_inferred_i_578_n_5,
      O(1) => power_avg_inferred_i_578_n_6,
      O(0) => power_avg_inferred_i_578_n_7,
      S(3) => power_avg_inferred_i_1037_n_0,
      S(2) => power_avg_inferred_i_1038_n_0,
      S(1) => power_avg_inferred_i_1039_n_0,
      S(0) => power_avg_inferred_i_1040_n_0
    );
power_avg_inferred_i_579: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_588_n_0,
      CO(3) => power_avg_inferred_i_579_n_0,
      CO(2) => power_avg_inferred_i_579_n_1,
      CO(1) => power_avg_inferred_i_579_n_2,
      CO(0) => power_avg_inferred_i_579_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_667_n_0,
      DI(2) => power_avg_inferred_i_668_n_0,
      DI(1) => power_avg_inferred_i_669_n_0,
      DI(0) => power_avg_inferred_i_670_n_0,
      O(3) => power_avg_inferred_i_579_n_4,
      O(2) => power_avg_inferred_i_579_n_5,
      O(1) => power_avg_inferred_i_579_n_6,
      O(0) => power_avg_inferred_i_579_n_7,
      S(3) => power_avg_inferred_i_1041_n_0,
      S(2) => power_avg_inferred_i_1042_n_0,
      S(1) => power_avg_inferred_i_1043_n_0,
      S(0) => power_avg_inferred_i_1044_n_0
    );
power_avg_inferred_i_58: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_133_n_6,
      I1 => power_avg_inferred_i_134_n_6,
      I2 => power_avg_inferred_i_135_n_5,
      I3 => power_avg_inferred_i_54_n_0,
      O => power_avg_inferred_i_58_n_0
    );
power_avg_inferred_i_580: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_589_n_0,
      CO(3) => power_avg_inferred_i_580_n_0,
      CO(2) => power_avg_inferred_i_580_n_1,
      CO(1) => power_avg_inferred_i_580_n_2,
      CO(0) => power_avg_inferred_i_580_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_699_n_0,
      DI(2) => power_avg_inferred_i_700_n_0,
      DI(1) => power_avg_inferred_i_701_n_0,
      DI(0) => power_avg_inferred_i_702_n_0,
      O(3) => power_avg_inferred_i_580_n_4,
      O(2) => power_avg_inferred_i_580_n_5,
      O(1) => power_avg_inferred_i_580_n_6,
      O(0) => power_avg_inferred_i_580_n_7,
      S(3) => power_avg_inferred_i_1045_n_0,
      S(2) => power_avg_inferred_i_1046_n_0,
      S(1) => power_avg_inferred_i_1047_n_0,
      S(0) => power_avg_inferred_i_1048_n_0
    );
power_avg_inferred_i_581: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_590_n_0,
      CO(3) => power_avg_inferred_i_581_n_0,
      CO(2) => power_avg_inferred_i_581_n_1,
      CO(1) => power_avg_inferred_i_581_n_2,
      CO(0) => power_avg_inferred_i_581_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_707_n_0,
      DI(2) => power_avg_inferred_i_708_n_0,
      DI(1) => power_avg_inferred_i_709_n_0,
      DI(0) => power_avg_inferred_i_710_n_0,
      O(3) => power_avg_inferred_i_581_n_4,
      O(2) => power_avg_inferred_i_581_n_5,
      O(1) => power_avg_inferred_i_581_n_6,
      O(0) => power_avg_inferred_i_581_n_7,
      S(3) => power_avg_inferred_i_1049_n_0,
      S(2) => power_avg_inferred_i_1050_n_0,
      S(1) => power_avg_inferred_i_1051_n_0,
      S(0) => power_avg_inferred_i_1052_n_0
    );
power_avg_inferred_i_582: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_591_n_0,
      CO(3) => power_avg_inferred_i_582_n_0,
      CO(2) => power_avg_inferred_i_582_n_1,
      CO(1) => power_avg_inferred_i_582_n_2,
      CO(0) => power_avg_inferred_i_582_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1053_n_0,
      DI(2) => power_avg_inferred_i_1054_n_0,
      DI(1) => power_avg_inferred_i_1055_n_0,
      DI(0) => power_avg_inferred_i_1056_n_0,
      O(3) => power_avg_inferred_i_582_n_4,
      O(2) => power_avg_inferred_i_582_n_5,
      O(1) => power_avg_inferred_i_582_n_6,
      O(0) => power_avg_inferred_i_582_n_7,
      S(3) => power_avg_inferred_i_1057_n_0,
      S(2) => power_avg_inferred_i_1058_n_0,
      S(1) => power_avg_inferred_i_1059_n_0,
      S(0) => power_avg_inferred_i_1060_n_0
    );
power_avg_inferred_i_583: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_592_n_0,
      CO(3) => power_avg_inferred_i_583_n_0,
      CO(2) => power_avg_inferred_i_583_n_1,
      CO(1) => power_avg_inferred_i_583_n_2,
      CO(0) => power_avg_inferred_i_583_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1061_n_0,
      DI(2) => power_avg_inferred_i_1062_n_0,
      DI(1) => power_avg_inferred_i_1063_n_0,
      DI(0) => power_avg_inferred_i_1064_n_0,
      O(3) => power_avg_inferred_i_583_n_4,
      O(2) => power_avg_inferred_i_583_n_5,
      O(1) => power_avg_inferred_i_583_n_6,
      O(0) => power_avg_inferred_i_583_n_7,
      S(3) => power_avg_inferred_i_1065_n_0,
      S(2) => power_avg_inferred_i_1066_n_0,
      S(1) => power_avg_inferred_i_1067_n_0,
      S(0) => power_avg_inferred_i_1068_n_0
    );
power_avg_inferred_i_584: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_593_n_0,
      CO(3) => power_avg_inferred_i_584_n_0,
      CO(2) => power_avg_inferred_i_584_n_1,
      CO(1) => power_avg_inferred_i_584_n_2,
      CO(0) => power_avg_inferred_i_584_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1069_n_0,
      DI(2) => power_avg_inferred_i_1070_n_0,
      DI(1) => power_avg_inferred_i_1071_n_0,
      DI(0) => power_avg_inferred_i_1072_n_0,
      O(3) => power_avg_inferred_i_584_n_4,
      O(2) => power_avg_inferred_i_584_n_5,
      O(1) => power_avg_inferred_i_584_n_6,
      O(0) => power_avg_inferred_i_584_n_7,
      S(3) => power_avg_inferred_i_1073_n_0,
      S(2) => power_avg_inferred_i_1074_n_0,
      S(1) => power_avg_inferred_i_1075_n_0,
      S(0) => power_avg_inferred_i_1076_n_0
    );
power_avg_inferred_i_585: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_594_n_0,
      CO(3) => power_avg_inferred_i_585_n_0,
      CO(2) => power_avg_inferred_i_585_n_1,
      CO(1) => power_avg_inferred_i_585_n_2,
      CO(0) => power_avg_inferred_i_585_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_918_n_0,
      DI(2) => power_avg_inferred_i_919_n_0,
      DI(1) => power_avg_inferred_i_920_n_0,
      DI(0) => power_avg_inferred_i_921_n_0,
      O(3) => power_avg_inferred_i_585_n_4,
      O(2) => power_avg_inferred_i_585_n_5,
      O(1) => power_avg_inferred_i_585_n_6,
      O(0) => power_avg_inferred_i_585_n_7,
      S(3) => power_avg_inferred_i_1077_n_0,
      S(2) => power_avg_inferred_i_1078_n_0,
      S(1) => power_avg_inferred_i_1079_n_0,
      S(0) => power_avg_inferred_i_1080_n_0
    );
power_avg_inferred_i_586: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_595_n_0,
      CO(3) => power_avg_inferred_i_586_n_0,
      CO(2) => power_avg_inferred_i_586_n_1,
      CO(1) => power_avg_inferred_i_586_n_2,
      CO(0) => power_avg_inferred_i_586_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_926_n_0,
      DI(2) => power_avg_inferred_i_927_n_0,
      DI(1) => power_avg_inferred_i_928_n_0,
      DI(0) => power_avg_inferred_i_929_n_0,
      O(3) => power_avg_inferred_i_586_n_4,
      O(2) => power_avg_inferred_i_586_n_5,
      O(1) => power_avg_inferred_i_586_n_6,
      O(0) => power_avg_inferred_i_586_n_7,
      S(3) => power_avg_inferred_i_1081_n_0,
      S(2) => power_avg_inferred_i_1082_n_0,
      S(1) => power_avg_inferred_i_1083_n_0,
      S(0) => power_avg_inferred_i_1084_n_0
    );
power_avg_inferred_i_587: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_596_n_0,
      CO(3) => power_avg_inferred_i_587_n_0,
      CO(2) => power_avg_inferred_i_587_n_1,
      CO(1) => power_avg_inferred_i_587_n_2,
      CO(0) => power_avg_inferred_i_587_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_683_n_0,
      DI(2) => power_avg_inferred_i_684_n_0,
      DI(1) => power_avg_inferred_i_685_n_0,
      DI(0) => power_avg_inferred_i_686_n_0,
      O(3) => power_avg_inferred_i_587_n_4,
      O(2) => power_avg_inferred_i_587_n_5,
      O(1) => power_avg_inferred_i_587_n_6,
      O(0) => power_avg_inferred_i_587_n_7,
      S(3) => power_avg_inferred_i_1085_n_0,
      S(2) => power_avg_inferred_i_1086_n_0,
      S(1) => power_avg_inferred_i_1087_n_0,
      S(0) => power_avg_inferred_i_1088_n_0
    );
power_avg_inferred_i_588: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_597_n_0,
      CO(3) => power_avg_inferred_i_588_n_0,
      CO(2) => power_avg_inferred_i_588_n_1,
      CO(1) => power_avg_inferred_i_588_n_2,
      CO(0) => power_avg_inferred_i_588_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_691_n_0,
      DI(2) => power_avg_inferred_i_692_n_0,
      DI(1) => power_avg_inferred_i_693_n_0,
      DI(0) => power_avg_inferred_i_694_n_0,
      O(3) => power_avg_inferred_i_588_n_4,
      O(2) => power_avg_inferred_i_588_n_5,
      O(1) => power_avg_inferred_i_588_n_6,
      O(0) => power_avg_inferred_i_588_n_7,
      S(3) => power_avg_inferred_i_1089_n_0,
      S(2) => power_avg_inferred_i_1090_n_0,
      S(1) => power_avg_inferred_i_1091_n_0,
      S(0) => power_avg_inferred_i_1092_n_0
    );
power_avg_inferred_i_589: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_598_n_0,
      CO(3) => power_avg_inferred_i_589_n_0,
      CO(2) => power_avg_inferred_i_589_n_1,
      CO(1) => power_avg_inferred_i_589_n_2,
      CO(0) => power_avg_inferred_i_589_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_722_n_0,
      DI(2) => power_avg_inferred_i_723_n_0,
      DI(1) => power_avg_inferred_i_724_n_0,
      DI(0) => power_avg_inferred_i_725_n_0,
      O(3) => power_avg_inferred_i_589_n_4,
      O(2) => power_avg_inferred_i_589_n_5,
      O(1) => power_avg_inferred_i_589_n_6,
      O(0) => power_avg_inferred_i_589_n_7,
      S(3) => power_avg_inferred_i_1093_n_0,
      S(2) => power_avg_inferred_i_1094_n_0,
      S(1) => power_avg_inferred_i_1095_n_0,
      S(0) => power_avg_inferred_i_1096_n_0
    );
power_avg_inferred_i_59: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_133_n_7,
      I1 => power_avg_inferred_i_134_n_7,
      I2 => power_avg_inferred_i_135_n_6,
      I3 => power_avg_inferred_i_55_n_0,
      O => power_avg_inferred_i_59_n_0
    );
power_avg_inferred_i_590: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_599_n_0,
      CO(3) => power_avg_inferred_i_590_n_0,
      CO(2) => power_avg_inferred_i_590_n_1,
      CO(1) => power_avg_inferred_i_590_n_2,
      CO(0) => power_avg_inferred_i_590_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_730_n_0,
      DI(2) => power_avg_inferred_i_731_n_0,
      DI(1) => power_avg_inferred_i_732_n_0,
      DI(0) => power_avg_inferred_i_733_n_0,
      O(3) => power_avg_inferred_i_590_n_4,
      O(2) => power_avg_inferred_i_590_n_5,
      O(1) => power_avg_inferred_i_590_n_6,
      O(0) => power_avg_inferred_i_590_n_7,
      S(3) => power_avg_inferred_i_1097_n_0,
      S(2) => power_avg_inferred_i_1098_n_0,
      S(1) => power_avg_inferred_i_1099_n_0,
      S(0) => power_avg_inferred_i_1100_n_0
    );
power_avg_inferred_i_591: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_600_n_0,
      CO(3) => power_avg_inferred_i_591_n_0,
      CO(2) => power_avg_inferred_i_591_n_1,
      CO(1) => power_avg_inferred_i_591_n_2,
      CO(0) => power_avg_inferred_i_591_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1101_n_0,
      DI(2) => power_avg_inferred_i_1102_n_0,
      DI(1) => power_avg_inferred_i_1103_n_0,
      DI(0) => power_avg_inferred_i_1104_n_0,
      O(3) => power_avg_inferred_i_591_n_4,
      O(2) => power_avg_inferred_i_591_n_5,
      O(1) => power_avg_inferred_i_591_n_6,
      O(0) => power_avg_inferred_i_591_n_7,
      S(3) => power_avg_inferred_i_1105_n_0,
      S(2) => power_avg_inferred_i_1106_n_0,
      S(1) => power_avg_inferred_i_1107_n_0,
      S(0) => power_avg_inferred_i_1108_n_0
    );
power_avg_inferred_i_592: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_601_n_0,
      CO(3) => power_avg_inferred_i_592_n_0,
      CO(2) => power_avg_inferred_i_592_n_1,
      CO(1) => power_avg_inferred_i_592_n_2,
      CO(0) => power_avg_inferred_i_592_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1109_n_0,
      DI(2) => power_avg_inferred_i_1110_n_0,
      DI(1) => power_avg_inferred_i_1111_n_0,
      DI(0) => power_avg_inferred_i_1112_n_0,
      O(3) => power_avg_inferred_i_592_n_4,
      O(2) => power_avg_inferred_i_592_n_5,
      O(1) => power_avg_inferred_i_592_n_6,
      O(0) => power_avg_inferred_i_592_n_7,
      S(3) => power_avg_inferred_i_1113_n_0,
      S(2) => power_avg_inferred_i_1114_n_0,
      S(1) => power_avg_inferred_i_1115_n_0,
      S(0) => power_avg_inferred_i_1116_n_0
    );
power_avg_inferred_i_593: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_602_n_0,
      CO(3) => power_avg_inferred_i_593_n_0,
      CO(2) => power_avg_inferred_i_593_n_1,
      CO(1) => power_avg_inferred_i_593_n_2,
      CO(0) => power_avg_inferred_i_593_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1117_n_0,
      DI(2) => power_avg_inferred_i_1118_n_0,
      DI(1) => power_avg_inferred_i_1119_n_0,
      DI(0) => power_avg_inferred_i_1120_n_0,
      O(3) => power_avg_inferred_i_593_n_4,
      O(2) => power_avg_inferred_i_593_n_5,
      O(1) => power_avg_inferred_i_593_n_6,
      O(0) => power_avg_inferred_i_593_n_7,
      S(3) => power_avg_inferred_i_1121_n_0,
      S(2) => power_avg_inferred_i_1122_n_0,
      S(1) => power_avg_inferred_i_1123_n_0,
      S(0) => power_avg_inferred_i_1124_n_0
    );
power_avg_inferred_i_594: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_603_n_0,
      CO(3) => power_avg_inferred_i_594_n_0,
      CO(2) => power_avg_inferred_i_594_n_1,
      CO(1) => power_avg_inferred_i_594_n_2,
      CO(0) => power_avg_inferred_i_594_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_962_n_0,
      DI(2) => power_avg_inferred_i_963_n_0,
      DI(1) => power_avg_inferred_i_964_n_0,
      DI(0) => power_avg_inferred_i_965_n_0,
      O(3) => power_avg_inferred_i_594_n_4,
      O(2) => power_avg_inferred_i_594_n_5,
      O(1) => power_avg_inferred_i_594_n_6,
      O(0) => power_avg_inferred_i_594_n_7,
      S(3) => power_avg_inferred_i_1125_n_0,
      S(2) => power_avg_inferred_i_1126_n_0,
      S(1) => power_avg_inferred_i_1127_n_0,
      S(0) => power_avg_inferred_i_1128_n_0
    );
power_avg_inferred_i_595: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_604_n_0,
      CO(3) => power_avg_inferred_i_595_n_0,
      CO(2) => power_avg_inferred_i_595_n_1,
      CO(1) => power_avg_inferred_i_595_n_2,
      CO(0) => power_avg_inferred_i_595_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_970_n_0,
      DI(2) => power_avg_inferred_i_971_n_0,
      DI(1) => power_avg_inferred_i_972_n_0,
      DI(0) => power_avg_inferred_i_973_n_0,
      O(3) => power_avg_inferred_i_595_n_4,
      O(2) => power_avg_inferred_i_595_n_5,
      O(1) => power_avg_inferred_i_595_n_6,
      O(0) => power_avg_inferred_i_595_n_7,
      S(3) => power_avg_inferred_i_1129_n_0,
      S(2) => power_avg_inferred_i_1130_n_0,
      S(1) => power_avg_inferred_i_1131_n_0,
      S(0) => power_avg_inferred_i_1132_n_0
    );
power_avg_inferred_i_596: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_605_n_0,
      CO(3) => power_avg_inferred_i_596_n_0,
      CO(2) => power_avg_inferred_i_596_n_1,
      CO(1) => power_avg_inferred_i_596_n_2,
      CO(0) => power_avg_inferred_i_596_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_763_n_0,
      DI(2) => power_avg_inferred_i_764_n_0,
      DI(1) => power_avg_inferred_i_765_n_0,
      DI(0) => power_avg_inferred_i_766_n_0,
      O(3) => power_avg_inferred_i_596_n_4,
      O(2) => power_avg_inferred_i_596_n_5,
      O(1) => power_avg_inferred_i_596_n_6,
      O(0) => power_avg_inferred_i_596_n_7,
      S(3) => power_avg_inferred_i_1133_n_0,
      S(2) => power_avg_inferred_i_1134_n_0,
      S(1) => power_avg_inferred_i_1135_n_0,
      S(0) => power_avg_inferred_i_1136_n_0
    );
power_avg_inferred_i_597: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_642_n_0,
      CO(3) => power_avg_inferred_i_597_n_0,
      CO(2) => power_avg_inferred_i_597_n_1,
      CO(1) => power_avg_inferred_i_597_n_2,
      CO(0) => power_avg_inferred_i_597_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_771_n_0,
      DI(2) => power_avg_inferred_i_772_n_0,
      DI(1) => power_avg_inferred_i_773_n_0,
      DI(0) => power_avg_inferred_i_774_n_0,
      O(3) => power_avg_inferred_i_597_n_4,
      O(2) => power_avg_inferred_i_597_n_5,
      O(1) => power_avg_inferred_i_597_n_6,
      O(0) => power_avg_inferred_i_597_n_7,
      S(3) => power_avg_inferred_i_1137_n_0,
      S(2) => power_avg_inferred_i_1138_n_0,
      S(1) => power_avg_inferred_i_1139_n_0,
      S(0) => power_avg_inferred_i_1140_n_0
    );
power_avg_inferred_i_598: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_643_n_0,
      CO(3) => power_avg_inferred_i_598_n_0,
      CO(2) => power_avg_inferred_i_598_n_1,
      CO(1) => power_avg_inferred_i_598_n_2,
      CO(0) => power_avg_inferred_i_598_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_779_n_0,
      DI(2) => power_avg_inferred_i_780_n_0,
      DI(1) => power_avg_inferred_i_781_n_0,
      DI(0) => power_avg_inferred_i_782_n_0,
      O(3) => power_avg_inferred_i_598_n_4,
      O(2) => power_avg_inferred_i_598_n_5,
      O(1) => power_avg_inferred_i_598_n_6,
      O(0) => power_avg_inferred_i_598_n_7,
      S(3) => power_avg_inferred_i_1141_n_0,
      S(2) => power_avg_inferred_i_1142_n_0,
      S(1) => power_avg_inferred_i_1143_n_0,
      S(0) => power_avg_inferred_i_1144_n_0
    );
power_avg_inferred_i_599: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_644_n_0,
      CO(3) => power_avg_inferred_i_599_n_0,
      CO(2) => power_avg_inferred_i_599_n_1,
      CO(1) => power_avg_inferred_i_599_n_2,
      CO(0) => power_avg_inferred_i_599_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_787_n_0,
      DI(2) => power_avg_inferred_i_788_n_0,
      DI(1) => power_avg_inferred_i_789_n_0,
      DI(0) => power_avg_inferred_i_790_n_0,
      O(3) => power_avg_inferred_i_599_n_4,
      O(2) => power_avg_inferred_i_599_n_5,
      O(1) => power_avg_inferred_i_599_n_6,
      O(0) => power_avg_inferred_i_599_n_7,
      S(3) => power_avg_inferred_i_1145_n_0,
      S(2) => power_avg_inferred_i_1146_n_0,
      S(1) => power_avg_inferred_i_1147_n_0,
      S(0) => power_avg_inferred_i_1148_n_0
    );
power_avg_inferred_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => power_avg_inferred_i_37_n_6,
      I1 => power_avg_inferred_i_34_n_2,
      I2 => sum(63),
      I3 => power_avg_inferred_i_35_n_6,
      I4 => power_avg_inferred_i_38_n_5,
      O => power_avg(26)
    );
power_avg_inferred_i_60: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_139_n_0,
      CO(3) => power_avg_inferred_i_60_n_0,
      CO(2) => power_avg_inferred_i_60_n_1,
      CO(1) => power_avg_inferred_i_60_n_2,
      CO(0) => power_avg_inferred_i_60_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_140_n_0,
      DI(2) => power_avg_inferred_i_141_n_0,
      DI(1) => power_avg_inferred_i_142_n_0,
      DI(0) => power_avg_inferred_i_143_n_0,
      O(3 downto 0) => NLW_power_avg_inferred_i_60_O_UNCONNECTED(3 downto 0),
      S(3) => power_avg_inferred_i_144_n_0,
      S(2) => power_avg_inferred_i_145_n_0,
      S(1) => power_avg_inferred_i_146_n_0,
      S(0) => power_avg_inferred_i_147_n_0
    );
power_avg_inferred_i_600: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_645_n_0,
      CO(3) => power_avg_inferred_i_600_n_0,
      CO(2) => power_avg_inferred_i_600_n_1,
      CO(1) => power_avg_inferred_i_600_n_2,
      CO(0) => power_avg_inferred_i_600_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1149_n_0,
      DI(2) => power_avg_inferred_i_1150_n_0,
      DI(1) => sum(0),
      DI(0) => power_avg_inferred_i_1151_n_7,
      O(3) => power_avg_inferred_i_600_n_4,
      O(2) => power_avg_inferred_i_600_n_5,
      O(1) => power_avg_inferred_i_600_n_6,
      O(0) => power_avg_inferred_i_600_n_7,
      S(3) => power_avg_inferred_i_1152_n_0,
      S(2) => power_avg_inferred_i_1153_n_0,
      S(1) => power_avg_inferred_i_1154_n_0,
      S(0) => power_avg_inferred_i_1155_n_0
    );
power_avg_inferred_i_601: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_646_n_0,
      CO(3) => power_avg_inferred_i_601_n_0,
      CO(2) => power_avg_inferred_i_601_n_1,
      CO(1) => power_avg_inferred_i_601_n_2,
      CO(0) => power_avg_inferred_i_601_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1156_n_0,
      DI(2) => power_avg_inferred_i_1157_n_0,
      DI(1) => power_avg_inferred_i_1158_n_0,
      DI(0) => sum(2),
      O(3) => power_avg_inferred_i_601_n_4,
      O(2) => power_avg_inferred_i_601_n_5,
      O(1) => power_avg_inferred_i_601_n_6,
      O(0) => power_avg_inferred_i_601_n_7,
      S(3) => power_avg_inferred_i_1159_n_0,
      S(2) => power_avg_inferred_i_1160_n_0,
      S(1) => power_avg_inferred_i_1161_n_0,
      S(0) => power_avg_inferred_i_1162_n_0
    );
power_avg_inferred_i_602: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_647_n_0,
      CO(3) => power_avg_inferred_i_602_n_0,
      CO(2) => power_avg_inferred_i_602_n_1,
      CO(1) => power_avg_inferred_i_602_n_2,
      CO(0) => power_avg_inferred_i_602_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1163_n_0,
      DI(2) => power_avg_inferred_i_1164_n_0,
      DI(1) => power_avg_inferred_i_1165_n_0,
      DI(0) => power_avg_inferred_i_1166_n_0,
      O(3) => power_avg_inferred_i_602_n_4,
      O(2) => power_avg_inferred_i_602_n_5,
      O(1) => power_avg_inferred_i_602_n_6,
      O(0) => power_avg_inferred_i_602_n_7,
      S(3) => power_avg_inferred_i_1167_n_0,
      S(2) => power_avg_inferred_i_1168_n_0,
      S(1) => power_avg_inferred_i_1169_n_0,
      S(0) => power_avg_inferred_i_1170_n_0
    );
power_avg_inferred_i_603: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_648_n_0,
      CO(3) => power_avg_inferred_i_603_n_0,
      CO(2) => power_avg_inferred_i_603_n_1,
      CO(1) => power_avg_inferred_i_603_n_2,
      CO(0) => power_avg_inferred_i_603_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1013_n_0,
      DI(2) => power_avg_inferred_i_1014_n_0,
      DI(1) => power_avg_inferred_i_1015_n_0,
      DI(0) => power_avg_inferred_i_1016_n_0,
      O(3) => power_avg_inferred_i_603_n_4,
      O(2) => power_avg_inferred_i_603_n_5,
      O(1) => power_avg_inferred_i_603_n_6,
      O(0) => power_avg_inferred_i_603_n_7,
      S(3) => power_avg_inferred_i_1171_n_0,
      S(2) => power_avg_inferred_i_1172_n_0,
      S(1) => power_avg_inferred_i_1173_n_0,
      S(0) => power_avg_inferred_i_1174_n_0
    );
power_avg_inferred_i_604: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_649_n_0,
      CO(3) => power_avg_inferred_i_604_n_0,
      CO(2) => power_avg_inferred_i_604_n_1,
      CO(1) => power_avg_inferred_i_604_n_2,
      CO(0) => power_avg_inferred_i_604_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1021_n_0,
      DI(2) => power_avg_inferred_i_1022_n_0,
      DI(1) => power_avg_inferred_i_1023_n_0,
      DI(0) => power_avg_inferred_i_1024_n_0,
      O(3) => power_avg_inferred_i_604_n_4,
      O(2) => power_avg_inferred_i_604_n_5,
      O(1) => power_avg_inferred_i_604_n_6,
      O(0) => power_avg_inferred_i_604_n_7,
      S(3) => power_avg_inferred_i_1175_n_0,
      S(2) => power_avg_inferred_i_1176_n_0,
      S(1) => power_avg_inferred_i_1177_n_0,
      S(0) => power_avg_inferred_i_1178_n_0
    );
power_avg_inferred_i_605: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_650_n_0,
      CO(3) => power_avg_inferred_i_605_n_0,
      CO(2) => power_avg_inferred_i_605_n_1,
      CO(1) => power_avg_inferred_i_605_n_2,
      CO(0) => power_avg_inferred_i_605_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_871_n_0,
      DI(2) => power_avg_inferred_i_872_n_0,
      DI(1) => power_avg_inferred_i_873_n_0,
      DI(0) => power_avg_inferred_i_874_n_0,
      O(3) => power_avg_inferred_i_605_n_4,
      O(2) => power_avg_inferred_i_605_n_5,
      O(1) => power_avg_inferred_i_605_n_6,
      O(0) => power_avg_inferred_i_605_n_7,
      S(3) => power_avg_inferred_i_1179_n_0,
      S(2) => power_avg_inferred_i_1180_n_0,
      S(1) => power_avg_inferred_i_1181_n_0,
      S(0) => power_avg_inferred_i_1182_n_0
    );
power_avg_inferred_i_606: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1183_n_0,
      CO(3) => power_avg_inferred_i_606_n_0,
      CO(2) => power_avg_inferred_i_606_n_1,
      CO(1) => power_avg_inferred_i_606_n_2,
      CO(0) => power_avg_inferred_i_606_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1184_n_0,
      DI(2) => power_avg_inferred_i_1185_n_0,
      DI(1) => power_avg_inferred_i_1186_n_0,
      DI(0) => power_avg_inferred_i_1187_n_0,
      O(3 downto 0) => NLW_power_avg_inferred_i_606_O_UNCONNECTED(3 downto 0),
      S(3) => power_avg_inferred_i_1188_n_0,
      S(2) => power_avg_inferred_i_1189_n_0,
      S(1) => power_avg_inferred_i_1190_n_0,
      S(0) => power_avg_inferred_i_1191_n_0
    );
power_avg_inferred_i_607: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_616_n_5,
      I1 => power_avg_inferred_i_617_n_5,
      I2 => power_avg_inferred_i_1192_n_4,
      O => power_avg_inferred_i_607_n_0
    );
power_avg_inferred_i_608: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_616_n_6,
      I1 => power_avg_inferred_i_617_n_6,
      I2 => power_avg_inferred_i_1192_n_5,
      O => power_avg_inferred_i_608_n_0
    );
power_avg_inferred_i_609: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_616_n_7,
      I1 => power_avg_inferred_i_617_n_7,
      I2 => power_avg_inferred_i_1192_n_6,
      O => power_avg_inferred_i_609_n_0
    );
power_avg_inferred_i_61: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_35_n_7,
      I1 => sum(62),
      O => power_avg_inferred_i_61_n_0
    );
power_avg_inferred_i_610: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F660"
    )
        port map (
      I0 => power_avg_inferred_i_1193_n_6,
      I1 => sum(0),
      I2 => power_avg_inferred_i_1194_n_4,
      I3 => power_avg_inferred_i_1192_n_7,
      O => power_avg_inferred_i_610_n_0
    );
power_avg_inferred_i_611: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_616_n_4,
      I1 => power_avg_inferred_i_617_n_4,
      I2 => power_avg_inferred_i_615_n_7,
      I3 => power_avg_inferred_i_607_n_0,
      O => power_avg_inferred_i_611_n_0
    );
power_avg_inferred_i_612: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_616_n_5,
      I1 => power_avg_inferred_i_617_n_5,
      I2 => power_avg_inferred_i_1192_n_4,
      I3 => power_avg_inferred_i_608_n_0,
      O => power_avg_inferred_i_612_n_0
    );
power_avg_inferred_i_613: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_616_n_6,
      I1 => power_avg_inferred_i_617_n_6,
      I2 => power_avg_inferred_i_1192_n_5,
      I3 => power_avg_inferred_i_609_n_0,
      O => power_avg_inferred_i_613_n_0
    );
power_avg_inferred_i_614: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_616_n_7,
      I1 => power_avg_inferred_i_617_n_7,
      I2 => power_avg_inferred_i_1192_n_6,
      I3 => power_avg_inferred_i_610_n_0,
      O => power_avg_inferred_i_614_n_0
    );
power_avg_inferred_i_615: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1192_n_0,
      CO(3) => power_avg_inferred_i_615_n_0,
      CO(2) => power_avg_inferred_i_615_n_1,
      CO(1) => power_avg_inferred_i_615_n_2,
      CO(0) => power_avg_inferred_i_615_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1195_n_0,
      DI(2) => power_avg_inferred_i_1196_n_0,
      DI(1) => power_avg_inferred_i_1197_n_0,
      DI(0) => power_avg_inferred_i_1198_n_0,
      O(3) => power_avg_inferred_i_615_n_4,
      O(2) => power_avg_inferred_i_615_n_5,
      O(1) => power_avg_inferred_i_615_n_6,
      O(0) => power_avg_inferred_i_615_n_7,
      S(3) => power_avg_inferred_i_1199_n_0,
      S(2) => power_avg_inferred_i_1200_n_0,
      S(1) => power_avg_inferred_i_1201_n_0,
      S(0) => power_avg_inferred_i_1202_n_0
    );
power_avg_inferred_i_616: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => power_avg_inferred_i_616_n_0,
      CO(2) => power_avg_inferred_i_616_n_1,
      CO(1) => power_avg_inferred_i_616_n_2,
      CO(0) => power_avg_inferred_i_616_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1203_n_0,
      DI(2) => power_avg_inferred_i_1204_n_0,
      DI(1) => power_avg_inferred_i_1205_n_0,
      DI(0) => power_avg_inferred_i_1206_n_0,
      O(3) => power_avg_inferred_i_616_n_4,
      O(2) => power_avg_inferred_i_616_n_5,
      O(1) => power_avg_inferred_i_616_n_6,
      O(0) => power_avg_inferred_i_616_n_7,
      S(3) => power_avg_inferred_i_1207_n_0,
      S(2) => power_avg_inferred_i_1208_n_0,
      S(1) => power_avg_inferred_i_1209_n_0,
      S(0) => power_avg_inferred_i_1210_n_0
    );
power_avg_inferred_i_617: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1194_n_0,
      CO(3) => power_avg_inferred_i_617_n_0,
      CO(2) => power_avg_inferred_i_617_n_1,
      CO(1) => power_avg_inferred_i_617_n_2,
      CO(0) => power_avg_inferred_i_617_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1211_n_0,
      DI(2) => power_avg_inferred_i_1212_n_0,
      DI(1) => power_avg_inferred_i_1213_n_0,
      DI(0) => power_avg_inferred_i_1214_n_0,
      O(3) => power_avg_inferred_i_617_n_4,
      O(2) => power_avg_inferred_i_617_n_5,
      O(1) => power_avg_inferred_i_617_n_6,
      O(0) => power_avg_inferred_i_617_n_7,
      S(3) => power_avg_inferred_i_1215_n_0,
      S(2) => power_avg_inferred_i_1216_n_0,
      S(1) => power_avg_inferred_i_1217_n_0,
      S(0) => power_avg_inferred_i_1218_n_0
    );
power_avg_inferred_i_618: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1219_n_4,
      I1 => power_avg_inferred_i_1220_n_4,
      I2 => power_avg_inferred_i_1221_n_4,
      O => power_avg_inferred_i_618_n_0
    );
power_avg_inferred_i_619: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1219_n_5,
      I1 => power_avg_inferred_i_1220_n_5,
      I2 => power_avg_inferred_i_1221_n_5,
      O => power_avg_inferred_i_619_n_0
    );
power_avg_inferred_i_62: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_65_n_4,
      I1 => sum(61),
      O => power_avg_inferred_i_62_n_0
    );
power_avg_inferred_i_620: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1219_n_6,
      I1 => power_avg_inferred_i_1220_n_6,
      I2 => power_avg_inferred_i_1221_n_6,
      O => power_avg_inferred_i_620_n_0
    );
power_avg_inferred_i_621: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1219_n_7,
      I1 => power_avg_inferred_i_1220_n_7,
      I2 => power_avg_inferred_i_1221_n_7,
      O => power_avg_inferred_i_621_n_0
    );
power_avg_inferred_i_622: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_642_n_7,
      I1 => power_avg_inferred_i_643_n_7,
      I2 => power_avg_inferred_i_644_n_7,
      I3 => power_avg_inferred_i_618_n_0,
      O => power_avg_inferred_i_622_n_0
    );
power_avg_inferred_i_623: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1219_n_4,
      I1 => power_avg_inferred_i_1220_n_4,
      I2 => power_avg_inferred_i_1221_n_4,
      I3 => power_avg_inferred_i_619_n_0,
      O => power_avg_inferred_i_623_n_0
    );
power_avg_inferred_i_624: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1219_n_5,
      I1 => power_avg_inferred_i_1220_n_5,
      I2 => power_avg_inferred_i_1221_n_5,
      I3 => power_avg_inferred_i_620_n_0,
      O => power_avg_inferred_i_624_n_0
    );
power_avg_inferred_i_625: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1219_n_6,
      I1 => power_avg_inferred_i_1220_n_6,
      I2 => power_avg_inferred_i_1221_n_6,
      I3 => power_avg_inferred_i_621_n_0,
      O => power_avg_inferred_i_625_n_0
    );
power_avg_inferred_i_626: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_645_n_7,
      I1 => sum(0),
      I2 => power_avg_inferred_i_647_n_7,
      O => power_avg_inferred_i_626_n_0
    );
power_avg_inferred_i_627: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => power_avg_inferred_i_1222_n_4,
      I1 => power_avg_inferred_i_1223_n_4,
      O => power_avg_inferred_i_627_n_0
    );
power_avg_inferred_i_628: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => power_avg_inferred_i_1223_n_5,
      I1 => power_avg_inferred_i_1222_n_5,
      O => power_avg_inferred_i_628_n_0
    );
power_avg_inferred_i_629: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => power_avg_inferred_i_1223_n_6,
      I1 => power_avg_inferred_i_1222_n_6,
      O => power_avg_inferred_i_629_n_0
    );
power_avg_inferred_i_63: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(62),
      I1 => power_avg_inferred_i_35_n_7,
      I2 => power_avg_inferred_i_35_n_6,
      I3 => sum(63),
      O => power_avg_inferred_i_63_n_0
    );
power_avg_inferred_i_630: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_645_n_6,
      I1 => power_avg_inferred_i_646_n_6,
      I2 => power_avg_inferred_i_647_n_6,
      I3 => power_avg_inferred_i_626_n_0,
      O => power_avg_inferred_i_630_n_0
    );
power_avg_inferred_i_631: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_645_n_7,
      I1 => sum(0),
      I2 => power_avg_inferred_i_647_n_7,
      I3 => power_avg_inferred_i_627_n_0,
      O => power_avg_inferred_i_631_n_0
    );
power_avg_inferred_i_632: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => power_avg_inferred_i_1222_n_4,
      I1 => power_avg_inferred_i_1223_n_4,
      I2 => power_avg_inferred_i_1223_n_5,
      I3 => power_avg_inferred_i_1222_n_5,
      O => power_avg_inferred_i_632_n_0
    );
power_avg_inferred_i_633: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => power_avg_inferred_i_1223_n_6,
      I1 => power_avg_inferred_i_1222_n_6,
      I2 => power_avg_inferred_i_1222_n_5,
      I3 => power_avg_inferred_i_1223_n_5,
      O => power_avg_inferred_i_633_n_0
    );
power_avg_inferred_i_634: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_648_n_7,
      I1 => power_avg_inferred_i_649_n_7,
      I2 => power_avg_inferred_i_650_n_7,
      O => power_avg_inferred_i_634_n_0
    );
power_avg_inferred_i_635: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1224_n_4,
      I1 => power_avg_inferred_i_1225_n_4,
      I2 => power_avg_inferred_i_1226_n_4,
      O => power_avg_inferred_i_635_n_0
    );
power_avg_inferred_i_636: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1224_n_5,
      I1 => power_avg_inferred_i_1225_n_5,
      I2 => power_avg_inferred_i_1226_n_5,
      O => power_avg_inferred_i_636_n_0
    );
power_avg_inferred_i_637: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1224_n_6,
      I1 => power_avg_inferred_i_1225_n_6,
      I2 => power_avg_inferred_i_1226_n_6,
      O => power_avg_inferred_i_637_n_0
    );
power_avg_inferred_i_638: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_648_n_6,
      I1 => power_avg_inferred_i_649_n_6,
      I2 => power_avg_inferred_i_650_n_6,
      I3 => power_avg_inferred_i_634_n_0,
      O => power_avg_inferred_i_638_n_0
    );
power_avg_inferred_i_639: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_648_n_7,
      I1 => power_avg_inferred_i_649_n_7,
      I2 => power_avg_inferred_i_650_n_7,
      I3 => power_avg_inferred_i_635_n_0,
      O => power_avg_inferred_i_639_n_0
    );
power_avg_inferred_i_64: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(61),
      I1 => power_avg_inferred_i_65_n_4,
      I2 => power_avg_inferred_i_35_n_7,
      I3 => sum(62),
      O => power_avg_inferred_i_64_n_0
    );
power_avg_inferred_i_640: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1224_n_4,
      I1 => power_avg_inferred_i_1225_n_4,
      I2 => power_avg_inferred_i_1226_n_4,
      I3 => power_avg_inferred_i_636_n_0,
      O => power_avg_inferred_i_640_n_0
    );
power_avg_inferred_i_641: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1224_n_5,
      I1 => power_avg_inferred_i_1225_n_5,
      I2 => power_avg_inferred_i_1226_n_5,
      I3 => power_avg_inferred_i_637_n_0,
      O => power_avg_inferred_i_641_n_0
    );
power_avg_inferred_i_642: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1219_n_0,
      CO(3) => power_avg_inferred_i_642_n_0,
      CO(2) => power_avg_inferred_i_642_n_1,
      CO(1) => power_avg_inferred_i_642_n_2,
      CO(0) => power_avg_inferred_i_642_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_879_n_0,
      DI(2) => power_avg_inferred_i_880_n_0,
      DI(1) => power_avg_inferred_i_881_n_0,
      DI(0) => power_avg_inferred_i_882_n_0,
      O(3) => power_avg_inferred_i_642_n_4,
      O(2) => power_avg_inferred_i_642_n_5,
      O(1) => power_avg_inferred_i_642_n_6,
      O(0) => power_avg_inferred_i_642_n_7,
      S(3) => power_avg_inferred_i_1227_n_0,
      S(2) => power_avg_inferred_i_1228_n_0,
      S(1) => power_avg_inferred_i_1229_n_0,
      S(0) => power_avg_inferred_i_1230_n_0
    );
power_avg_inferred_i_643: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1220_n_0,
      CO(3) => power_avg_inferred_i_643_n_0,
      CO(2) => power_avg_inferred_i_643_n_1,
      CO(1) => power_avg_inferred_i_643_n_2,
      CO(0) => power_avg_inferred_i_643_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_659_n_0,
      DI(2) => power_avg_inferred_i_660_n_0,
      DI(1) => power_avg_inferred_i_661_n_0,
      DI(0) => power_avg_inferred_i_662_n_0,
      O(3) => power_avg_inferred_i_643_n_4,
      O(2) => power_avg_inferred_i_643_n_5,
      O(1) => power_avg_inferred_i_643_n_6,
      O(0) => power_avg_inferred_i_643_n_7,
      S(3) => power_avg_inferred_i_1231_n_0,
      S(2) => power_avg_inferred_i_1232_n_0,
      S(1) => power_avg_inferred_i_1233_n_0,
      S(0) => power_avg_inferred_i_1234_n_0
    );
power_avg_inferred_i_644: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1221_n_0,
      CO(3) => power_avg_inferred_i_644_n_0,
      CO(2) => power_avg_inferred_i_644_n_1,
      CO(1) => power_avg_inferred_i_644_n_2,
      CO(0) => power_avg_inferred_i_644_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_667_n_0,
      DI(2) => power_avg_inferred_i_668_n_0,
      DI(1) => power_avg_inferred_i_669_n_0,
      DI(0) => power_avg_inferred_i_670_n_0,
      O(3) => power_avg_inferred_i_644_n_4,
      O(2) => power_avg_inferred_i_644_n_5,
      O(1) => power_avg_inferred_i_644_n_6,
      O(0) => power_avg_inferred_i_644_n_7,
      S(3) => power_avg_inferred_i_1235_n_0,
      S(2) => power_avg_inferred_i_1236_n_0,
      S(1) => power_avg_inferred_i_1237_n_0,
      S(0) => power_avg_inferred_i_1238_n_0
    );
power_avg_inferred_i_645: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1222_n_0,
      CO(3) => power_avg_inferred_i_645_n_0,
      CO(2) => power_avg_inferred_i_645_n_1,
      CO(1) => power_avg_inferred_i_645_n_2,
      CO(0) => power_avg_inferred_i_645_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1239_n_4,
      DI(2) => power_avg_inferred_i_1239_n_5,
      DI(1) => power_avg_inferred_i_1239_n_6,
      DI(0) => power_avg_inferred_i_1239_n_7,
      O(3) => power_avg_inferred_i_645_n_4,
      O(2) => power_avg_inferred_i_645_n_5,
      O(1) => power_avg_inferred_i_645_n_6,
      O(0) => power_avg_inferred_i_645_n_7,
      S(3) => power_avg_inferred_i_1240_n_0,
      S(2) => power_avg_inferred_i_1241_n_0,
      S(1) => power_avg_inferred_i_1242_n_0,
      S(0) => power_avg_inferred_i_1243_n_0
    );
power_avg_inferred_i_646: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => power_avg_inferred_i_646_n_0,
      CO(2) => power_avg_inferred_i_646_n_1,
      CO(1) => power_avg_inferred_i_646_n_2,
      CO(0) => power_avg_inferred_i_646_n_3,
      CYINIT => '0',
      DI(3 downto 2) => sum(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3) => power_avg_inferred_i_646_n_4,
      O(2) => power_avg_inferred_i_646_n_5,
      O(1) => power_avg_inferred_i_646_n_6,
      O(0) => NLW_power_avg_inferred_i_646_O_UNCONNECTED(0),
      S(3) => power_avg_inferred_i_1244_n_0,
      S(2) => power_avg_inferred_i_1245_n_0,
      S(1) => power_avg_inferred_i_1246_n_0,
      S(0) => sum(0)
    );
power_avg_inferred_i_647: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1223_n_0,
      CO(3) => power_avg_inferred_i_647_n_0,
      CO(2) => power_avg_inferred_i_647_n_1,
      CO(1) => power_avg_inferred_i_647_n_2,
      CO(0) => power_avg_inferred_i_647_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1247_n_0,
      DI(2) => power_avg_inferred_i_1248_n_0,
      DI(1) => power_avg_inferred_i_1249_n_0,
      DI(0) => power_avg_inferred_i_1250_n_0,
      O(3) => power_avg_inferred_i_647_n_4,
      O(2) => power_avg_inferred_i_647_n_5,
      O(1) => power_avg_inferred_i_647_n_6,
      O(0) => power_avg_inferred_i_647_n_7,
      S(3) => power_avg_inferred_i_1251_n_0,
      S(2) => power_avg_inferred_i_1252_n_0,
      S(1) => power_avg_inferred_i_1253_n_0,
      S(0) => power_avg_inferred_i_1254_n_0
    );
power_avg_inferred_i_648: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1224_n_0,
      CO(3) => power_avg_inferred_i_648_n_0,
      CO(2) => power_avg_inferred_i_648_n_1,
      CO(1) => power_avg_inferred_i_648_n_2,
      CO(0) => power_avg_inferred_i_648_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1061_n_0,
      DI(2) => power_avg_inferred_i_1062_n_0,
      DI(1) => power_avg_inferred_i_1063_n_0,
      DI(0) => power_avg_inferred_i_1064_n_0,
      O(3) => power_avg_inferred_i_648_n_4,
      O(2) => power_avg_inferred_i_648_n_5,
      O(1) => power_avg_inferred_i_648_n_6,
      O(0) => power_avg_inferred_i_648_n_7,
      S(3) => power_avg_inferred_i_1255_n_0,
      S(2) => power_avg_inferred_i_1256_n_0,
      S(1) => power_avg_inferred_i_1257_n_0,
      S(0) => power_avg_inferred_i_1258_n_0
    );
power_avg_inferred_i_649: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1225_n_0,
      CO(3) => power_avg_inferred_i_649_n_0,
      CO(2) => power_avg_inferred_i_649_n_1,
      CO(1) => power_avg_inferred_i_649_n_2,
      CO(0) => power_avg_inferred_i_649_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1069_n_0,
      DI(2) => power_avg_inferred_i_1070_n_0,
      DI(1) => power_avg_inferred_i_1071_n_0,
      DI(0) => power_avg_inferred_i_1072_n_0,
      O(3) => power_avg_inferred_i_649_n_4,
      O(2) => power_avg_inferred_i_649_n_5,
      O(1) => power_avg_inferred_i_649_n_6,
      O(0) => power_avg_inferred_i_649_n_7,
      S(3) => power_avg_inferred_i_1259_n_0,
      S(2) => power_avg_inferred_i_1260_n_0,
      S(1) => power_avg_inferred_i_1261_n_0,
      S(0) => power_avg_inferred_i_1262_n_0
    );
power_avg_inferred_i_65: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_148_n_0,
      CO(3) => power_avg_inferred_i_65_n_0,
      CO(2) => power_avg_inferred_i_65_n_1,
      CO(1) => power_avg_inferred_i_65_n_2,
      CO(0) => power_avg_inferred_i_65_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_66_n_4,
      DI(2) => power_avg_inferred_i_66_n_5,
      DI(1) => power_avg_inferred_i_66_n_6,
      DI(0) => power_avg_inferred_i_66_n_7,
      O(3) => power_avg_inferred_i_65_n_4,
      O(2) => power_avg_inferred_i_65_n_5,
      O(1) => power_avg_inferred_i_65_n_6,
      O(0) => power_avg_inferred_i_65_n_7,
      S(3) => power_avg_inferred_i_149_n_0,
      S(2) => power_avg_inferred_i_150_n_0,
      S(1) => power_avg_inferred_i_151_n_0,
      S(0) => power_avg_inferred_i_152_n_0
    );
power_avg_inferred_i_650: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1226_n_0,
      CO(3) => power_avg_inferred_i_650_n_0,
      CO(2) => power_avg_inferred_i_650_n_1,
      CO(1) => power_avg_inferred_i_650_n_2,
      CO(0) => power_avg_inferred_i_650_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_918_n_0,
      DI(2) => power_avg_inferred_i_919_n_0,
      DI(1) => power_avg_inferred_i_920_n_0,
      DI(0) => power_avg_inferred_i_921_n_0,
      O(3) => power_avg_inferred_i_650_n_4,
      O(2) => power_avg_inferred_i_650_n_5,
      O(1) => power_avg_inferred_i_650_n_6,
      O(0) => power_avg_inferred_i_650_n_7,
      S(3) => power_avg_inferred_i_1263_n_0,
      S(2) => power_avg_inferred_i_1264_n_0,
      S(1) => power_avg_inferred_i_1265_n_0,
      S(0) => power_avg_inferred_i_1266_n_0
    );
power_avg_inferred_i_651: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(37),
      O => power_avg_inferred_i_651_n_0
    );
power_avg_inferred_i_652: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(36),
      O => power_avg_inferred_i_652_n_0
    );
power_avg_inferred_i_653: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(35),
      O => power_avg_inferred_i_653_n_0
    );
power_avg_inferred_i_654: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(34),
      O => power_avg_inferred_i_654_n_0
    );
power_avg_inferred_i_655: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(38),
      I3 => power_avg_inferred_i_651_n_0,
      O => power_avg_inferred_i_655_n_0
    );
power_avg_inferred_i_656: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(37),
      I3 => power_avg_inferred_i_652_n_0,
      O => power_avg_inferred_i_656_n_0
    );
power_avg_inferred_i_657: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(36),
      I3 => power_avg_inferred_i_653_n_0,
      O => power_avg_inferred_i_657_n_0
    );
power_avg_inferred_i_658: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(35),
      I3 => power_avg_inferred_i_654_n_0,
      O => power_avg_inferred_i_658_n_0
    );
power_avg_inferred_i_659: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(42),
      I1 => sum(38),
      I2 => sum(40),
      O => power_avg_inferred_i_659_n_0
    );
power_avg_inferred_i_66: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_153_n_0,
      CO(3) => NLW_power_avg_inferred_i_66_CO_UNCONNECTED(3),
      CO(2) => power_avg_inferred_i_66_n_1,
      CO(1) => power_avg_inferred_i_66_n_2,
      CO(0) => power_avg_inferred_i_66_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => power_avg_inferred_i_154_n_0,
      DI(1) => power_avg_inferred_i_155_n_0,
      DI(0) => power_avg_inferred_i_156_n_0,
      O(3) => power_avg_inferred_i_66_n_4,
      O(2) => power_avg_inferred_i_66_n_5,
      O(1) => power_avg_inferred_i_66_n_6,
      O(0) => power_avg_inferred_i_66_n_7,
      S(3) => power_avg_inferred_i_157_n_0,
      S(2) => power_avg_inferred_i_158_n_0,
      S(1) => power_avg_inferred_i_159_n_0,
      S(0) => power_avg_inferred_i_160_n_0
    );
power_avg_inferred_i_660: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(41),
      I1 => sum(37),
      I2 => sum(39),
      O => power_avg_inferred_i_660_n_0
    );
power_avg_inferred_i_661: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(40),
      I1 => sum(36),
      I2 => sum(38),
      O => power_avg_inferred_i_661_n_0
    );
power_avg_inferred_i_662: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(39),
      I1 => sum(35),
      I2 => sum(37),
      O => power_avg_inferred_i_662_n_0
    );
power_avg_inferred_i_663: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(40),
      I1 => sum(38),
      I2 => sum(42),
      I3 => sum(43),
      I4 => sum(39),
      I5 => sum(41),
      O => power_avg_inferred_i_663_n_0
    );
power_avg_inferred_i_664: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(39),
      I1 => sum(37),
      I2 => sum(41),
      I3 => sum(42),
      I4 => sum(38),
      I5 => sum(40),
      O => power_avg_inferred_i_664_n_0
    );
power_avg_inferred_i_665: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(38),
      I1 => sum(36),
      I2 => sum(40),
      I3 => sum(41),
      I4 => sum(37),
      I5 => sum(39),
      O => power_avg_inferred_i_665_n_0
    );
power_avg_inferred_i_666: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(37),
      I1 => sum(35),
      I2 => sum(39),
      I3 => sum(40),
      I4 => sum(36),
      I5 => sum(38),
      O => power_avg_inferred_i_666_n_0
    );
power_avg_inferred_i_667: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(46),
      I1 => sum(44),
      I2 => sum(49),
      O => power_avg_inferred_i_667_n_0
    );
power_avg_inferred_i_668: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(45),
      I1 => sum(43),
      I2 => sum(48),
      O => power_avg_inferred_i_668_n_0
    );
power_avg_inferred_i_669: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(44),
      I1 => sum(42),
      I2 => sum(47),
      O => power_avg_inferred_i_669_n_0
    );
power_avg_inferred_i_67: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_136_n_5,
      I1 => power_avg_inferred_i_137_n_5,
      I2 => power_avg_inferred_i_161_n_4,
      O => power_avg_inferred_i_67_n_0
    );
power_avg_inferred_i_670: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(43),
      I1 => sum(41),
      I2 => sum(46),
      O => power_avg_inferred_i_670_n_0
    );
power_avg_inferred_i_671: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(49),
      I1 => sum(44),
      I2 => sum(46),
      I3 => sum(45),
      I4 => sum(47),
      I5 => sum(50),
      O => power_avg_inferred_i_671_n_0
    );
power_avg_inferred_i_672: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(48),
      I1 => sum(43),
      I2 => sum(45),
      I3 => sum(44),
      I4 => sum(46),
      I5 => sum(49),
      O => power_avg_inferred_i_672_n_0
    );
power_avg_inferred_i_673: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(47),
      I1 => sum(42),
      I2 => sum(44),
      I3 => sum(43),
      I4 => sum(45),
      I5 => sum(48),
      O => power_avg_inferred_i_673_n_0
    );
power_avg_inferred_i_674: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(46),
      I1 => sum(41),
      I2 => sum(43),
      I3 => sum(42),
      I4 => sum(44),
      I5 => sum(47),
      O => power_avg_inferred_i_674_n_0
    );
power_avg_inferred_i_675: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(33),
      O => power_avg_inferred_i_675_n_0
    );
power_avg_inferred_i_676: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(32),
      O => power_avg_inferred_i_676_n_0
    );
power_avg_inferred_i_677: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(31),
      O => power_avg_inferred_i_677_n_0
    );
power_avg_inferred_i_678: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(30),
      O => power_avg_inferred_i_678_n_0
    );
power_avg_inferred_i_679: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(34),
      I3 => power_avg_inferred_i_675_n_0,
      O => power_avg_inferred_i_679_n_0
    );
power_avg_inferred_i_68: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_136_n_6,
      I1 => power_avg_inferred_i_137_n_6,
      I2 => power_avg_inferred_i_161_n_5,
      O => power_avg_inferred_i_68_n_0
    );
power_avg_inferred_i_680: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(33),
      I3 => power_avg_inferred_i_676_n_0,
      O => power_avg_inferred_i_680_n_0
    );
power_avg_inferred_i_681: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(32),
      I3 => power_avg_inferred_i_677_n_0,
      O => power_avg_inferred_i_681_n_0
    );
power_avg_inferred_i_682: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(31),
      I3 => power_avg_inferred_i_678_n_0,
      O => power_avg_inferred_i_682_n_0
    );
power_avg_inferred_i_683: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(38),
      I1 => sum(34),
      I2 => sum(36),
      O => power_avg_inferred_i_683_n_0
    );
power_avg_inferred_i_684: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(37),
      I1 => sum(33),
      I2 => sum(35),
      O => power_avg_inferred_i_684_n_0
    );
power_avg_inferred_i_685: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(36),
      I1 => sum(32),
      I2 => sum(34),
      O => power_avg_inferred_i_685_n_0
    );
power_avg_inferred_i_686: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(35),
      I1 => sum(31),
      I2 => sum(33),
      O => power_avg_inferred_i_686_n_0
    );
power_avg_inferred_i_687: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(36),
      I1 => sum(34),
      I2 => sum(38),
      I3 => sum(39),
      I4 => sum(35),
      I5 => sum(37),
      O => power_avg_inferred_i_687_n_0
    );
power_avg_inferred_i_688: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(35),
      I1 => sum(33),
      I2 => sum(37),
      I3 => sum(38),
      I4 => sum(34),
      I5 => sum(36),
      O => power_avg_inferred_i_688_n_0
    );
power_avg_inferred_i_689: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(34),
      I1 => sum(32),
      I2 => sum(36),
      I3 => sum(37),
      I4 => sum(33),
      I5 => sum(35),
      O => power_avg_inferred_i_689_n_0
    );
power_avg_inferred_i_69: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_136_n_7,
      I1 => power_avg_inferred_i_137_n_7,
      I2 => power_avg_inferred_i_161_n_6,
      O => power_avg_inferred_i_69_n_0
    );
power_avg_inferred_i_690: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(33),
      I1 => sum(31),
      I2 => sum(35),
      I3 => sum(36),
      I4 => sum(32),
      I5 => sum(34),
      O => power_avg_inferred_i_690_n_0
    );
power_avg_inferred_i_691: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(42),
      I1 => sum(40),
      I2 => sum(45),
      O => power_avg_inferred_i_691_n_0
    );
power_avg_inferred_i_692: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(41),
      I1 => sum(39),
      I2 => sum(44),
      O => power_avg_inferred_i_692_n_0
    );
power_avg_inferred_i_693: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(40),
      I1 => sum(38),
      I2 => sum(43),
      O => power_avg_inferred_i_693_n_0
    );
power_avg_inferred_i_694: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(39),
      I1 => sum(37),
      I2 => sum(42),
      O => power_avg_inferred_i_694_n_0
    );
power_avg_inferred_i_695: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(45),
      I1 => sum(40),
      I2 => sum(42),
      I3 => sum(41),
      I4 => sum(43),
      I5 => sum(46),
      O => power_avg_inferred_i_695_n_0
    );
power_avg_inferred_i_696: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(44),
      I1 => sum(39),
      I2 => sum(41),
      I3 => sum(40),
      I4 => sum(42),
      I5 => sum(45),
      O => power_avg_inferred_i_696_n_0
    );
power_avg_inferred_i_697: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(43),
      I1 => sum(38),
      I2 => sum(40),
      I3 => sum(39),
      I4 => sum(41),
      I5 => sum(44),
      O => power_avg_inferred_i_697_n_0
    );
power_avg_inferred_i_698: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(42),
      I1 => sum(37),
      I2 => sum(39),
      I3 => sum(38),
      I4 => sum(40),
      I5 => sum(43),
      O => power_avg_inferred_i_698_n_0
    );
power_avg_inferred_i_699: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(54),
      I1 => sum(50),
      I2 => sum(52),
      O => power_avg_inferred_i_699_n_0
    );
power_avg_inferred_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => power_avg_inferred_i_37_n_7,
      I1 => power_avg_inferred_i_34_n_2,
      I2 => sum(63),
      I3 => power_avg_inferred_i_35_n_6,
      I4 => power_avg_inferred_i_38_n_6,
      O => power_avg(25)
    );
power_avg_inferred_i_70: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_162_n_4,
      I1 => power_avg_inferred_i_163_n_4,
      I2 => power_avg_inferred_i_161_n_7,
      O => power_avg_inferred_i_70_n_0
    );
power_avg_inferred_i_700: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(53),
      I1 => sum(49),
      I2 => sum(51),
      O => power_avg_inferred_i_700_n_0
    );
power_avg_inferred_i_701: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(52),
      I1 => sum(48),
      I2 => sum(50),
      O => power_avg_inferred_i_701_n_0
    );
power_avg_inferred_i_702: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(51),
      I1 => sum(47),
      I2 => sum(49),
      O => power_avg_inferred_i_702_n_0
    );
power_avg_inferred_i_703: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(52),
      I1 => sum(50),
      I2 => sum(54),
      I3 => sum(55),
      I4 => sum(51),
      I5 => sum(53),
      O => power_avg_inferred_i_703_n_0
    );
power_avg_inferred_i_704: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(51),
      I1 => sum(49),
      I2 => sum(53),
      I3 => sum(54),
      I4 => sum(50),
      I5 => sum(52),
      O => power_avg_inferred_i_704_n_0
    );
power_avg_inferred_i_705: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(50),
      I1 => sum(48),
      I2 => sum(52),
      I3 => sum(53),
      I4 => sum(49),
      I5 => sum(51),
      O => power_avg_inferred_i_705_n_0
    );
power_avg_inferred_i_706: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(49),
      I1 => sum(47),
      I2 => sum(51),
      I3 => sum(52),
      I4 => sum(48),
      I5 => sum(50),
      O => power_avg_inferred_i_706_n_0
    );
power_avg_inferred_i_707: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(58),
      I1 => sum(56),
      I2 => sum(61),
      O => power_avg_inferred_i_707_n_0
    );
power_avg_inferred_i_708: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(57),
      I1 => sum(55),
      I2 => sum(60),
      O => power_avg_inferred_i_708_n_0
    );
power_avg_inferred_i_709: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(56),
      I1 => sum(54),
      I2 => sum(59),
      O => power_avg_inferred_i_709_n_0
    );
power_avg_inferred_i_71: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_136_n_4,
      I1 => power_avg_inferred_i_137_n_4,
      I2 => power_avg_inferred_i_135_n_7,
      I3 => power_avg_inferred_i_67_n_0,
      O => power_avg_inferred_i_71_n_0
    );
power_avg_inferred_i_710: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(55),
      I1 => sum(53),
      I2 => sum(58),
      O => power_avg_inferred_i_710_n_0
    );
power_avg_inferred_i_711: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(61),
      I1 => sum(56),
      I2 => sum(58),
      I3 => sum(57),
      I4 => sum(59),
      I5 => sum(62),
      O => power_avg_inferred_i_711_n_0
    );
power_avg_inferred_i_712: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(60),
      I1 => sum(55),
      I2 => sum(57),
      I3 => sum(56),
      I4 => sum(58),
      I5 => sum(61),
      O => power_avg_inferred_i_712_n_0
    );
power_avg_inferred_i_713: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(59),
      I1 => sum(54),
      I2 => sum(56),
      I3 => sum(55),
      I4 => sum(57),
      I5 => sum(60),
      O => power_avg_inferred_i_713_n_0
    );
power_avg_inferred_i_714: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(58),
      I1 => sum(53),
      I2 => sum(55),
      I3 => sum(54),
      I4 => sum(56),
      I5 => sum(59),
      O => power_avg_inferred_i_714_n_0
    );
power_avg_inferred_i_715: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sum(63),
      I1 => sum(61),
      O => power_avg_inferred_i_715_n_0
    );
power_avg_inferred_i_716: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sum(62),
      I1 => sum(60),
      O => power_avg_inferred_i_716_n_0
    );
power_avg_inferred_i_717: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(63),
      I1 => sum(59),
      I2 => sum(61),
      O => power_avg_inferred_i_717_n_0
    );
power_avg_inferred_i_718: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum(62),
      I1 => sum(63),
      O => power_avg_inferred_i_718_n_0
    );
power_avg_inferred_i_719: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => sum(61),
      I1 => sum(63),
      I2 => sum(62),
      O => power_avg_inferred_i_719_n_0
    );
power_avg_inferred_i_72: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_136_n_5,
      I1 => power_avg_inferred_i_137_n_5,
      I2 => power_avg_inferred_i_161_n_4,
      I3 => power_avg_inferred_i_68_n_0,
      O => power_avg_inferred_i_72_n_0
    );
power_avg_inferred_i_720: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => sum(60),
      I1 => sum(62),
      I2 => sum(61),
      I3 => sum(63),
      O => power_avg_inferred_i_720_n_0
    );
power_avg_inferred_i_721: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => sum(61),
      I1 => sum(59),
      I2 => sum(63),
      I3 => sum(60),
      I4 => sum(62),
      O => power_avg_inferred_i_721_n_0
    );
power_avg_inferred_i_722: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(50),
      I1 => sum(46),
      I2 => sum(48),
      O => power_avg_inferred_i_722_n_0
    );
power_avg_inferred_i_723: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(49),
      I1 => sum(45),
      I2 => sum(47),
      O => power_avg_inferred_i_723_n_0
    );
power_avg_inferred_i_724: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(48),
      I1 => sum(44),
      I2 => sum(46),
      O => power_avg_inferred_i_724_n_0
    );
power_avg_inferred_i_725: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(47),
      I1 => sum(43),
      I2 => sum(45),
      O => power_avg_inferred_i_725_n_0
    );
power_avg_inferred_i_726: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(48),
      I1 => sum(46),
      I2 => sum(50),
      I3 => sum(51),
      I4 => sum(47),
      I5 => sum(49),
      O => power_avg_inferred_i_726_n_0
    );
power_avg_inferred_i_727: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(47),
      I1 => sum(45),
      I2 => sum(49),
      I3 => sum(50),
      I4 => sum(46),
      I5 => sum(48),
      O => power_avg_inferred_i_727_n_0
    );
power_avg_inferred_i_728: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(46),
      I1 => sum(44),
      I2 => sum(48),
      I3 => sum(49),
      I4 => sum(45),
      I5 => sum(47),
      O => power_avg_inferred_i_728_n_0
    );
power_avg_inferred_i_729: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(45),
      I1 => sum(43),
      I2 => sum(47),
      I3 => sum(48),
      I4 => sum(44),
      I5 => sum(46),
      O => power_avg_inferred_i_729_n_0
    );
power_avg_inferred_i_73: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_136_n_6,
      I1 => power_avg_inferred_i_137_n_6,
      I2 => power_avg_inferred_i_161_n_5,
      I3 => power_avg_inferred_i_69_n_0,
      O => power_avg_inferred_i_73_n_0
    );
power_avg_inferred_i_730: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(54),
      I1 => sum(52),
      I2 => sum(57),
      O => power_avg_inferred_i_730_n_0
    );
power_avg_inferred_i_731: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(53),
      I1 => sum(51),
      I2 => sum(56),
      O => power_avg_inferred_i_731_n_0
    );
power_avg_inferred_i_732: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(52),
      I1 => sum(50),
      I2 => sum(55),
      O => power_avg_inferred_i_732_n_0
    );
power_avg_inferred_i_733: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(51),
      I1 => sum(49),
      I2 => sum(54),
      O => power_avg_inferred_i_733_n_0
    );
power_avg_inferred_i_734: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(57),
      I1 => sum(52),
      I2 => sum(54),
      I3 => sum(53),
      I4 => sum(55),
      I5 => sum(58),
      O => power_avg_inferred_i_734_n_0
    );
power_avg_inferred_i_735: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(56),
      I1 => sum(51),
      I2 => sum(53),
      I3 => sum(52),
      I4 => sum(54),
      I5 => sum(57),
      O => power_avg_inferred_i_735_n_0
    );
power_avg_inferred_i_736: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(55),
      I1 => sum(50),
      I2 => sum(52),
      I3 => sum(51),
      I4 => sum(53),
      I5 => sum(56),
      O => power_avg_inferred_i_736_n_0
    );
power_avg_inferred_i_737: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(54),
      I1 => sum(49),
      I2 => sum(51),
      I3 => sum(50),
      I4 => sum(52),
      I5 => sum(55),
      O => power_avg_inferred_i_737_n_0
    );
power_avg_inferred_i_738: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(62),
      I1 => sum(58),
      I2 => sum(60),
      O => power_avg_inferred_i_738_n_0
    );
power_avg_inferred_i_739: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(61),
      I1 => sum(57),
      I2 => sum(59),
      O => power_avg_inferred_i_739_n_0
    );
power_avg_inferred_i_74: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_136_n_7,
      I1 => power_avg_inferred_i_137_n_7,
      I2 => power_avg_inferred_i_161_n_6,
      I3 => power_avg_inferred_i_70_n_0,
      O => power_avg_inferred_i_74_n_0
    );
power_avg_inferred_i_740: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(60),
      I1 => sum(56),
      I2 => sum(58),
      O => power_avg_inferred_i_740_n_0
    );
power_avg_inferred_i_741: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(59),
      I1 => sum(55),
      I2 => sum(57),
      O => power_avg_inferred_i_741_n_0
    );
power_avg_inferred_i_742: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(60),
      I1 => sum(58),
      I2 => sum(62),
      I3 => sum(63),
      I4 => sum(59),
      I5 => sum(61),
      O => power_avg_inferred_i_742_n_0
    );
power_avg_inferred_i_743: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(59),
      I1 => sum(57),
      I2 => sum(61),
      I3 => sum(62),
      I4 => sum(58),
      I5 => sum(60),
      O => power_avg_inferred_i_743_n_0
    );
power_avg_inferred_i_744: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(58),
      I1 => sum(56),
      I2 => sum(60),
      I3 => sum(61),
      I4 => sum(57),
      I5 => sum(59),
      O => power_avg_inferred_i_744_n_0
    );
power_avg_inferred_i_745: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(57),
      I1 => sum(55),
      I2 => sum(59),
      I3 => sum(60),
      I4 => sum(56),
      I5 => sum(58),
      O => power_avg_inferred_i_745_n_0
    );
power_avg_inferred_i_746: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sum(61),
      I1 => sum(63),
      O => power_avg_inferred_i_746_n_0
    );
power_avg_inferred_i_747: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sum(63),
      O => power_avg_inferred_i_747_n_0
    );
power_avg_inferred_i_748: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum(62),
      I1 => sum(63),
      O => power_avg_inferred_i_748_n_0
    );
power_avg_inferred_i_749: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => sum(63),
      I1 => sum(61),
      I2 => sum(62),
      O => power_avg_inferred_i_749_n_0
    );
power_avg_inferred_i_75: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_162_n_5,
      I1 => power_avg_inferred_i_163_n_5,
      I2 => power_avg_inferred_i_164_n_4,
      O => power_avg_inferred_i_75_n_0
    );
power_avg_inferred_i_750: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sum(63),
      O => power_avg_inferred_i_750_n_0
    );
power_avg_inferred_i_751: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sum(61),
      I1 => sum(63),
      O => power_avg_inferred_i_751_n_0
    );
power_avg_inferred_i_752: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sum(63),
      O => power_avg_inferred_i_752_n_0
    );
power_avg_inferred_i_753: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum(62),
      I1 => sum(63),
      O => power_avg_inferred_i_753_n_0
    );
power_avg_inferred_i_754: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => sum(63),
      I1 => sum(61),
      I2 => sum(62),
      O => power_avg_inferred_i_754_n_0
    );
power_avg_inferred_i_755: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(29),
      O => power_avg_inferred_i_755_n_0
    );
power_avg_inferred_i_756: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(28),
      O => power_avg_inferred_i_756_n_0
    );
power_avg_inferred_i_757: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(27),
      O => power_avg_inferred_i_757_n_0
    );
power_avg_inferred_i_758: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(26),
      O => power_avg_inferred_i_758_n_0
    );
power_avg_inferred_i_759: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(30),
      I3 => power_avg_inferred_i_755_n_0,
      O => power_avg_inferred_i_759_n_0
    );
power_avg_inferred_i_76: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_162_n_6,
      I1 => power_avg_inferred_i_163_n_6,
      I2 => power_avg_inferred_i_164_n_5,
      O => power_avg_inferred_i_76_n_0
    );
power_avg_inferred_i_760: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(29),
      I3 => power_avg_inferred_i_756_n_0,
      O => power_avg_inferred_i_760_n_0
    );
power_avg_inferred_i_761: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(28),
      I3 => power_avg_inferred_i_757_n_0,
      O => power_avg_inferred_i_761_n_0
    );
power_avg_inferred_i_762: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(27),
      I3 => power_avg_inferred_i_758_n_0,
      O => power_avg_inferred_i_762_n_0
    );
power_avg_inferred_i_763: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(34),
      I1 => sum(30),
      I2 => sum(32),
      O => power_avg_inferred_i_763_n_0
    );
power_avg_inferred_i_764: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(33),
      I1 => sum(29),
      I2 => sum(31),
      O => power_avg_inferred_i_764_n_0
    );
power_avg_inferred_i_765: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(32),
      I1 => sum(28),
      I2 => sum(30),
      O => power_avg_inferred_i_765_n_0
    );
power_avg_inferred_i_766: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(31),
      I1 => sum(27),
      I2 => sum(29),
      O => power_avg_inferred_i_766_n_0
    );
power_avg_inferred_i_767: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(32),
      I1 => sum(30),
      I2 => sum(34),
      I3 => sum(35),
      I4 => sum(31),
      I5 => sum(33),
      O => power_avg_inferred_i_767_n_0
    );
power_avg_inferred_i_768: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(31),
      I1 => sum(29),
      I2 => sum(33),
      I3 => sum(34),
      I4 => sum(30),
      I5 => sum(32),
      O => power_avg_inferred_i_768_n_0
    );
power_avg_inferred_i_769: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(30),
      I1 => sum(28),
      I2 => sum(32),
      I3 => sum(33),
      I4 => sum(29),
      I5 => sum(31),
      O => power_avg_inferred_i_769_n_0
    );
power_avg_inferred_i_77: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_162_n_7,
      I1 => power_avg_inferred_i_163_n_7,
      I2 => power_avg_inferred_i_164_n_6,
      O => power_avg_inferred_i_77_n_0
    );
power_avg_inferred_i_770: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(29),
      I1 => sum(27),
      I2 => sum(31),
      I3 => sum(32),
      I4 => sum(28),
      I5 => sum(30),
      O => power_avg_inferred_i_770_n_0
    );
power_avg_inferred_i_771: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(38),
      I1 => sum(36),
      I2 => sum(41),
      O => power_avg_inferred_i_771_n_0
    );
power_avg_inferred_i_772: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(37),
      I1 => sum(35),
      I2 => sum(40),
      O => power_avg_inferred_i_772_n_0
    );
power_avg_inferred_i_773: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(36),
      I1 => sum(34),
      I2 => sum(39),
      O => power_avg_inferred_i_773_n_0
    );
power_avg_inferred_i_774: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(35),
      I1 => sum(33),
      I2 => sum(38),
      O => power_avg_inferred_i_774_n_0
    );
power_avg_inferred_i_775: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(41),
      I1 => sum(36),
      I2 => sum(38),
      I3 => sum(37),
      I4 => sum(39),
      I5 => sum(42),
      O => power_avg_inferred_i_775_n_0
    );
power_avg_inferred_i_776: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(40),
      I1 => sum(35),
      I2 => sum(37),
      I3 => sum(36),
      I4 => sum(38),
      I5 => sum(41),
      O => power_avg_inferred_i_776_n_0
    );
power_avg_inferred_i_777: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(39),
      I1 => sum(34),
      I2 => sum(36),
      I3 => sum(35),
      I4 => sum(37),
      I5 => sum(40),
      O => power_avg_inferred_i_777_n_0
    );
power_avg_inferred_i_778: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(38),
      I1 => sum(33),
      I2 => sum(35),
      I3 => sum(34),
      I4 => sum(36),
      I5 => sum(39),
      O => power_avg_inferred_i_778_n_0
    );
power_avg_inferred_i_779: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(46),
      I1 => sum(42),
      I2 => sum(44),
      O => power_avg_inferred_i_779_n_0
    );
power_avg_inferred_i_78: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_165_n_4,
      I1 => power_avg_inferred_i_166_n_4,
      I2 => power_avg_inferred_i_164_n_7,
      O => power_avg_inferred_i_78_n_0
    );
power_avg_inferred_i_780: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(45),
      I1 => sum(41),
      I2 => sum(43),
      O => power_avg_inferred_i_780_n_0
    );
power_avg_inferred_i_781: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(44),
      I1 => sum(40),
      I2 => sum(42),
      O => power_avg_inferred_i_781_n_0
    );
power_avg_inferred_i_782: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(43),
      I1 => sum(39),
      I2 => sum(41),
      O => power_avg_inferred_i_782_n_0
    );
power_avg_inferred_i_783: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(44),
      I1 => sum(42),
      I2 => sum(46),
      I3 => sum(47),
      I4 => sum(43),
      I5 => sum(45),
      O => power_avg_inferred_i_783_n_0
    );
power_avg_inferred_i_784: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(43),
      I1 => sum(41),
      I2 => sum(45),
      I3 => sum(46),
      I4 => sum(42),
      I5 => sum(44),
      O => power_avg_inferred_i_784_n_0
    );
power_avg_inferred_i_785: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(42),
      I1 => sum(40),
      I2 => sum(44),
      I3 => sum(45),
      I4 => sum(41),
      I5 => sum(43),
      O => power_avg_inferred_i_785_n_0
    );
power_avg_inferred_i_786: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(41),
      I1 => sum(39),
      I2 => sum(43),
      I3 => sum(44),
      I4 => sum(40),
      I5 => sum(42),
      O => power_avg_inferred_i_786_n_0
    );
power_avg_inferred_i_787: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(50),
      I1 => sum(48),
      I2 => sum(53),
      O => power_avg_inferred_i_787_n_0
    );
power_avg_inferred_i_788: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(49),
      I1 => sum(47),
      I2 => sum(52),
      O => power_avg_inferred_i_788_n_0
    );
power_avg_inferred_i_789: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(48),
      I1 => sum(46),
      I2 => sum(51),
      O => power_avg_inferred_i_789_n_0
    );
power_avg_inferred_i_79: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_162_n_4,
      I1 => power_avg_inferred_i_163_n_4,
      I2 => power_avg_inferred_i_161_n_7,
      I3 => power_avg_inferred_i_75_n_0,
      O => power_avg_inferred_i_79_n_0
    );
power_avg_inferred_i_790: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(47),
      I1 => sum(45),
      I2 => sum(50),
      O => power_avg_inferred_i_790_n_0
    );
power_avg_inferred_i_791: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(53),
      I1 => sum(48),
      I2 => sum(50),
      I3 => sum(49),
      I4 => sum(51),
      I5 => sum(54),
      O => power_avg_inferred_i_791_n_0
    );
power_avg_inferred_i_792: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(52),
      I1 => sum(47),
      I2 => sum(49),
      I3 => sum(48),
      I4 => sum(50),
      I5 => sum(53),
      O => power_avg_inferred_i_792_n_0
    );
power_avg_inferred_i_793: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(51),
      I1 => sum(46),
      I2 => sum(48),
      I3 => sum(47),
      I4 => sum(49),
      I5 => sum(52),
      O => power_avg_inferred_i_793_n_0
    );
power_avg_inferred_i_794: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(50),
      I1 => sum(45),
      I2 => sum(47),
      I3 => sum(46),
      I4 => sum(48),
      I5 => sum(51),
      O => power_avg_inferred_i_794_n_0
    );
power_avg_inferred_i_795: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(58),
      I1 => sum(54),
      I2 => sum(56),
      O => power_avg_inferred_i_795_n_0
    );
power_avg_inferred_i_796: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(57),
      I1 => sum(53),
      I2 => sum(55),
      O => power_avg_inferred_i_796_n_0
    );
power_avg_inferred_i_797: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(56),
      I1 => sum(52),
      I2 => sum(54),
      O => power_avg_inferred_i_797_n_0
    );
power_avg_inferred_i_798: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(55),
      I1 => sum(51),
      I2 => sum(53),
      O => power_avg_inferred_i_798_n_0
    );
power_avg_inferred_i_799: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(56),
      I1 => sum(54),
      I2 => sum(58),
      I3 => sum(59),
      I4 => sum(55),
      I5 => sum(57),
      O => power_avg_inferred_i_799_n_0
    );
power_avg_inferred_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => power_avg_inferred_i_39_n_4,
      I1 => power_avg_inferred_i_34_n_2,
      I2 => sum(63),
      I3 => power_avg_inferred_i_35_n_6,
      I4 => power_avg_inferred_i_38_n_7,
      O => power_avg(24)
    );
power_avg_inferred_i_80: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_162_n_5,
      I1 => power_avg_inferred_i_163_n_5,
      I2 => power_avg_inferred_i_164_n_4,
      I3 => power_avg_inferred_i_76_n_0,
      O => power_avg_inferred_i_80_n_0
    );
power_avg_inferred_i_800: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(55),
      I1 => sum(53),
      I2 => sum(57),
      I3 => sum(58),
      I4 => sum(54),
      I5 => sum(56),
      O => power_avg_inferred_i_800_n_0
    );
power_avg_inferred_i_801: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(54),
      I1 => sum(52),
      I2 => sum(56),
      I3 => sum(57),
      I4 => sum(53),
      I5 => sum(55),
      O => power_avg_inferred_i_801_n_0
    );
power_avg_inferred_i_802: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(53),
      I1 => sum(51),
      I2 => sum(55),
      I3 => sum(56),
      I4 => sum(52),
      I5 => sum(54),
      O => power_avg_inferred_i_802_n_0
    );
power_avg_inferred_i_803: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1269_n_0,
      CO(3) => power_avg_inferred_i_803_n_0,
      CO(2) => power_avg_inferred_i_803_n_1,
      CO(1) => power_avg_inferred_i_803_n_2,
      CO(0) => power_avg_inferred_i_803_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1270_n_0,
      DI(2) => power_avg_inferred_i_1271_n_0,
      DI(1) => power_avg_inferred_i_1272_n_0,
      DI(0) => power_avg_inferred_i_1273_n_0,
      O(3 downto 0) => NLW_power_avg_inferred_i_803_O_UNCONNECTED(3 downto 0),
      S(3) => power_avg_inferred_i_1274_n_0,
      S(2) => power_avg_inferred_i_1275_n_0,
      S(1) => power_avg_inferred_i_1276_n_0,
      S(0) => power_avg_inferred_i_1277_n_0
    );
power_avg_inferred_i_804: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_501_n_5,
      I1 => sum(48),
      O => power_avg_inferred_i_804_n_0
    );
power_avg_inferred_i_805: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_501_n_6,
      I1 => sum(47),
      O => power_avg_inferred_i_805_n_0
    );
power_avg_inferred_i_806: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_501_n_7,
      I1 => sum(46),
      O => power_avg_inferred_i_806_n_0
    );
power_avg_inferred_i_807: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => power_avg_inferred_i_812_n_4,
      I1 => sum(45),
      O => power_avg_inferred_i_807_n_0
    );
power_avg_inferred_i_808: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(48),
      I1 => power_avg_inferred_i_501_n_5,
      I2 => power_avg_inferred_i_501_n_4,
      I3 => sum(49),
      O => power_avg_inferred_i_808_n_0
    );
power_avg_inferred_i_809: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(47),
      I1 => power_avg_inferred_i_501_n_6,
      I2 => power_avg_inferred_i_501_n_5,
      I3 => sum(48),
      O => power_avg_inferred_i_809_n_0
    );
power_avg_inferred_i_81: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_162_n_6,
      I1 => power_avg_inferred_i_163_n_6,
      I2 => power_avg_inferred_i_164_n_5,
      I3 => power_avg_inferred_i_77_n_0,
      O => power_avg_inferred_i_81_n_0
    );
power_avg_inferred_i_810: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(46),
      I1 => power_avg_inferred_i_501_n_7,
      I2 => power_avg_inferred_i_501_n_6,
      I3 => sum(47),
      O => power_avg_inferred_i_810_n_0
    );
power_avg_inferred_i_811: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(45),
      I1 => power_avg_inferred_i_812_n_4,
      I2 => power_avg_inferred_i_501_n_7,
      I3 => sum(46),
      O => power_avg_inferred_i_811_n_0
    );
power_avg_inferred_i_812: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1278_n_0,
      CO(3) => power_avg_inferred_i_812_n_0,
      CO(2) => power_avg_inferred_i_812_n_1,
      CO(1) => power_avg_inferred_i_812_n_2,
      CO(0) => power_avg_inferred_i_812_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_817_n_4,
      DI(2) => power_avg_inferred_i_817_n_5,
      DI(1) => power_avg_inferred_i_817_n_6,
      DI(0) => power_avg_inferred_i_817_n_7,
      O(3) => power_avg_inferred_i_812_n_4,
      O(2) => power_avg_inferred_i_812_n_5,
      O(1) => power_avg_inferred_i_812_n_6,
      O(0) => power_avg_inferred_i_812_n_7,
      S(3) => power_avg_inferred_i_1279_n_0,
      S(2) => power_avg_inferred_i_1280_n_0,
      S(1) => power_avg_inferred_i_1281_n_0,
      S(0) => power_avg_inferred_i_1282_n_0
    );
power_avg_inferred_i_813: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_506_n_4,
      I1 => power_avg_inferred_i_506_n_6,
      O => power_avg_inferred_i_813_n_0
    );
power_avg_inferred_i_814: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_506_n_5,
      I1 => power_avg_inferred_i_506_n_7,
      O => power_avg_inferred_i_814_n_0
    );
power_avg_inferred_i_815: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_506_n_6,
      I1 => power_avg_inferred_i_817_n_4,
      O => power_avg_inferred_i_815_n_0
    );
power_avg_inferred_i_816: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => power_avg_inferred_i_506_n_7,
      I1 => power_avg_inferred_i_817_n_5,
      O => power_avg_inferred_i_816_n_0
    );
power_avg_inferred_i_817: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1283_n_0,
      CO(3) => power_avg_inferred_i_817_n_0,
      CO(2) => power_avg_inferred_i_817_n_1,
      CO(1) => power_avg_inferred_i_817_n_2,
      CO(0) => power_avg_inferred_i_817_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1284_n_0,
      DI(2) => power_avg_inferred_i_1285_n_0,
      DI(1) => power_avg_inferred_i_1286_n_0,
      DI(0) => power_avg_inferred_i_1287_n_0,
      O(3) => power_avg_inferred_i_817_n_4,
      O(2) => power_avg_inferred_i_817_n_5,
      O(1) => power_avg_inferred_i_817_n_6,
      O(0) => power_avg_inferred_i_817_n_7,
      S(3) => power_avg_inferred_i_1288_n_0,
      S(2) => power_avg_inferred_i_1289_n_0,
      S(1) => power_avg_inferred_i_1290_n_0,
      S(0) => power_avg_inferred_i_1291_n_0
    );
power_avg_inferred_i_818: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_827_n_5,
      I1 => power_avg_inferred_i_828_n_5,
      I2 => power_avg_inferred_i_1292_n_4,
      O => power_avg_inferred_i_818_n_0
    );
power_avg_inferred_i_819: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_827_n_6,
      I1 => power_avg_inferred_i_828_n_6,
      I2 => power_avg_inferred_i_1292_n_5,
      O => power_avg_inferred_i_819_n_0
    );
power_avg_inferred_i_82: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_162_n_7,
      I1 => power_avg_inferred_i_163_n_7,
      I2 => power_avg_inferred_i_164_n_6,
      I3 => power_avg_inferred_i_78_n_0,
      O => power_avg_inferred_i_82_n_0
    );
power_avg_inferred_i_820: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_827_n_7,
      I1 => power_avg_inferred_i_828_n_7,
      I2 => power_avg_inferred_i_1292_n_6,
      O => power_avg_inferred_i_820_n_0
    );
power_avg_inferred_i_821: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1293_n_4,
      I1 => power_avg_inferred_i_1294_n_4,
      I2 => power_avg_inferred_i_1292_n_7,
      O => power_avg_inferred_i_821_n_0
    );
power_avg_inferred_i_822: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_827_n_4,
      I1 => power_avg_inferred_i_828_n_4,
      I2 => power_avg_inferred_i_826_n_7,
      I3 => power_avg_inferred_i_818_n_0,
      O => power_avg_inferred_i_822_n_0
    );
power_avg_inferred_i_823: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_827_n_5,
      I1 => power_avg_inferred_i_828_n_5,
      I2 => power_avg_inferred_i_1292_n_4,
      I3 => power_avg_inferred_i_819_n_0,
      O => power_avg_inferred_i_823_n_0
    );
power_avg_inferred_i_824: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_827_n_6,
      I1 => power_avg_inferred_i_828_n_6,
      I2 => power_avg_inferred_i_1292_n_5,
      I3 => power_avg_inferred_i_820_n_0,
      O => power_avg_inferred_i_824_n_0
    );
power_avg_inferred_i_825: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_827_n_7,
      I1 => power_avg_inferred_i_828_n_7,
      I2 => power_avg_inferred_i_1292_n_6,
      I3 => power_avg_inferred_i_821_n_0,
      O => power_avg_inferred_i_825_n_0
    );
power_avg_inferred_i_826: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1292_n_0,
      CO(3) => power_avg_inferred_i_826_n_0,
      CO(2) => power_avg_inferred_i_826_n_1,
      CO(1) => power_avg_inferred_i_826_n_2,
      CO(0) => power_avg_inferred_i_826_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_210_n_0,
      DI(2) => power_avg_inferred_i_210_n_0,
      DI(1) => power_avg_inferred_i_210_n_0,
      DI(0) => power_avg_inferred_i_210_n_0,
      O(3) => power_avg_inferred_i_826_n_4,
      O(2) => power_avg_inferred_i_826_n_5,
      O(1) => power_avg_inferred_i_826_n_6,
      O(0) => power_avg_inferred_i_826_n_7,
      S(3) => power_avg_inferred_i_1295_n_0,
      S(2) => power_avg_inferred_i_1296_n_0,
      S(1) => power_avg_inferred_i_1297_n_0,
      S(0) => power_avg_inferred_i_1298_n_0
    );
power_avg_inferred_i_827: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1293_n_0,
      CO(3) => power_avg_inferred_i_827_n_0,
      CO(2) => power_avg_inferred_i_827_n_1,
      CO(1) => power_avg_inferred_i_827_n_2,
      CO(0) => power_avg_inferred_i_827_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1299_n_0,
      DI(2) => power_avg_inferred_i_1300_n_0,
      DI(1) => power_avg_inferred_i_1301_n_0,
      DI(0) => power_avg_inferred_i_1302_n_0,
      O(3) => power_avg_inferred_i_827_n_4,
      O(2) => power_avg_inferred_i_827_n_5,
      O(1) => power_avg_inferred_i_827_n_6,
      O(0) => power_avg_inferred_i_827_n_7,
      S(3) => power_avg_inferred_i_1303_n_0,
      S(2) => power_avg_inferred_i_1304_n_0,
      S(1) => power_avg_inferred_i_1305_n_0,
      S(0) => power_avg_inferred_i_1306_n_0
    );
power_avg_inferred_i_828: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1294_n_0,
      CO(3) => power_avg_inferred_i_828_n_0,
      CO(2) => power_avg_inferred_i_828_n_1,
      CO(1) => power_avg_inferred_i_828_n_2,
      CO(0) => power_avg_inferred_i_828_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1307_n_0,
      DI(2) => power_avg_inferred_i_1308_n_0,
      DI(1) => power_avg_inferred_i_1309_n_0,
      DI(0) => power_avg_inferred_i_1310_n_0,
      O(3) => power_avg_inferred_i_828_n_4,
      O(2) => power_avg_inferred_i_828_n_5,
      O(1) => power_avg_inferred_i_828_n_6,
      O(0) => power_avg_inferred_i_828_n_7,
      S(3) => power_avg_inferred_i_1311_n_0,
      S(2) => power_avg_inferred_i_1312_n_0,
      S(1) => power_avg_inferred_i_1313_n_0,
      S(0) => power_avg_inferred_i_1314_n_0
    );
power_avg_inferred_i_829: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_210_n_0,
      I1 => power_avg_inferred_i_484_n_2,
      I2 => power_avg_inferred_i_483_n_0,
      I3 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_829_n_0
    );
power_avg_inferred_i_83: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_165_n_5,
      I1 => power_avg_inferred_i_166_n_5,
      I2 => power_avg_inferred_i_167_n_4,
      O => power_avg_inferred_i_83_n_0
    );
power_avg_inferred_i_830: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_210_n_0,
      I1 => power_avg_inferred_i_484_n_2,
      I2 => power_avg_inferred_i_483_n_0,
      I3 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_830_n_0
    );
power_avg_inferred_i_831: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_210_n_0,
      I1 => power_avg_inferred_i_484_n_2,
      I2 => power_avg_inferred_i_483_n_0,
      I3 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_831_n_0
    );
power_avg_inferred_i_832: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_210_n_0,
      I1 => power_avg_inferred_i_484_n_2,
      I2 => power_avg_inferred_i_483_n_0,
      I3 => power_avg_inferred_i_485_n_0,
      O => power_avg_inferred_i_832_n_0
    );
power_avg_inferred_i_833: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_853_n_7,
      I1 => power_avg_inferred_i_854_n_7,
      I2 => power_avg_inferred_i_847_n_7,
      O => power_avg_inferred_i_833_n_0
    );
power_avg_inferred_i_834: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1315_n_4,
      I1 => power_avg_inferred_i_1316_n_4,
      I2 => power_avg_inferred_i_1317_n_4,
      O => power_avg_inferred_i_834_n_0
    );
power_avg_inferred_i_835: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1315_n_5,
      I1 => power_avg_inferred_i_1316_n_5,
      I2 => power_avg_inferred_i_1317_n_5,
      O => power_avg_inferred_i_835_n_0
    );
power_avg_inferred_i_836: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_1315_n_6,
      I1 => power_avg_inferred_i_1316_n_6,
      I2 => power_avg_inferred_i_1317_n_6,
      O => power_avg_inferred_i_836_n_0
    );
power_avg_inferred_i_837: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_853_n_6,
      I1 => power_avg_inferred_i_854_n_6,
      I2 => power_avg_inferred_i_847_n_6,
      I3 => power_avg_inferred_i_833_n_0,
      O => power_avg_inferred_i_837_n_0
    );
power_avg_inferred_i_838: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_853_n_7,
      I1 => power_avg_inferred_i_854_n_7,
      I2 => power_avg_inferred_i_847_n_7,
      I3 => power_avg_inferred_i_834_n_0,
      O => power_avg_inferred_i_838_n_0
    );
power_avg_inferred_i_839: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1315_n_4,
      I1 => power_avg_inferred_i_1316_n_4,
      I2 => power_avg_inferred_i_1317_n_4,
      I3 => power_avg_inferred_i_835_n_0,
      O => power_avg_inferred_i_839_n_0
    );
power_avg_inferred_i_84: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_165_n_6,
      I1 => power_avg_inferred_i_166_n_6,
      I2 => power_avg_inferred_i_167_n_5,
      O => power_avg_inferred_i_84_n_0
    );
power_avg_inferred_i_840: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1315_n_5,
      I1 => power_avg_inferred_i_1316_n_5,
      I2 => power_avg_inferred_i_1317_n_5,
      I3 => power_avg_inferred_i_836_n_0,
      O => power_avg_inferred_i_840_n_0
    );
power_avg_inferred_i_841: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_525_n_0,
      I1 => power_avg_inferred_i_851_n_0,
      I2 => power_avg_inferred_i_850_n_2,
      I3 => power_avg_inferred_i_852_n_2,
      O => power_avg_inferred_i_841_n_0
    );
power_avg_inferred_i_842: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_525_n_0,
      I1 => power_avg_inferred_i_851_n_0,
      I2 => power_avg_inferred_i_850_n_2,
      I3 => power_avg_inferred_i_852_n_2,
      O => power_avg_inferred_i_842_n_0
    );
power_avg_inferred_i_843: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_525_n_0,
      I1 => power_avg_inferred_i_851_n_0,
      I2 => power_avg_inferred_i_850_n_2,
      I3 => power_avg_inferred_i_852_n_2,
      O => power_avg_inferred_i_843_n_0
    );
power_avg_inferred_i_844: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_525_n_0,
      I1 => power_avg_inferred_i_851_n_0,
      I2 => power_avg_inferred_i_850_n_2,
      I3 => power_avg_inferred_i_852_n_2,
      O => power_avg_inferred_i_844_n_0
    );
power_avg_inferred_i_845: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_853_n_0,
      CO(3) => power_avg_inferred_i_845_n_0,
      CO(2) => power_avg_inferred_i_845_n_1,
      CO(1) => power_avg_inferred_i_845_n_2,
      CO(0) => power_avg_inferred_i_845_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1318_n_0,
      DI(2) => power_avg_inferred_i_1319_n_0,
      DI(1) => power_avg_inferred_i_1320_n_0,
      DI(0) => power_avg_inferred_i_1321_n_0,
      O(3) => power_avg_inferred_i_845_n_4,
      O(2) => power_avg_inferred_i_845_n_5,
      O(1) => power_avg_inferred_i_845_n_6,
      O(0) => power_avg_inferred_i_845_n_7,
      S(3) => power_avg_inferred_i_1322_n_0,
      S(2) => power_avg_inferred_i_1323_n_0,
      S(1) => power_avg_inferred_i_1324_n_0,
      S(0) => power_avg_inferred_i_1325_n_0
    );
power_avg_inferred_i_846: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_854_n_0,
      CO(3) => power_avg_inferred_i_846_n_0,
      CO(2) => power_avg_inferred_i_846_n_1,
      CO(1) => power_avg_inferred_i_846_n_2,
      CO(0) => power_avg_inferred_i_846_n_3,
      CYINIT => '0',
      DI(3) => sum(62),
      DI(2) => power_avg_inferred_i_1326_n_0,
      DI(1) => power_avg_inferred_i_1327_n_0,
      DI(0) => power_avg_inferred_i_1328_n_0,
      O(3) => power_avg_inferred_i_846_n_4,
      O(2) => power_avg_inferred_i_846_n_5,
      O(1) => power_avg_inferred_i_846_n_6,
      O(0) => power_avg_inferred_i_846_n_7,
      S(3) => power_avg_inferred_i_1329_n_0,
      S(2) => power_avg_inferred_i_1330_n_0,
      S(1) => power_avg_inferred_i_1331_n_0,
      S(0) => power_avg_inferred_i_1332_n_0
    );
power_avg_inferred_i_847: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1317_n_0,
      CO(3) => power_avg_inferred_i_847_n_0,
      CO(2) => NLW_power_avg_inferred_i_847_CO_UNCONNECTED(2),
      CO(1) => power_avg_inferred_i_847_n_2,
      CO(0) => power_avg_inferred_i_847_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => sum(63 downto 62),
      DI(0) => power_avg_inferred_i_1333_n_0,
      O(3) => NLW_power_avg_inferred_i_847_O_UNCONNECTED(3),
      O(2) => power_avg_inferred_i_847_n_5,
      O(1) => power_avg_inferred_i_847_n_6,
      O(0) => power_avg_inferred_i_847_n_7,
      S(3) => '1',
      S(2) => power_avg_inferred_i_1334_n_0,
      S(1) => power_avg_inferred_i_1335_n_0,
      S(0) => power_avg_inferred_i_1336_n_0
    );
power_avg_inferred_i_848: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_846_n_0,
      CO(3 downto 2) => NLW_power_avg_inferred_i_848_CO_UNCONNECTED(3 downto 2),
      CO(1) => power_avg_inferred_i_848_n_2,
      CO(0) => NLW_power_avg_inferred_i_848_CO_UNCONNECTED(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sum(63),
      O(3 downto 1) => NLW_power_avg_inferred_i_848_O_UNCONNECTED(3 downto 1),
      O(0) => power_avg_inferred_i_848_n_7,
      S(3 downto 1) => B"001",
      S(0) => power_avg_inferred_i_1337_n_0
    );
power_avg_inferred_i_849: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_845_n_0,
      CO(3 downto 1) => NLW_power_avg_inferred_i_849_CO_UNCONNECTED(3 downto 1),
      CO(0) => power_avg_inferred_i_849_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => power_avg_inferred_i_1338_n_0,
      O(3 downto 2) => NLW_power_avg_inferred_i_849_O_UNCONNECTED(3 downto 2),
      O(1) => power_avg_inferred_i_849_n_6,
      O(0) => power_avg_inferred_i_849_n_7,
      S(3 downto 2) => B"00",
      S(1) => power_avg_inferred_i_1339_n_0,
      S(0) => power_avg_inferred_i_1340_n_0
    );
power_avg_inferred_i_85: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_165_n_7,
      I1 => power_avg_inferred_i_166_n_7,
      I2 => power_avg_inferred_i_167_n_6,
      O => power_avg_inferred_i_85_n_0
    );
power_avg_inferred_i_850: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1341_n_0,
      CO(3 downto 2) => NLW_power_avg_inferred_i_850_CO_UNCONNECTED(3 downto 2),
      CO(1) => power_avg_inferred_i_850_n_2,
      CO(0) => NLW_power_avg_inferred_i_850_CO_UNCONNECTED(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sum(63),
      O(3 downto 1) => NLW_power_avg_inferred_i_850_O_UNCONNECTED(3 downto 1),
      O(0) => power_avg_inferred_i_850_n_7,
      S(3 downto 1) => B"001",
      S(0) => power_avg_inferred_i_1342_n_0
    );
power_avg_inferred_i_851: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1343_n_0,
      CO(3) => power_avg_inferred_i_851_n_0,
      CO(2) => NLW_power_avg_inferred_i_851_CO_UNCONNECTED(2),
      CO(1) => power_avg_inferred_i_851_n_2,
      CO(0) => power_avg_inferred_i_851_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => sum(63 downto 62),
      DI(0) => power_avg_inferred_i_1344_n_0,
      O(3) => NLW_power_avg_inferred_i_851_O_UNCONNECTED(3),
      O(2) => power_avg_inferred_i_851_n_5,
      O(1) => power_avg_inferred_i_851_n_6,
      O(0) => power_avg_inferred_i_851_n_7,
      S(3) => '1',
      S(2) => power_avg_inferred_i_1345_n_0,
      S(1) => power_avg_inferred_i_1346_n_0,
      S(0) => power_avg_inferred_i_1347_n_0
    );
power_avg_inferred_i_852: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_479_n_0,
      CO(3 downto 2) => NLW_power_avg_inferred_i_852_CO_UNCONNECTED(3 downto 2),
      CO(1) => power_avg_inferred_i_852_n_2,
      CO(0) => NLW_power_avg_inferred_i_852_CO_UNCONNECTED(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sum(63),
      O(3 downto 1) => NLW_power_avg_inferred_i_852_O_UNCONNECTED(3 downto 1),
      O(0) => power_avg_inferred_i_852_n_7,
      S(3 downto 1) => B"001",
      S(0) => power_avg_inferred_i_1348_n_0
    );
power_avg_inferred_i_853: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1315_n_0,
      CO(3) => power_avg_inferred_i_853_n_0,
      CO(2) => power_avg_inferred_i_853_n_1,
      CO(1) => power_avg_inferred_i_853_n_2,
      CO(0) => power_avg_inferred_i_853_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_1349_n_0,
      DI(2) => power_avg_inferred_i_1350_n_0,
      DI(1) => power_avg_inferred_i_1351_n_0,
      DI(0) => power_avg_inferred_i_1352_n_0,
      O(3) => power_avg_inferred_i_853_n_4,
      O(2) => power_avg_inferred_i_853_n_5,
      O(1) => power_avg_inferred_i_853_n_6,
      O(0) => power_avg_inferred_i_853_n_7,
      S(3) => power_avg_inferred_i_1353_n_0,
      S(2) => power_avg_inferred_i_1354_n_0,
      S(1) => power_avg_inferred_i_1355_n_0,
      S(0) => power_avg_inferred_i_1356_n_0
    );
power_avg_inferred_i_854: unisim.vcomponents.CARRY4
     port map (
      CI => power_avg_inferred_i_1316_n_0,
      CO(3) => power_avg_inferred_i_854_n_0,
      CO(2) => power_avg_inferred_i_854_n_1,
      CO(1) => power_avg_inferred_i_854_n_2,
      CO(0) => power_avg_inferred_i_854_n_3,
      CYINIT => '0',
      DI(3) => power_avg_inferred_i_738_n_0,
      DI(2) => power_avg_inferred_i_739_n_0,
      DI(1) => power_avg_inferred_i_740_n_0,
      DI(0) => power_avg_inferred_i_741_n_0,
      O(3) => power_avg_inferred_i_854_n_4,
      O(2) => power_avg_inferred_i_854_n_5,
      O(1) => power_avg_inferred_i_854_n_6,
      O(0) => power_avg_inferred_i_854_n_7,
      S(3) => power_avg_inferred_i_1357_n_0,
      S(2) => power_avg_inferred_i_1358_n_0,
      S(1) => power_avg_inferred_i_1359_n_0,
      S(0) => power_avg_inferred_i_1360_n_0
    );
power_avg_inferred_i_855: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sum(60),
      I1 => sum(62),
      O => power_avg_inferred_i_855_n_0
    );
power_avg_inferred_i_856: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sum(59),
      I1 => sum(61),
      O => power_avg_inferred_i_856_n_0
    );
power_avg_inferred_i_857: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(60),
      I1 => sum(58),
      I2 => sum(63),
      O => power_avg_inferred_i_857_n_0
    );
power_avg_inferred_i_858: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(59),
      I1 => sum(57),
      I2 => sum(62),
      O => power_avg_inferred_i_858_n_0
    );
power_avg_inferred_i_859: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(62),
      I1 => sum(60),
      I2 => sum(63),
      I3 => sum(61),
      O => power_avg_inferred_i_859_n_0
    );
power_avg_inferred_i_86: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_168_n_4,
      I1 => power_avg_inferred_i_169_n_4,
      I2 => power_avg_inferred_i_167_n_7,
      O => power_avg_inferred_i_86_n_0
    );
power_avg_inferred_i_860: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => sum(61),
      I1 => sum(59),
      I2 => sum(62),
      I3 => sum(60),
      O => power_avg_inferred_i_860_n_0
    );
power_avg_inferred_i_861: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => sum(63),
      I1 => sum(58),
      I2 => sum(60),
      I3 => sum(61),
      I4 => sum(59),
      O => power_avg_inferred_i_861_n_0
    );
power_avg_inferred_i_862: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(62),
      I1 => sum(57),
      I2 => sum(59),
      I3 => sum(58),
      I4 => sum(60),
      I5 => sum(63),
      O => power_avg_inferred_i_862_n_0
    );
power_avg_inferred_i_863: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(25),
      O => power_avg_inferred_i_863_n_0
    );
power_avg_inferred_i_864: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(24),
      O => power_avg_inferred_i_864_n_0
    );
power_avg_inferred_i_865: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(23),
      O => power_avg_inferred_i_865_n_0
    );
power_avg_inferred_i_866: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(22),
      O => power_avg_inferred_i_866_n_0
    );
power_avg_inferred_i_867: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(26),
      I3 => power_avg_inferred_i_863_n_0,
      O => power_avg_inferred_i_867_n_0
    );
power_avg_inferred_i_868: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(25),
      I3 => power_avg_inferred_i_864_n_0,
      O => power_avg_inferred_i_868_n_0
    );
power_avg_inferred_i_869: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(24),
      I3 => power_avg_inferred_i_865_n_0,
      O => power_avg_inferred_i_869_n_0
    );
power_avg_inferred_i_87: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_165_n_4,
      I1 => power_avg_inferred_i_166_n_4,
      I2 => power_avg_inferred_i_164_n_7,
      I3 => power_avg_inferred_i_83_n_0,
      O => power_avg_inferred_i_87_n_0
    );
power_avg_inferred_i_870: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(23),
      I3 => power_avg_inferred_i_866_n_0,
      O => power_avg_inferred_i_870_n_0
    );
power_avg_inferred_i_871: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(30),
      I1 => sum(26),
      I2 => sum(28),
      O => power_avg_inferred_i_871_n_0
    );
power_avg_inferred_i_872: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(29),
      I1 => sum(25),
      I2 => sum(27),
      O => power_avg_inferred_i_872_n_0
    );
power_avg_inferred_i_873: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(28),
      I1 => sum(24),
      I2 => sum(26),
      O => power_avg_inferred_i_873_n_0
    );
power_avg_inferred_i_874: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(27),
      I1 => sum(23),
      I2 => sum(25),
      O => power_avg_inferred_i_874_n_0
    );
power_avg_inferred_i_875: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(28),
      I1 => sum(26),
      I2 => sum(30),
      I3 => sum(31),
      I4 => sum(27),
      I5 => sum(29),
      O => power_avg_inferred_i_875_n_0
    );
power_avg_inferred_i_876: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(27),
      I1 => sum(25),
      I2 => sum(29),
      I3 => sum(30),
      I4 => sum(26),
      I5 => sum(28),
      O => power_avg_inferred_i_876_n_0
    );
power_avg_inferred_i_877: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(26),
      I1 => sum(24),
      I2 => sum(28),
      I3 => sum(29),
      I4 => sum(25),
      I5 => sum(27),
      O => power_avg_inferred_i_877_n_0
    );
power_avg_inferred_i_878: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(25),
      I1 => sum(23),
      I2 => sum(27),
      I3 => sum(28),
      I4 => sum(24),
      I5 => sum(26),
      O => power_avg_inferred_i_878_n_0
    );
power_avg_inferred_i_879: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(34),
      I1 => sum(32),
      I2 => sum(37),
      O => power_avg_inferred_i_879_n_0
    );
power_avg_inferred_i_88: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_165_n_5,
      I1 => power_avg_inferred_i_166_n_5,
      I2 => power_avg_inferred_i_167_n_4,
      I3 => power_avg_inferred_i_84_n_0,
      O => power_avg_inferred_i_88_n_0
    );
power_avg_inferred_i_880: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(33),
      I1 => sum(31),
      I2 => sum(36),
      O => power_avg_inferred_i_880_n_0
    );
power_avg_inferred_i_881: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(32),
      I1 => sum(30),
      I2 => sum(35),
      O => power_avg_inferred_i_881_n_0
    );
power_avg_inferred_i_882: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(31),
      I1 => sum(29),
      I2 => sum(34),
      O => power_avg_inferred_i_882_n_0
    );
power_avg_inferred_i_883: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(37),
      I1 => sum(32),
      I2 => sum(34),
      I3 => sum(33),
      I4 => sum(35),
      I5 => sum(38),
      O => power_avg_inferred_i_883_n_0
    );
power_avg_inferred_i_884: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(36),
      I1 => sum(31),
      I2 => sum(33),
      I3 => sum(32),
      I4 => sum(34),
      I5 => sum(37),
      O => power_avg_inferred_i_884_n_0
    );
power_avg_inferred_i_885: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(35),
      I1 => sum(30),
      I2 => sum(32),
      I3 => sum(31),
      I4 => sum(33),
      I5 => sum(36),
      O => power_avg_inferred_i_885_n_0
    );
power_avg_inferred_i_886: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(34),
      I1 => sum(29),
      I2 => sum(31),
      I3 => sum(30),
      I4 => sum(32),
      I5 => sum(35),
      O => power_avg_inferred_i_886_n_0
    );
power_avg_inferred_i_887: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(40),
      I1 => sum(38),
      I2 => sum(42),
      I3 => sum(43),
      I4 => sum(39),
      I5 => sum(41),
      O => power_avg_inferred_i_887_n_0
    );
power_avg_inferred_i_888: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(39),
      I1 => sum(37),
      I2 => sum(41),
      I3 => sum(42),
      I4 => sum(38),
      I5 => sum(40),
      O => power_avg_inferred_i_888_n_0
    );
power_avg_inferred_i_889: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(38),
      I1 => sum(36),
      I2 => sum(40),
      I3 => sum(41),
      I4 => sum(37),
      I5 => sum(39),
      O => power_avg_inferred_i_889_n_0
    );
power_avg_inferred_i_89: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_165_n_6,
      I1 => power_avg_inferred_i_166_n_6,
      I2 => power_avg_inferred_i_167_n_5,
      I3 => power_avg_inferred_i_85_n_0,
      O => power_avg_inferred_i_89_n_0
    );
power_avg_inferred_i_890: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(37),
      I1 => sum(35),
      I2 => sum(39),
      I3 => sum(40),
      I4 => sum(36),
      I5 => sum(38),
      O => power_avg_inferred_i_890_n_0
    );
power_avg_inferred_i_891: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(49),
      I1 => sum(44),
      I2 => sum(46),
      I3 => sum(45),
      I4 => sum(47),
      I5 => sum(50),
      O => power_avg_inferred_i_891_n_0
    );
power_avg_inferred_i_892: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(48),
      I1 => sum(43),
      I2 => sum(45),
      I3 => sum(44),
      I4 => sum(46),
      I5 => sum(49),
      O => power_avg_inferred_i_892_n_0
    );
power_avg_inferred_i_893: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(47),
      I1 => sum(42),
      I2 => sum(44),
      I3 => sum(43),
      I4 => sum(45),
      I5 => sum(48),
      O => power_avg_inferred_i_893_n_0
    );
power_avg_inferred_i_894: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(46),
      I1 => sum(41),
      I2 => sum(43),
      I3 => sum(42),
      I4 => sum(44),
      I5 => sum(47),
      O => power_avg_inferred_i_894_n_0
    );
power_avg_inferred_i_895: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(52),
      I1 => sum(50),
      I2 => sum(54),
      I3 => sum(55),
      I4 => sum(51),
      I5 => sum(53),
      O => power_avg_inferred_i_895_n_0
    );
power_avg_inferred_i_896: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(51),
      I1 => sum(49),
      I2 => sum(53),
      I3 => sum(54),
      I4 => sum(50),
      I5 => sum(52),
      O => power_avg_inferred_i_896_n_0
    );
power_avg_inferred_i_897: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(50),
      I1 => sum(48),
      I2 => sum(52),
      I3 => sum(53),
      I4 => sum(49),
      I5 => sum(51),
      O => power_avg_inferred_i_897_n_0
    );
power_avg_inferred_i_898: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(49),
      I1 => sum(47),
      I2 => sum(51),
      I3 => sum(52),
      I4 => sum(48),
      I5 => sum(50),
      O => power_avg_inferred_i_898_n_0
    );
power_avg_inferred_i_899: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(61),
      I1 => sum(56),
      I2 => sum(58),
      I3 => sum(57),
      I4 => sum(59),
      I5 => sum(62),
      O => power_avg_inferred_i_899_n_0
    );
power_avg_inferred_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => power_avg_inferred_i_39_n_5,
      I1 => power_avg_inferred_i_34_n_2,
      I2 => sum(63),
      I3 => power_avg_inferred_i_35_n_6,
      I4 => power_avg_inferred_i_40_n_4,
      O => power_avg(23)
    );
power_avg_inferred_i_90: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_165_n_7,
      I1 => power_avg_inferred_i_166_n_7,
      I2 => power_avg_inferred_i_167_n_6,
      I3 => power_avg_inferred_i_86_n_0,
      O => power_avg_inferred_i_90_n_0
    );
power_avg_inferred_i_900: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(60),
      I1 => sum(55),
      I2 => sum(57),
      I3 => sum(56),
      I4 => sum(58),
      I5 => sum(61),
      O => power_avg_inferred_i_900_n_0
    );
power_avg_inferred_i_901: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(59),
      I1 => sum(54),
      I2 => sum(56),
      I3 => sum(55),
      I4 => sum(57),
      I5 => sum(60),
      O => power_avg_inferred_i_901_n_0
    );
power_avg_inferred_i_902: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(58),
      I1 => sum(53),
      I2 => sum(55),
      I3 => sum(54),
      I4 => sum(56),
      I5 => sum(59),
      O => power_avg_inferred_i_902_n_0
    );
power_avg_inferred_i_903: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sum(63),
      I1 => sum(61),
      O => power_avg_inferred_i_903_n_0
    );
power_avg_inferred_i_904: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sum(62),
      I1 => sum(60),
      O => power_avg_inferred_i_904_n_0
    );
power_avg_inferred_i_905: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(63),
      I1 => sum(59),
      I2 => sum(61),
      O => power_avg_inferred_i_905_n_0
    );
power_avg_inferred_i_906: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sum(62),
      I1 => sum(63),
      O => power_avg_inferred_i_906_n_0
    );
power_avg_inferred_i_907: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => sum(61),
      I1 => sum(63),
      I2 => sum(62),
      O => power_avg_inferred_i_907_n_0
    );
power_avg_inferred_i_908: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => sum(60),
      I1 => sum(62),
      I2 => sum(61),
      I3 => sum(63),
      O => power_avg_inferred_i_908_n_0
    );
power_avg_inferred_i_909: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => sum(61),
      I1 => sum(59),
      I2 => sum(63),
      I3 => sum(60),
      I4 => sum(62),
      O => power_avg_inferred_i_909_n_0
    );
power_avg_inferred_i_91: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_168_n_5,
      I1 => power_avg_inferred_i_169_n_5,
      I2 => power_avg_inferred_i_170_n_4,
      O => power_avg_inferred_i_91_n_0
    );
power_avg_inferred_i_910: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(21),
      O => power_avg_inferred_i_910_n_0
    );
power_avg_inferred_i_911: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(20),
      O => power_avg_inferred_i_911_n_0
    );
power_avg_inferred_i_912: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(19),
      O => power_avg_inferred_i_912_n_0
    );
power_avg_inferred_i_913: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(18),
      O => power_avg_inferred_i_913_n_0
    );
power_avg_inferred_i_914: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(22),
      I3 => power_avg_inferred_i_910_n_0,
      O => power_avg_inferred_i_914_n_0
    );
power_avg_inferred_i_915: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(21),
      I3 => power_avg_inferred_i_911_n_0,
      O => power_avg_inferred_i_915_n_0
    );
power_avg_inferred_i_916: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(20),
      I3 => power_avg_inferred_i_912_n_0,
      O => power_avg_inferred_i_916_n_0
    );
power_avg_inferred_i_917: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(19),
      I3 => power_avg_inferred_i_913_n_0,
      O => power_avg_inferred_i_917_n_0
    );
power_avg_inferred_i_918: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(26),
      I1 => sum(22),
      I2 => sum(24),
      O => power_avg_inferred_i_918_n_0
    );
power_avg_inferred_i_919: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(25),
      I1 => sum(21),
      I2 => sum(23),
      O => power_avg_inferred_i_919_n_0
    );
power_avg_inferred_i_92: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_168_n_6,
      I1 => power_avg_inferred_i_169_n_6,
      I2 => power_avg_inferred_i_170_n_5,
      O => power_avg_inferred_i_92_n_0
    );
power_avg_inferred_i_920: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(24),
      I1 => sum(20),
      I2 => sum(22),
      O => power_avg_inferred_i_920_n_0
    );
power_avg_inferred_i_921: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(23),
      I1 => sum(19),
      I2 => sum(21),
      O => power_avg_inferred_i_921_n_0
    );
power_avg_inferred_i_922: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(24),
      I1 => sum(22),
      I2 => sum(26),
      I3 => sum(27),
      I4 => sum(23),
      I5 => sum(25),
      O => power_avg_inferred_i_922_n_0
    );
power_avg_inferred_i_923: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(23),
      I1 => sum(21),
      I2 => sum(25),
      I3 => sum(26),
      I4 => sum(22),
      I5 => sum(24),
      O => power_avg_inferred_i_923_n_0
    );
power_avg_inferred_i_924: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(22),
      I1 => sum(20),
      I2 => sum(24),
      I3 => sum(25),
      I4 => sum(21),
      I5 => sum(23),
      O => power_avg_inferred_i_924_n_0
    );
power_avg_inferred_i_925: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(21),
      I1 => sum(19),
      I2 => sum(23),
      I3 => sum(24),
      I4 => sum(20),
      I5 => sum(22),
      O => power_avg_inferred_i_925_n_0
    );
power_avg_inferred_i_926: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(30),
      I1 => sum(28),
      I2 => sum(33),
      O => power_avg_inferred_i_926_n_0
    );
power_avg_inferred_i_927: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(29),
      I1 => sum(27),
      I2 => sum(32),
      O => power_avg_inferred_i_927_n_0
    );
power_avg_inferred_i_928: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(28),
      I1 => sum(26),
      I2 => sum(31),
      O => power_avg_inferred_i_928_n_0
    );
power_avg_inferred_i_929: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(27),
      I1 => sum(25),
      I2 => sum(30),
      O => power_avg_inferred_i_929_n_0
    );
power_avg_inferred_i_93: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_168_n_7,
      I1 => power_avg_inferred_i_169_n_7,
      I2 => power_avg_inferred_i_170_n_6,
      O => power_avg_inferred_i_93_n_0
    );
power_avg_inferred_i_930: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(33),
      I1 => sum(28),
      I2 => sum(30),
      I3 => sum(29),
      I4 => sum(31),
      I5 => sum(34),
      O => power_avg_inferred_i_930_n_0
    );
power_avg_inferred_i_931: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(32),
      I1 => sum(27),
      I2 => sum(29),
      I3 => sum(28),
      I4 => sum(30),
      I5 => sum(33),
      O => power_avg_inferred_i_931_n_0
    );
power_avg_inferred_i_932: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(31),
      I1 => sum(26),
      I2 => sum(28),
      I3 => sum(27),
      I4 => sum(29),
      I5 => sum(32),
      O => power_avg_inferred_i_932_n_0
    );
power_avg_inferred_i_933: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(30),
      I1 => sum(25),
      I2 => sum(27),
      I3 => sum(26),
      I4 => sum(28),
      I5 => sum(31),
      O => power_avg_inferred_i_933_n_0
    );
power_avg_inferred_i_934: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(36),
      I1 => sum(34),
      I2 => sum(38),
      I3 => sum(39),
      I4 => sum(35),
      I5 => sum(37),
      O => power_avg_inferred_i_934_n_0
    );
power_avg_inferred_i_935: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(35),
      I1 => sum(33),
      I2 => sum(37),
      I3 => sum(38),
      I4 => sum(34),
      I5 => sum(36),
      O => power_avg_inferred_i_935_n_0
    );
power_avg_inferred_i_936: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(34),
      I1 => sum(32),
      I2 => sum(36),
      I3 => sum(37),
      I4 => sum(33),
      I5 => sum(35),
      O => power_avg_inferred_i_936_n_0
    );
power_avg_inferred_i_937: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(33),
      I1 => sum(31),
      I2 => sum(35),
      I3 => sum(36),
      I4 => sum(32),
      I5 => sum(34),
      O => power_avg_inferred_i_937_n_0
    );
power_avg_inferred_i_938: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(45),
      I1 => sum(40),
      I2 => sum(42),
      I3 => sum(41),
      I4 => sum(43),
      I5 => sum(46),
      O => power_avg_inferred_i_938_n_0
    );
power_avg_inferred_i_939: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(44),
      I1 => sum(39),
      I2 => sum(41),
      I3 => sum(40),
      I4 => sum(42),
      I5 => sum(45),
      O => power_avg_inferred_i_939_n_0
    );
power_avg_inferred_i_94: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_171_n_4,
      I1 => power_avg_inferred_i_172_n_4,
      I2 => power_avg_inferred_i_170_n_7,
      O => power_avg_inferred_i_94_n_0
    );
power_avg_inferred_i_940: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(43),
      I1 => sum(38),
      I2 => sum(40),
      I3 => sum(39),
      I4 => sum(41),
      I5 => sum(44),
      O => power_avg_inferred_i_940_n_0
    );
power_avg_inferred_i_941: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(42),
      I1 => sum(37),
      I2 => sum(39),
      I3 => sum(38),
      I4 => sum(40),
      I5 => sum(43),
      O => power_avg_inferred_i_941_n_0
    );
power_avg_inferred_i_942: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(48),
      I1 => sum(46),
      I2 => sum(50),
      I3 => sum(51),
      I4 => sum(47),
      I5 => sum(49),
      O => power_avg_inferred_i_942_n_0
    );
power_avg_inferred_i_943: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(47),
      I1 => sum(45),
      I2 => sum(49),
      I3 => sum(50),
      I4 => sum(46),
      I5 => sum(48),
      O => power_avg_inferred_i_943_n_0
    );
power_avg_inferred_i_944: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(46),
      I1 => sum(44),
      I2 => sum(48),
      I3 => sum(49),
      I4 => sum(45),
      I5 => sum(47),
      O => power_avg_inferred_i_944_n_0
    );
power_avg_inferred_i_945: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(45),
      I1 => sum(43),
      I2 => sum(47),
      I3 => sum(48),
      I4 => sum(44),
      I5 => sum(46),
      O => power_avg_inferred_i_945_n_0
    );
power_avg_inferred_i_946: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(57),
      I1 => sum(52),
      I2 => sum(54),
      I3 => sum(53),
      I4 => sum(55),
      I5 => sum(58),
      O => power_avg_inferred_i_946_n_0
    );
power_avg_inferred_i_947: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(56),
      I1 => sum(51),
      I2 => sum(53),
      I3 => sum(52),
      I4 => sum(54),
      I5 => sum(57),
      O => power_avg_inferred_i_947_n_0
    );
power_avg_inferred_i_948: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(55),
      I1 => sum(50),
      I2 => sum(52),
      I3 => sum(51),
      I4 => sum(53),
      I5 => sum(56),
      O => power_avg_inferred_i_948_n_0
    );
power_avg_inferred_i_949: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(54),
      I1 => sum(49),
      I2 => sum(51),
      I3 => sum(50),
      I4 => sum(52),
      I5 => sum(55),
      O => power_avg_inferred_i_949_n_0
    );
power_avg_inferred_i_95: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_168_n_4,
      I1 => power_avg_inferred_i_169_n_4,
      I2 => power_avg_inferred_i_167_n_7,
      I3 => power_avg_inferred_i_91_n_0,
      O => power_avg_inferred_i_95_n_0
    );
power_avg_inferred_i_950: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(60),
      I1 => sum(58),
      I2 => sum(62),
      I3 => sum(63),
      I4 => sum(59),
      I5 => sum(61),
      O => power_avg_inferred_i_950_n_0
    );
power_avg_inferred_i_951: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(59),
      I1 => sum(57),
      I2 => sum(61),
      I3 => sum(62),
      I4 => sum(58),
      I5 => sum(60),
      O => power_avg_inferred_i_951_n_0
    );
power_avg_inferred_i_952: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(58),
      I1 => sum(56),
      I2 => sum(60),
      I3 => sum(61),
      I4 => sum(57),
      I5 => sum(59),
      O => power_avg_inferred_i_952_n_0
    );
power_avg_inferred_i_953: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(57),
      I1 => sum(55),
      I2 => sum(59),
      I3 => sum(60),
      I4 => sum(56),
      I5 => sum(58),
      O => power_avg_inferred_i_953_n_0
    );
power_avg_inferred_i_954: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(17),
      O => power_avg_inferred_i_954_n_0
    );
power_avg_inferred_i_955: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(16),
      O => power_avg_inferred_i_955_n_0
    );
power_avg_inferred_i_956: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => power_avg_inferred_i_1268_n_0,
      I1 => power_avg_inferred_i_1267_n_7,
      I2 => sum(15),
      O => power_avg_inferred_i_956_n_0
    );
power_avg_inferred_i_957: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => power_avg_inferred_i_1268_n_0,
      I1 => power_avg_inferred_i_1361_n_4,
      I2 => sum(14),
      O => power_avg_inferred_i_957_n_0
    );
power_avg_inferred_i_958: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(18),
      I3 => power_avg_inferred_i_954_n_0,
      O => power_avg_inferred_i_958_n_0
    );
power_avg_inferred_i_959: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(17),
      I3 => power_avg_inferred_i_955_n_0,
      O => power_avg_inferred_i_959_n_0
    );
power_avg_inferred_i_96: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_168_n_5,
      I1 => power_avg_inferred_i_169_n_5,
      I2 => power_avg_inferred_i_170_n_4,
      I3 => power_avg_inferred_i_92_n_0,
      O => power_avg_inferred_i_96_n_0
    );
power_avg_inferred_i_960: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_1267_n_2,
      I1 => power_avg_inferred_i_1268_n_0,
      I2 => sum(16),
      I3 => power_avg_inferred_i_956_n_0,
      O => power_avg_inferred_i_960_n_0
    );
power_avg_inferred_i_961: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => power_avg_inferred_i_1268_n_0,
      I1 => power_avg_inferred_i_1267_n_7,
      I2 => sum(15),
      I3 => power_avg_inferred_i_957_n_0,
      O => power_avg_inferred_i_961_n_0
    );
power_avg_inferred_i_962: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(22),
      I1 => sum(18),
      I2 => sum(20),
      O => power_avg_inferred_i_962_n_0
    );
power_avg_inferred_i_963: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(21),
      I1 => sum(17),
      I2 => sum(19),
      O => power_avg_inferred_i_963_n_0
    );
power_avg_inferred_i_964: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(20),
      I1 => sum(16),
      I2 => sum(18),
      O => power_avg_inferred_i_964_n_0
    );
power_avg_inferred_i_965: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(19),
      I1 => sum(15),
      I2 => sum(17),
      O => power_avg_inferred_i_965_n_0
    );
power_avg_inferred_i_966: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(20),
      I1 => sum(18),
      I2 => sum(22),
      I3 => sum(23),
      I4 => sum(19),
      I5 => sum(21),
      O => power_avg_inferred_i_966_n_0
    );
power_avg_inferred_i_967: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(19),
      I1 => sum(17),
      I2 => sum(21),
      I3 => sum(22),
      I4 => sum(18),
      I5 => sum(20),
      O => power_avg_inferred_i_967_n_0
    );
power_avg_inferred_i_968: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(18),
      I1 => sum(16),
      I2 => sum(20),
      I3 => sum(21),
      I4 => sum(17),
      I5 => sum(19),
      O => power_avg_inferred_i_968_n_0
    );
power_avg_inferred_i_969: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(17),
      I1 => sum(15),
      I2 => sum(19),
      I3 => sum(20),
      I4 => sum(16),
      I5 => sum(18),
      O => power_avg_inferred_i_969_n_0
    );
power_avg_inferred_i_97: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_168_n_6,
      I1 => power_avg_inferred_i_169_n_6,
      I2 => power_avg_inferred_i_170_n_5,
      I3 => power_avg_inferred_i_93_n_0,
      O => power_avg_inferred_i_97_n_0
    );
power_avg_inferred_i_970: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(26),
      I1 => sum(24),
      I2 => sum(29),
      O => power_avg_inferred_i_970_n_0
    );
power_avg_inferred_i_971: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(25),
      I1 => sum(23),
      I2 => sum(28),
      O => power_avg_inferred_i_971_n_0
    );
power_avg_inferred_i_972: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(24),
      I1 => sum(22),
      I2 => sum(27),
      O => power_avg_inferred_i_972_n_0
    );
power_avg_inferred_i_973: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => sum(23),
      I1 => sum(21),
      I2 => sum(26),
      O => power_avg_inferred_i_973_n_0
    );
power_avg_inferred_i_974: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(29),
      I1 => sum(24),
      I2 => sum(26),
      I3 => sum(25),
      I4 => sum(27),
      I5 => sum(30),
      O => power_avg_inferred_i_974_n_0
    );
power_avg_inferred_i_975: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(28),
      I1 => sum(23),
      I2 => sum(25),
      I3 => sum(24),
      I4 => sum(26),
      I5 => sum(29),
      O => power_avg_inferred_i_975_n_0
    );
power_avg_inferred_i_976: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(27),
      I1 => sum(22),
      I2 => sum(24),
      I3 => sum(23),
      I4 => sum(25),
      I5 => sum(28),
      O => power_avg_inferred_i_976_n_0
    );
power_avg_inferred_i_977: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(26),
      I1 => sum(21),
      I2 => sum(23),
      I3 => sum(22),
      I4 => sum(24),
      I5 => sum(27),
      O => power_avg_inferred_i_977_n_0
    );
power_avg_inferred_i_978: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(32),
      I1 => sum(30),
      I2 => sum(34),
      I3 => sum(35),
      I4 => sum(31),
      I5 => sum(33),
      O => power_avg_inferred_i_978_n_0
    );
power_avg_inferred_i_979: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(31),
      I1 => sum(29),
      I2 => sum(33),
      I3 => sum(34),
      I4 => sum(30),
      I5 => sum(32),
      O => power_avg_inferred_i_979_n_0
    );
power_avg_inferred_i_98: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => power_avg_inferred_i_168_n_7,
      I1 => power_avg_inferred_i_169_n_7,
      I2 => power_avg_inferred_i_170_n_6,
      I3 => power_avg_inferred_i_94_n_0,
      O => power_avg_inferred_i_98_n_0
    );
power_avg_inferred_i_980: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(30),
      I1 => sum(28),
      I2 => sum(32),
      I3 => sum(33),
      I4 => sum(29),
      I5 => sum(31),
      O => power_avg_inferred_i_980_n_0
    );
power_avg_inferred_i_981: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(29),
      I1 => sum(27),
      I2 => sum(31),
      I3 => sum(32),
      I4 => sum(28),
      I5 => sum(30),
      O => power_avg_inferred_i_981_n_0
    );
power_avg_inferred_i_982: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(41),
      I1 => sum(36),
      I2 => sum(38),
      I3 => sum(37),
      I4 => sum(39),
      I5 => sum(42),
      O => power_avg_inferred_i_982_n_0
    );
power_avg_inferred_i_983: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(40),
      I1 => sum(35),
      I2 => sum(37),
      I3 => sum(36),
      I4 => sum(38),
      I5 => sum(41),
      O => power_avg_inferred_i_983_n_0
    );
power_avg_inferred_i_984: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(39),
      I1 => sum(34),
      I2 => sum(36),
      I3 => sum(35),
      I4 => sum(37),
      I5 => sum(40),
      O => power_avg_inferred_i_984_n_0
    );
power_avg_inferred_i_985: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(38),
      I1 => sum(33),
      I2 => sum(35),
      I3 => sum(34),
      I4 => sum(36),
      I5 => sum(39),
      O => power_avg_inferred_i_985_n_0
    );
power_avg_inferred_i_986: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(44),
      I1 => sum(42),
      I2 => sum(46),
      I3 => sum(47),
      I4 => sum(43),
      I5 => sum(45),
      O => power_avg_inferred_i_986_n_0
    );
power_avg_inferred_i_987: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(43),
      I1 => sum(41),
      I2 => sum(45),
      I3 => sum(46),
      I4 => sum(42),
      I5 => sum(44),
      O => power_avg_inferred_i_987_n_0
    );
power_avg_inferred_i_988: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(42),
      I1 => sum(40),
      I2 => sum(44),
      I3 => sum(45),
      I4 => sum(41),
      I5 => sum(43),
      O => power_avg_inferred_i_988_n_0
    );
power_avg_inferred_i_989: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(41),
      I1 => sum(39),
      I2 => sum(43),
      I3 => sum(44),
      I4 => sum(40),
      I5 => sum(42),
      O => power_avg_inferred_i_989_n_0
    );
power_avg_inferred_i_99: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => power_avg_inferred_i_171_n_5,
      I1 => power_avg_inferred_i_172_n_5,
      I2 => power_avg_inferred_i_173_n_4,
      O => power_avg_inferred_i_99_n_0
    );
power_avg_inferred_i_990: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(53),
      I1 => sum(48),
      I2 => sum(50),
      I3 => sum(49),
      I4 => sum(51),
      I5 => sum(54),
      O => power_avg_inferred_i_990_n_0
    );
power_avg_inferred_i_991: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(52),
      I1 => sum(47),
      I2 => sum(49),
      I3 => sum(48),
      I4 => sum(50),
      I5 => sum(53),
      O => power_avg_inferred_i_991_n_0
    );
power_avg_inferred_i_992: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(51),
      I1 => sum(46),
      I2 => sum(48),
      I3 => sum(47),
      I4 => sum(49),
      I5 => sum(52),
      O => power_avg_inferred_i_992_n_0
    );
power_avg_inferred_i_993: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(50),
      I1 => sum(45),
      I2 => sum(47),
      I3 => sum(46),
      I4 => sum(48),
      I5 => sum(51),
      O => power_avg_inferred_i_993_n_0
    );
power_avg_inferred_i_994: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(56),
      I1 => sum(54),
      I2 => sum(58),
      I3 => sum(59),
      I4 => sum(55),
      I5 => sum(57),
      O => power_avg_inferred_i_994_n_0
    );
power_avg_inferred_i_995: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(55),
      I1 => sum(53),
      I2 => sum(57),
      I3 => sum(58),
      I4 => sum(54),
      I5 => sum(56),
      O => power_avg_inferred_i_995_n_0
    );
power_avg_inferred_i_996: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(54),
      I1 => sum(52),
      I2 => sum(56),
      I3 => sum(57),
      I4 => sum(53),
      I5 => sum(55),
      O => power_avg_inferred_i_996_n_0
    );
power_avg_inferred_i_997: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => sum(53),
      I1 => sum(51),
      I2 => sum(55),
      I3 => sum(56),
      I4 => sum(52),
      I5 => sum(54),
      O => power_avg_inferred_i_997_n_0
    );
power_avg_inferred_i_998: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sum(60),
      I1 => sum(62),
      O => power_avg_inferred_i_998_n_0
    );
power_avg_inferred_i_999: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sum(59),
      I1 => sum(61),
      O => power_avg_inferred_i_999_n_0
    );
sum_inferred_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_2_n_0,
      CO(3) => NLW_sum_inferred_i_1_CO_UNCONNECTED(3),
      CO(2) => sum_inferred_i_1_n_1,
      CO(1) => sum_inferred_i_1_n_2,
      CO(0) => sum_inferred_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sum(63 downto 60),
      S(3) => sum_inferred_i_17_n_4,
      S(2) => sum_inferred_i_17_n_5,
      S(1) => sum_inferred_i_17_n_6,
      S(0) => sum_inferred_i_17_n_7
    );
sum_inferred_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_11_n_0,
      CO(3) => sum_inferred_i_10_n_0,
      CO(2) => sum_inferred_i_10_n_1,
      CO(1) => sum_inferred_i_10_n_2,
      CO(0) => sum_inferred_i_10_n_3,
      CYINIT => '0',
      DI(3) => sum_inferred_i_38_n_0,
      DI(2) => sum_inferred_i_39_n_0,
      DI(1) => sum_inferred_i_40_n_0,
      DI(0) => sum_inferred_i_41_n_0,
      O(3 downto 0) => sum(27 downto 24),
      S(3) => sum_inferred_i_42_n_0,
      S(2) => sum_inferred_i_43_n_0,
      S(1) => sum_inferred_i_44_n_0,
      S(0) => sum_inferred_i_45_n_0
    );
sum_inferred_i_100: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_107_n_0,
      CO(3) => sum_inferred_i_100_n_0,
      CO(2) => sum_inferred_i_100_n_1,
      CO(1) => sum_inferred_i_100_n_2,
      CO(0) => sum_inferred_i_100_n_3,
      CYINIT => '0',
      DI(3) => sum_inferred_i_128_n_0,
      DI(2) => sum_inferred_i_129_n_0,
      DI(1) => sum_inferred_i_130_n_0,
      DI(0) => sum_inferred_i_131_n_0,
      O(3) => sum_inferred_i_100_n_4,
      O(2) => sum_inferred_i_100_n_5,
      O(1) => sum_inferred_i_100_n_6,
      O(0) => sum_inferred_i_100_n_7,
      S(3) => sum_inferred_i_132_n_0,
      S(2) => sum_inferred_i_133_n_0,
      S(1) => sum_inferred_i_134_n_0,
      S(0) => sum_inferred_i_135_n_0
    );
sum_inferred_i_101: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_136_n_0,
      CO(3) => sum_inferred_i_101_n_0,
      CO(2) => sum_inferred_i_101_n_1,
      CO(1) => sum_inferred_i_101_n_2,
      CO(0) => sum_inferred_i_101_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sum(32),
      O(3) => sum_inferred_i_101_n_4,
      O(2) => sum_inferred_i_101_n_5,
      O(1) => sum_inferred_i_101_n_6,
      O(0) => sum_inferred_i_101_n_7,
      S(3 downto 1) => sum(35 downto 33),
      S(0) => sum_inferred_i_137_n_0
    );
sum_inferred_i_102: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \power_readings[1]\(31),
      I1 => \power_readings[0]\(31),
      I2 => sum_inferred_i_136_n_4,
      I3 => sum_inferred_i_101_n_7,
      O => sum_inferred_i_102_n_0
    );
sum_inferred_i_103: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_105_n_0,
      CO(3 downto 2) => NLW_sum_inferred_i_103_CO_UNCONNECTED(3 downto 2),
      CO(1) => sum_inferred_i_103_n_2,
      CO(0) => NLW_sum_inferred_i_103_CO_UNCONNECTED(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_sum_inferred_i_103_O_UNCONNECTED(3 downto 1),
      O(0) => sum_inferred_i_103_n_7,
      S(3 downto 1) => B"001",
      S(0) => sum_inferred_i_138_n_0
    );
sum_inferred_i_104: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_106_n_0,
      CO(3 downto 2) => NLW_sum_inferred_i_104_CO_UNCONNECTED(3 downto 2),
      CO(1) => sum_inferred_i_104_n_2,
      CO(0) => NLW_sum_inferred_i_104_CO_UNCONNECTED(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_sum_inferred_i_104_O_UNCONNECTED(3 downto 1),
      O(0) => sum_inferred_i_104_n_7,
      S(3 downto 1) => B"001",
      S(0) => sum_inferred_i_139_n_0
    );
sum_inferred_i_105: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_108_n_0,
      CO(3) => sum_inferred_i_105_n_0,
      CO(2) => sum_inferred_i_105_n_1,
      CO(1) => sum_inferred_i_105_n_2,
      CO(0) => sum_inferred_i_105_n_3,
      CYINIT => '0',
      DI(3) => sum_inferred_i_140_n_0,
      DI(2) => sum_inferred_i_141_n_0,
      DI(1) => sum_inferred_i_142_n_0,
      DI(0) => sum_inferred_i_143_n_0,
      O(3) => sum_inferred_i_105_n_4,
      O(2) => sum_inferred_i_105_n_5,
      O(1) => sum_inferred_i_105_n_6,
      O(0) => sum_inferred_i_105_n_7,
      S(3) => sum_inferred_i_144_n_0,
      S(2) => sum_inferred_i_145_n_0,
      S(1) => sum_inferred_i_146_n_0,
      S(0) => sum_inferred_i_147_n_0
    );
sum_inferred_i_106: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_109_n_0,
      CO(3) => sum_inferred_i_106_n_0,
      CO(2) => sum_inferred_i_106_n_1,
      CO(1) => sum_inferred_i_106_n_2,
      CO(0) => sum_inferred_i_106_n_3,
      CYINIT => '0',
      DI(3) => sum_inferred_i_148_n_0,
      DI(2) => sum_inferred_i_149_n_0,
      DI(1) => sum_inferred_i_150_n_0,
      DI(0) => sum_inferred_i_151_n_0,
      O(3) => sum_inferred_i_106_n_4,
      O(2) => sum_inferred_i_106_n_5,
      O(1) => sum_inferred_i_106_n_6,
      O(0) => sum_inferred_i_106_n_7,
      S(3) => sum_inferred_i_152_n_0,
      S(2) => sum_inferred_i_153_n_0,
      S(1) => sum_inferred_i_154_n_0,
      S(0) => sum_inferred_i_155_n_0
    );
sum_inferred_i_107: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_110_n_0,
      CO(3) => sum_inferred_i_107_n_0,
      CO(2) => sum_inferred_i_107_n_1,
      CO(1) => sum_inferred_i_107_n_2,
      CO(0) => sum_inferred_i_107_n_3,
      CYINIT => '0',
      DI(3) => sum_inferred_i_156_n_0,
      DI(2) => sum_inferred_i_157_n_0,
      DI(1) => sum_inferred_i_158_n_0,
      DI(0) => sum_inferred_i_159_n_0,
      O(3) => sum_inferred_i_107_n_4,
      O(2) => sum_inferred_i_107_n_5,
      O(1) => sum_inferred_i_107_n_6,
      O(0) => sum_inferred_i_107_n_7,
      S(3) => sum_inferred_i_160_n_0,
      S(2) => sum_inferred_i_161_n_0,
      S(1) => sum_inferred_i_162_n_0,
      S(0) => sum_inferred_i_163_n_0
    );
sum_inferred_i_108: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_111_n_0,
      CO(3) => sum_inferred_i_108_n_0,
      CO(2) => sum_inferred_i_108_n_1,
      CO(1) => sum_inferred_i_108_n_2,
      CO(0) => sum_inferred_i_108_n_3,
      CYINIT => '0',
      DI(3) => sum_inferred_i_164_n_0,
      DI(2) => sum_inferred_i_165_n_0,
      DI(1) => sum_inferred_i_166_n_0,
      DI(0) => sum_inferred_i_167_n_0,
      O(3) => sum_inferred_i_108_n_4,
      O(2) => sum_inferred_i_108_n_5,
      O(1) => sum_inferred_i_108_n_6,
      O(0) => sum_inferred_i_108_n_7,
      S(3) => sum_inferred_i_168_n_0,
      S(2) => sum_inferred_i_169_n_0,
      S(1) => sum_inferred_i_170_n_0,
      S(0) => sum_inferred_i_171_n_0
    );
sum_inferred_i_109: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_112_n_0,
      CO(3) => sum_inferred_i_109_n_0,
      CO(2) => sum_inferred_i_109_n_1,
      CO(1) => sum_inferred_i_109_n_2,
      CO(0) => sum_inferred_i_109_n_3,
      CYINIT => '0',
      DI(3) => sum_inferred_i_172_n_0,
      DI(2) => sum_inferred_i_173_n_0,
      DI(1) => sum_inferred_i_174_n_0,
      DI(0) => sum_inferred_i_175_n_0,
      O(3) => sum_inferred_i_109_n_4,
      O(2) => sum_inferred_i_109_n_5,
      O(1) => sum_inferred_i_109_n_6,
      O(0) => sum_inferred_i_109_n_7,
      S(3) => sum_inferred_i_176_n_0,
      S(2) => sum_inferred_i_177_n_0,
      S(1) => sum_inferred_i_178_n_0,
      S(0) => sum_inferred_i_179_n_0
    );
sum_inferred_i_11: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_12_n_0,
      CO(3) => sum_inferred_i_11_n_0,
      CO(2) => sum_inferred_i_11_n_1,
      CO(1) => sum_inferred_i_11_n_2,
      CO(0) => sum_inferred_i_11_n_3,
      CYINIT => '0',
      DI(3) => sum_inferred_i_46_n_0,
      DI(2) => sum_inferred_i_47_n_0,
      DI(1) => sum_inferred_i_48_n_0,
      DI(0) => sum_inferred_i_49_n_0,
      O(3 downto 0) => sum(23 downto 20),
      S(3) => sum_inferred_i_50_n_0,
      S(2) => sum_inferred_i_51_n_0,
      S(1) => sum_inferred_i_52_n_0,
      S(0) => sum_inferred_i_53_n_0
    );
sum_inferred_i_110: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_113_n_0,
      CO(3) => sum_inferred_i_110_n_0,
      CO(2) => sum_inferred_i_110_n_1,
      CO(1) => sum_inferred_i_110_n_2,
      CO(0) => sum_inferred_i_110_n_3,
      CYINIT => '0',
      DI(3) => sum_inferred_i_180_n_0,
      DI(2) => sum_inferred_i_181_n_0,
      DI(1) => sum_inferred_i_182_n_0,
      DI(0) => sum_inferred_i_183_n_0,
      O(3) => sum_inferred_i_110_n_4,
      O(2) => sum_inferred_i_110_n_5,
      O(1) => sum_inferred_i_110_n_6,
      O(0) => sum_inferred_i_110_n_7,
      S(3) => sum_inferred_i_184_n_0,
      S(2) => sum_inferred_i_185_n_0,
      S(1) => sum_inferred_i_186_n_0,
      S(0) => sum_inferred_i_187_n_0
    );
sum_inferred_i_111: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_114_n_0,
      CO(3) => sum_inferred_i_111_n_0,
      CO(2) => sum_inferred_i_111_n_1,
      CO(1) => sum_inferred_i_111_n_2,
      CO(0) => sum_inferred_i_111_n_3,
      CYINIT => '0',
      DI(3) => sum_inferred_i_188_n_0,
      DI(2) => sum_inferred_i_189_n_0,
      DI(1) => sum_inferred_i_190_n_0,
      DI(0) => sum_inferred_i_191_n_0,
      O(3) => sum_inferred_i_111_n_4,
      O(2) => sum_inferred_i_111_n_5,
      O(1) => sum_inferred_i_111_n_6,
      O(0) => sum_inferred_i_111_n_7,
      S(3) => sum_inferred_i_192_n_0,
      S(2) => sum_inferred_i_193_n_0,
      S(1) => sum_inferred_i_194_n_0,
      S(0) => sum_inferred_i_195_n_0
    );
sum_inferred_i_112: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_115_n_0,
      CO(3) => sum_inferred_i_112_n_0,
      CO(2) => sum_inferred_i_112_n_1,
      CO(1) => sum_inferred_i_112_n_2,
      CO(0) => sum_inferred_i_112_n_3,
      CYINIT => '0',
      DI(3) => sum_inferred_i_196_n_0,
      DI(2) => sum_inferred_i_197_n_0,
      DI(1) => sum_inferred_i_198_n_0,
      DI(0) => sum_inferred_i_199_n_0,
      O(3) => sum_inferred_i_112_n_4,
      O(2) => sum_inferred_i_112_n_5,
      O(1) => sum_inferred_i_112_n_6,
      O(0) => sum_inferred_i_112_n_7,
      S(3) => sum_inferred_i_200_n_0,
      S(2) => sum_inferred_i_201_n_0,
      S(1) => sum_inferred_i_202_n_0,
      S(0) => sum_inferred_i_203_n_0
    );
sum_inferred_i_113: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_116_n_0,
      CO(3) => sum_inferred_i_113_n_0,
      CO(2) => sum_inferred_i_113_n_1,
      CO(1) => sum_inferred_i_113_n_2,
      CO(0) => sum_inferred_i_113_n_3,
      CYINIT => '0',
      DI(3) => sum_inferred_i_204_n_0,
      DI(2) => sum_inferred_i_205_n_0,
      DI(1) => sum_inferred_i_206_n_0,
      DI(0) => sum_inferred_i_207_n_0,
      O(3) => sum_inferred_i_113_n_4,
      O(2) => sum_inferred_i_113_n_5,
      O(1) => sum_inferred_i_113_n_6,
      O(0) => sum_inferred_i_113_n_7,
      S(3) => sum_inferred_i_208_n_0,
      S(2) => sum_inferred_i_209_n_0,
      S(1) => sum_inferred_i_210_n_0,
      S(0) => sum_inferred_i_211_n_0
    );
sum_inferred_i_114: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_117_n_0,
      CO(3) => sum_inferred_i_114_n_0,
      CO(2) => sum_inferred_i_114_n_1,
      CO(1) => sum_inferred_i_114_n_2,
      CO(0) => sum_inferred_i_114_n_3,
      CYINIT => '0',
      DI(3) => sum_inferred_i_212_n_0,
      DI(2) => sum_inferred_i_213_n_0,
      DI(1) => sum_inferred_i_214_n_0,
      DI(0) => sum_inferred_i_215_n_0,
      O(3) => sum_inferred_i_114_n_4,
      O(2) => sum_inferred_i_114_n_5,
      O(1) => sum_inferred_i_114_n_6,
      O(0) => sum_inferred_i_114_n_7,
      S(3) => sum_inferred_i_216_n_0,
      S(2) => sum_inferred_i_217_n_0,
      S(1) => sum_inferred_i_218_n_0,
      S(0) => sum_inferred_i_219_n_0
    );
sum_inferred_i_115: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_118_n_0,
      CO(3) => sum_inferred_i_115_n_0,
      CO(2) => sum_inferred_i_115_n_1,
      CO(1) => sum_inferred_i_115_n_2,
      CO(0) => sum_inferred_i_115_n_3,
      CYINIT => '0',
      DI(3) => sum_inferred_i_220_n_0,
      DI(2) => sum_inferred_i_221_n_0,
      DI(1) => sum_inferred_i_222_n_0,
      DI(0) => sum_inferred_i_223_n_0,
      O(3) => sum_inferred_i_115_n_4,
      O(2) => sum_inferred_i_115_n_5,
      O(1) => sum_inferred_i_115_n_6,
      O(0) => sum_inferred_i_115_n_7,
      S(3) => sum_inferred_i_224_n_0,
      S(2) => sum_inferred_i_225_n_0,
      S(1) => sum_inferred_i_226_n_0,
      S(0) => sum_inferred_i_227_n_0
    );
sum_inferred_i_116: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_119_n_0,
      CO(3) => sum_inferred_i_116_n_0,
      CO(2) => sum_inferred_i_116_n_1,
      CO(1) => sum_inferred_i_116_n_2,
      CO(0) => sum_inferred_i_116_n_3,
      CYINIT => '0',
      DI(3) => sum_inferred_i_228_n_0,
      DI(2) => sum_inferred_i_229_n_0,
      DI(1) => sum_inferred_i_230_n_0,
      DI(0) => sum_inferred_i_231_n_0,
      O(3) => sum_inferred_i_116_n_4,
      O(2) => sum_inferred_i_116_n_5,
      O(1) => sum_inferred_i_116_n_6,
      O(0) => sum_inferred_i_116_n_7,
      S(3) => sum_inferred_i_232_n_0,
      S(2) => sum_inferred_i_233_n_0,
      S(1) => sum_inferred_i_234_n_0,
      S(0) => sum_inferred_i_235_n_0
    );
sum_inferred_i_117: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_120_n_0,
      CO(3) => sum_inferred_i_117_n_0,
      CO(2) => sum_inferred_i_117_n_1,
      CO(1) => sum_inferred_i_117_n_2,
      CO(0) => sum_inferred_i_117_n_3,
      CYINIT => '0',
      DI(3) => sum_inferred_i_236_n_0,
      DI(2) => sum_inferred_i_237_n_0,
      DI(1) => sum_inferred_i_238_n_0,
      DI(0) => sum_inferred_i_239_n_0,
      O(3) => sum_inferred_i_117_n_4,
      O(2) => sum_inferred_i_117_n_5,
      O(1) => sum_inferred_i_117_n_6,
      O(0) => sum_inferred_i_117_n_7,
      S(3) => sum_inferred_i_240_n_0,
      S(2) => sum_inferred_i_241_n_0,
      S(1) => sum_inferred_i_242_n_0,
      S(0) => sum_inferred_i_243_n_0
    );
sum_inferred_i_118: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_121_n_0,
      CO(3) => sum_inferred_i_118_n_0,
      CO(2) => sum_inferred_i_118_n_1,
      CO(1) => sum_inferred_i_118_n_2,
      CO(0) => sum_inferred_i_118_n_3,
      CYINIT => '0',
      DI(3) => sum_inferred_i_244_n_0,
      DI(2) => sum_inferred_i_245_n_0,
      DI(1) => sum_inferred_i_246_n_0,
      DI(0) => sum_inferred_i_247_n_0,
      O(3) => sum_inferred_i_118_n_4,
      O(2) => sum_inferred_i_118_n_5,
      O(1) => sum_inferred_i_118_n_6,
      O(0) => sum_inferred_i_118_n_7,
      S(3) => sum_inferred_i_248_n_0,
      S(2) => sum_inferred_i_249_n_0,
      S(1) => sum_inferred_i_250_n_0,
      S(0) => sum_inferred_i_251_n_0
    );
sum_inferred_i_119: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_122_n_0,
      CO(3) => sum_inferred_i_119_n_0,
      CO(2) => sum_inferred_i_119_n_1,
      CO(1) => sum_inferred_i_119_n_2,
      CO(0) => sum_inferred_i_119_n_3,
      CYINIT => '0',
      DI(3) => sum_inferred_i_252_n_0,
      DI(2) => sum_inferred_i_253_n_0,
      DI(1) => sum_inferred_i_254_n_0,
      DI(0) => sum_inferred_i_255_n_0,
      O(3) => sum_inferred_i_119_n_4,
      O(2) => sum_inferred_i_119_n_5,
      O(1) => sum_inferred_i_119_n_6,
      O(0) => sum_inferred_i_119_n_7,
      S(3) => sum_inferred_i_256_n_0,
      S(2) => sum_inferred_i_257_n_0,
      S(1) => sum_inferred_i_258_n_0,
      S(0) => sum_inferred_i_259_n_0
    );
sum_inferred_i_12: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_13_n_0,
      CO(3) => sum_inferred_i_12_n_0,
      CO(2) => sum_inferred_i_12_n_1,
      CO(1) => sum_inferred_i_12_n_2,
      CO(0) => sum_inferred_i_12_n_3,
      CYINIT => '0',
      DI(3) => sum_inferred_i_54_n_0,
      DI(2) => sum_inferred_i_55_n_0,
      DI(1) => sum_inferred_i_56_n_0,
      DI(0) => sum_inferred_i_57_n_0,
      O(3 downto 0) => sum(19 downto 16),
      S(3) => sum_inferred_i_58_n_0,
      S(2) => sum_inferred_i_59_n_0,
      S(1) => sum_inferred_i_60_n_0,
      S(0) => sum_inferred_i_61_n_0
    );
sum_inferred_i_120: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_123_n_0,
      CO(3) => sum_inferred_i_120_n_0,
      CO(2) => sum_inferred_i_120_n_1,
      CO(1) => sum_inferred_i_120_n_2,
      CO(0) => sum_inferred_i_120_n_3,
      CYINIT => '0',
      DI(3) => sum_inferred_i_260_n_0,
      DI(2) => sum_inferred_i_261_n_0,
      DI(1) => sum_inferred_i_262_n_0,
      DI(0) => sum_inferred_i_263_n_0,
      O(3) => sum_inferred_i_120_n_4,
      O(2) => sum_inferred_i_120_n_5,
      O(1) => sum_inferred_i_120_n_6,
      O(0) => sum_inferred_i_120_n_7,
      S(3) => sum_inferred_i_264_n_0,
      S(2) => sum_inferred_i_265_n_0,
      S(1) => sum_inferred_i_266_n_0,
      S(0) => sum_inferred_i_267_n_0
    );
sum_inferred_i_121: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_124_n_0,
      CO(3) => sum_inferred_i_121_n_0,
      CO(2) => sum_inferred_i_121_n_1,
      CO(1) => sum_inferred_i_121_n_2,
      CO(0) => sum_inferred_i_121_n_3,
      CYINIT => '0',
      DI(3) => sum_inferred_i_268_n_0,
      DI(2) => sum_inferred_i_269_n_0,
      DI(1) => sum_inferred_i_270_n_0,
      DI(0) => sum_inferred_i_271_n_0,
      O(3) => sum_inferred_i_121_n_4,
      O(2) => sum_inferred_i_121_n_5,
      O(1) => sum_inferred_i_121_n_6,
      O(0) => sum_inferred_i_121_n_7,
      S(3) => sum_inferred_i_272_n_0,
      S(2) => sum_inferred_i_273_n_0,
      S(1) => sum_inferred_i_274_n_0,
      S(0) => sum_inferred_i_275_n_0
    );
sum_inferred_i_122: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_125_n_0,
      CO(3) => sum_inferred_i_122_n_0,
      CO(2) => sum_inferred_i_122_n_1,
      CO(1) => sum_inferred_i_122_n_2,
      CO(0) => sum_inferred_i_122_n_3,
      CYINIT => '0',
      DI(3) => sum_inferred_i_276_n_0,
      DI(2) => sum_inferred_i_277_n_0,
      DI(1) => sum_inferred_i_278_n_0,
      DI(0) => sum_inferred_i_279_n_0,
      O(3) => sum_inferred_i_122_n_4,
      O(2) => sum_inferred_i_122_n_5,
      O(1) => sum_inferred_i_122_n_6,
      O(0) => sum_inferred_i_122_n_7,
      S(3) => sum_inferred_i_280_n_0,
      S(2) => sum_inferred_i_281_n_0,
      S(1) => sum_inferred_i_282_n_0,
      S(0) => sum_inferred_i_283_n_0
    );
sum_inferred_i_123: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_126_n_0,
      CO(3) => sum_inferred_i_123_n_0,
      CO(2) => sum_inferred_i_123_n_1,
      CO(1) => sum_inferred_i_123_n_2,
      CO(0) => sum_inferred_i_123_n_3,
      CYINIT => '0',
      DI(3) => sum_inferred_i_284_n_0,
      DI(2) => sum_inferred_i_285_n_0,
      DI(1) => sum_inferred_i_286_n_0,
      DI(0) => sum_inferred_i_287_n_0,
      O(3) => sum_inferred_i_123_n_4,
      O(2) => sum_inferred_i_123_n_5,
      O(1) => sum_inferred_i_123_n_6,
      O(0) => sum_inferred_i_123_n_7,
      S(3) => sum_inferred_i_288_n_0,
      S(2) => sum_inferred_i_289_n_0,
      S(1) => sum_inferred_i_290_n_0,
      S(0) => sum_inferred_i_291_n_0
    );
sum_inferred_i_124: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_127_n_0,
      CO(3) => sum_inferred_i_124_n_0,
      CO(2) => sum_inferred_i_124_n_1,
      CO(1) => sum_inferred_i_124_n_2,
      CO(0) => sum_inferred_i_124_n_3,
      CYINIT => '0',
      DI(3) => sum_inferred_i_292_n_0,
      DI(2) => sum_inferred_i_293_n_0,
      DI(1) => sum_inferred_i_294_n_0,
      DI(0) => sum_inferred_i_295_n_0,
      O(3) => sum_inferred_i_124_n_4,
      O(2) => sum_inferred_i_124_n_5,
      O(1) => sum_inferred_i_124_n_6,
      O(0) => sum_inferred_i_124_n_7,
      S(3) => sum_inferred_i_296_n_0,
      S(2) => sum_inferred_i_297_n_0,
      S(1) => sum_inferred_i_298_n_0,
      S(0) => sum_inferred_i_299_n_0
    );
sum_inferred_i_125: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sum_inferred_i_125_n_0,
      CO(2) => sum_inferred_i_125_n_1,
      CO(1) => sum_inferred_i_125_n_2,
      CO(0) => sum_inferred_i_125_n_3,
      CYINIT => '0',
      DI(3) => sum_inferred_i_300_n_0,
      DI(2) => sum_inferred_i_301_n_0,
      DI(1) => sum_inferred_i_302_n_0,
      DI(0) => '0',
      O(3) => sum_inferred_i_125_n_4,
      O(2) => sum_inferred_i_125_n_5,
      O(1) => sum_inferred_i_125_n_6,
      O(0) => sum_inferred_i_125_n_7,
      S(3) => sum_inferred_i_303_n_0,
      S(2) => sum_inferred_i_304_n_0,
      S(1) => sum_inferred_i_305_n_0,
      S(0) => sum_inferred_i_306_n_0
    );
sum_inferred_i_126: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sum_inferred_i_126_n_0,
      CO(2) => sum_inferred_i_126_n_1,
      CO(1) => sum_inferred_i_126_n_2,
      CO(0) => sum_inferred_i_126_n_3,
      CYINIT => '0',
      DI(3) => sum_inferred_i_307_n_0,
      DI(2) => sum_inferred_i_308_n_0,
      DI(1) => sum_inferred_i_309_n_0,
      DI(0) => '0',
      O(3) => sum_inferred_i_126_n_4,
      O(2) => sum_inferred_i_126_n_5,
      O(1) => sum_inferred_i_126_n_6,
      O(0) => sum_inferred_i_126_n_7,
      S(3) => sum_inferred_i_310_n_0,
      S(2) => sum_inferred_i_311_n_0,
      S(1) => sum_inferred_i_312_n_0,
      S(0) => sum_inferred_i_313_n_0
    );
sum_inferred_i_127: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sum_inferred_i_127_n_0,
      CO(2) => sum_inferred_i_127_n_1,
      CO(1) => sum_inferred_i_127_n_2,
      CO(0) => sum_inferred_i_127_n_3,
      CYINIT => '0',
      DI(3) => sum_inferred_i_314_n_0,
      DI(2) => sum_inferred_i_315_n_0,
      DI(1) => sum_inferred_i_316_n_0,
      DI(0) => '0',
      O(3) => sum_inferred_i_127_n_4,
      O(2) => sum_inferred_i_127_n_5,
      O(1) => sum_inferred_i_127_n_6,
      O(0) => sum_inferred_i_127_n_7,
      S(3) => sum_inferred_i_317_n_0,
      S(2) => sum_inferred_i_318_n_0,
      S(1) => sum_inferred_i_319_n_0,
      S(0) => sum_inferred_i_320_n_0
    );
sum_inferred_i_128: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_136_n_5,
      I1 => \power_readings[0]\(30),
      I2 => \power_readings[1]\(30),
      O => sum_inferred_i_128_n_0
    );
sum_inferred_i_129: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_136_n_6,
      I1 => \power_readings[0]\(29),
      I2 => \power_readings[1]\(29),
      O => sum_inferred_i_129_n_0
    );
sum_inferred_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_14_n_0,
      CO(3) => sum_inferred_i_13_n_0,
      CO(2) => sum_inferred_i_13_n_1,
      CO(1) => sum_inferred_i_13_n_2,
      CO(0) => sum_inferred_i_13_n_3,
      CYINIT => '0',
      DI(3) => sum_inferred_i_62_n_0,
      DI(2) => sum_inferred_i_63_n_0,
      DI(1) => sum_inferred_i_64_n_0,
      DI(0) => sum_inferred_i_65_n_0,
      O(3 downto 0) => sum(15 downto 12),
      S(3) => sum_inferred_i_66_n_0,
      S(2) => sum_inferred_i_67_n_0,
      S(1) => sum_inferred_i_68_n_0,
      S(0) => sum_inferred_i_69_n_0
    );
sum_inferred_i_130: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_136_n_7,
      I1 => \power_readings[0]\(28),
      I2 => \power_readings[1]\(28),
      O => sum_inferred_i_130_n_0
    );
sum_inferred_i_131: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_321_n_4,
      I1 => \power_readings[0]\(27),
      I2 => \power_readings[1]\(27),
      O => sum_inferred_i_131_n_0
    );
sum_inferred_i_132: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_128_n_0,
      I1 => \power_readings[0]\(31),
      I2 => sum_inferred_i_136_n_4,
      I3 => \power_readings[1]\(31),
      O => sum_inferred_i_132_n_0
    );
sum_inferred_i_133: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_136_n_5,
      I1 => \power_readings[0]\(30),
      I2 => \power_readings[1]\(30),
      I3 => sum_inferred_i_129_n_0,
      O => sum_inferred_i_133_n_0
    );
sum_inferred_i_134: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_136_n_6,
      I1 => \power_readings[0]\(29),
      I2 => \power_readings[1]\(29),
      I3 => sum_inferred_i_130_n_0,
      O => sum_inferred_i_134_n_0
    );
sum_inferred_i_135: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_136_n_7,
      I1 => \power_readings[0]\(28),
      I2 => \power_readings[1]\(28),
      I3 => sum_inferred_i_131_n_0,
      O => sum_inferred_i_135_n_0
    );
sum_inferred_i_136: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_321_n_0,
      CO(3) => sum_inferred_i_136_n_0,
      CO(2) => sum_inferred_i_136_n_1,
      CO(1) => sum_inferred_i_136_n_2,
      CO(0) => sum_inferred_i_136_n_3,
      CYINIT => '0',
      DI(3) => sum_inferred_i_322_n_0,
      DI(2) => sum_inferred_i_323_n_0,
      DI(1) => sum_inferred_i_324_n_0,
      DI(0) => sum_inferred_i_325_n_0,
      O(3) => sum_inferred_i_136_n_4,
      O(2) => sum_inferred_i_136_n_5,
      O(1) => sum_inferred_i_136_n_6,
      O(0) => sum_inferred_i_136_n_7,
      S(3) => sum_inferred_i_326_n_0,
      S(2) => sum_inferred_i_327_n_0,
      S(1) => sum_inferred_i_328_n_0,
      S(0) => sum_inferred_i_329_n_0
    );
sum_inferred_i_137: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => sum(31),
      I1 => \power_readings[9]\(31),
      I2 => \power_readings[8]\(31),
      I3 => sum(32),
      O => sum_inferred_i_137_n_0
    );
sum_inferred_i_138: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[2]\(31),
      I1 => \power_readings[3]\(31),
      I2 => \power_readings[4]\(31),
      O => sum_inferred_i_138_n_0
    );
sum_inferred_i_139: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[5]\(31),
      I1 => \power_readings[6]\(31),
      I2 => \power_readings[7]\(31),
      O => sum_inferred_i_139_n_0
    );
sum_inferred_i_14: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_15_n_0,
      CO(3) => sum_inferred_i_14_n_0,
      CO(2) => sum_inferred_i_14_n_1,
      CO(1) => sum_inferred_i_14_n_2,
      CO(0) => sum_inferred_i_14_n_3,
      CYINIT => '0',
      DI(3) => sum_inferred_i_70_n_0,
      DI(2) => sum_inferred_i_71_n_0,
      DI(1) => sum_inferred_i_72_n_0,
      DI(0) => sum_inferred_i_73_n_0,
      O(3 downto 0) => sum(11 downto 8),
      S(3) => sum_inferred_i_74_n_0,
      S(2) => sum_inferred_i_75_n_0,
      S(1) => sum_inferred_i_76_n_0,
      S(0) => sum_inferred_i_77_n_0
    );
sum_inferred_i_140: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[2]\(30),
      I1 => \power_readings[3]\(30),
      I2 => \power_readings[4]\(30),
      O => sum_inferred_i_140_n_0
    );
sum_inferred_i_141: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[2]\(29),
      I1 => \power_readings[3]\(29),
      I2 => \power_readings[4]\(29),
      O => sum_inferred_i_141_n_0
    );
sum_inferred_i_142: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[2]\(28),
      I1 => \power_readings[3]\(28),
      I2 => \power_readings[4]\(28),
      O => sum_inferred_i_142_n_0
    );
sum_inferred_i_143: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[2]\(27),
      I1 => \power_readings[3]\(27),
      I2 => \power_readings[4]\(27),
      O => sum_inferred_i_143_n_0
    );
sum_inferred_i_144: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_140_n_0,
      I1 => \power_readings[3]\(31),
      I2 => \power_readings[2]\(31),
      I3 => \power_readings[4]\(31),
      O => sum_inferred_i_144_n_0
    );
sum_inferred_i_145: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[2]\(30),
      I1 => \power_readings[3]\(30),
      I2 => \power_readings[4]\(30),
      I3 => sum_inferred_i_141_n_0,
      O => sum_inferred_i_145_n_0
    );
sum_inferred_i_146: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[2]\(29),
      I1 => \power_readings[3]\(29),
      I2 => \power_readings[4]\(29),
      I3 => sum_inferred_i_142_n_0,
      O => sum_inferred_i_146_n_0
    );
sum_inferred_i_147: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[2]\(28),
      I1 => \power_readings[3]\(28),
      I2 => \power_readings[4]\(28),
      I3 => sum_inferred_i_143_n_0,
      O => sum_inferred_i_147_n_0
    );
sum_inferred_i_148: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[5]\(30),
      I1 => \power_readings[6]\(30),
      I2 => \power_readings[7]\(30),
      O => sum_inferred_i_148_n_0
    );
sum_inferred_i_149: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[5]\(29),
      I1 => \power_readings[6]\(29),
      I2 => \power_readings[7]\(29),
      O => sum_inferred_i_149_n_0
    );
sum_inferred_i_15: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_16_n_0,
      CO(3) => sum_inferred_i_15_n_0,
      CO(2) => sum_inferred_i_15_n_1,
      CO(1) => sum_inferred_i_15_n_2,
      CO(0) => sum_inferred_i_15_n_3,
      CYINIT => '0',
      DI(3) => sum_inferred_i_78_n_0,
      DI(2) => sum_inferred_i_79_n_0,
      DI(1) => sum_inferred_i_80_n_0,
      DI(0) => sum_inferred_i_81_n_0,
      O(3 downto 0) => sum(7 downto 4),
      S(3) => sum_inferred_i_82_n_0,
      S(2) => sum_inferred_i_83_n_0,
      S(1) => sum_inferred_i_84_n_0,
      S(0) => sum_inferred_i_85_n_0
    );
sum_inferred_i_150: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[5]\(28),
      I1 => \power_readings[6]\(28),
      I2 => \power_readings[7]\(28),
      O => sum_inferred_i_150_n_0
    );
sum_inferred_i_151: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[5]\(27),
      I1 => \power_readings[6]\(27),
      I2 => \power_readings[7]\(27),
      O => sum_inferred_i_151_n_0
    );
sum_inferred_i_152: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_148_n_0,
      I1 => \power_readings[6]\(31),
      I2 => \power_readings[5]\(31),
      I3 => \power_readings[7]\(31),
      O => sum_inferred_i_152_n_0
    );
sum_inferred_i_153: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[5]\(30),
      I1 => \power_readings[6]\(30),
      I2 => \power_readings[7]\(30),
      I3 => sum_inferred_i_149_n_0,
      O => sum_inferred_i_153_n_0
    );
sum_inferred_i_154: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[5]\(29),
      I1 => \power_readings[6]\(29),
      I2 => \power_readings[7]\(29),
      I3 => sum_inferred_i_150_n_0,
      O => sum_inferred_i_154_n_0
    );
sum_inferred_i_155: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[5]\(28),
      I1 => \power_readings[6]\(28),
      I2 => \power_readings[7]\(28),
      I3 => sum_inferred_i_151_n_0,
      O => sum_inferred_i_155_n_0
    );
sum_inferred_i_156: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_321_n_5,
      I1 => \power_readings[0]\(26),
      I2 => \power_readings[1]\(26),
      O => sum_inferred_i_156_n_0
    );
sum_inferred_i_157: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_321_n_6,
      I1 => \power_readings[0]\(25),
      I2 => \power_readings[1]\(25),
      O => sum_inferred_i_157_n_0
    );
sum_inferred_i_158: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_321_n_7,
      I1 => \power_readings[0]\(24),
      I2 => \power_readings[1]\(24),
      O => sum_inferred_i_158_n_0
    );
sum_inferred_i_159: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_330_n_4,
      I1 => \power_readings[0]\(23),
      I2 => \power_readings[1]\(23),
      O => sum_inferred_i_159_n_0
    );
sum_inferred_i_16: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sum_inferred_i_16_n_0,
      CO(2) => sum_inferred_i_16_n_1,
      CO(1) => sum_inferred_i_16_n_2,
      CO(0) => sum_inferred_i_16_n_3,
      CYINIT => '0',
      DI(3) => sum_inferred_i_86_n_0,
      DI(2) => sum_inferred_i_87_n_0,
      DI(1) => sum_inferred_i_88_n_0,
      DI(0) => '0',
      O(3 downto 0) => sum(3 downto 0),
      S(3) => sum_inferred_i_89_n_0,
      S(2) => sum_inferred_i_90_n_0,
      S(1) => sum_inferred_i_91_n_0,
      S(0) => sum_inferred_i_92_n_0
    );
sum_inferred_i_160: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_321_n_4,
      I1 => \power_readings[0]\(27),
      I2 => \power_readings[1]\(27),
      I3 => sum_inferred_i_156_n_0,
      O => sum_inferred_i_160_n_0
    );
sum_inferred_i_161: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_321_n_5,
      I1 => \power_readings[0]\(26),
      I2 => \power_readings[1]\(26),
      I3 => sum_inferred_i_157_n_0,
      O => sum_inferred_i_161_n_0
    );
sum_inferred_i_162: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_321_n_6,
      I1 => \power_readings[0]\(25),
      I2 => \power_readings[1]\(25),
      I3 => sum_inferred_i_158_n_0,
      O => sum_inferred_i_162_n_0
    );
sum_inferred_i_163: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_321_n_7,
      I1 => \power_readings[0]\(24),
      I2 => \power_readings[1]\(24),
      I3 => sum_inferred_i_159_n_0,
      O => sum_inferred_i_163_n_0
    );
sum_inferred_i_164: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[2]\(26),
      I1 => \power_readings[3]\(26),
      I2 => \power_readings[4]\(26),
      O => sum_inferred_i_164_n_0
    );
sum_inferred_i_165: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[2]\(25),
      I1 => \power_readings[3]\(25),
      I2 => \power_readings[4]\(25),
      O => sum_inferred_i_165_n_0
    );
sum_inferred_i_166: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[2]\(24),
      I1 => \power_readings[3]\(24),
      I2 => \power_readings[4]\(24),
      O => sum_inferred_i_166_n_0
    );
sum_inferred_i_167: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[2]\(23),
      I1 => \power_readings[3]\(23),
      I2 => \power_readings[4]\(23),
      O => sum_inferred_i_167_n_0
    );
sum_inferred_i_168: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[2]\(27),
      I1 => \power_readings[3]\(27),
      I2 => \power_readings[4]\(27),
      I3 => sum_inferred_i_164_n_0,
      O => sum_inferred_i_168_n_0
    );
sum_inferred_i_169: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[2]\(26),
      I1 => \power_readings[3]\(26),
      I2 => \power_readings[4]\(26),
      I3 => sum_inferred_i_165_n_0,
      O => sum_inferred_i_169_n_0
    );
sum_inferred_i_17: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_18_n_0,
      CO(3) => NLW_sum_inferred_i_17_CO_UNCONNECTED(3),
      CO(2) => sum_inferred_i_17_n_1,
      CO(1) => sum_inferred_i_17_n_2,
      CO(0) => sum_inferred_i_17_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => sum_inferred_i_17_n_4,
      O(2) => sum_inferred_i_17_n_5,
      O(1) => sum_inferred_i_17_n_6,
      O(0) => sum_inferred_i_17_n_7,
      S(3) => sum_inferred_i_93_n_4,
      S(2) => sum_inferred_i_93_n_5,
      S(1) => sum_inferred_i_93_n_6,
      S(0) => sum_inferred_i_93_n_7
    );
sum_inferred_i_170: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[2]\(25),
      I1 => \power_readings[3]\(25),
      I2 => \power_readings[4]\(25),
      I3 => sum_inferred_i_166_n_0,
      O => sum_inferred_i_170_n_0
    );
sum_inferred_i_171: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[2]\(24),
      I1 => \power_readings[3]\(24),
      I2 => \power_readings[4]\(24),
      I3 => sum_inferred_i_167_n_0,
      O => sum_inferred_i_171_n_0
    );
sum_inferred_i_172: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[5]\(26),
      I1 => \power_readings[6]\(26),
      I2 => \power_readings[7]\(26),
      O => sum_inferred_i_172_n_0
    );
sum_inferred_i_173: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[5]\(25),
      I1 => \power_readings[6]\(25),
      I2 => \power_readings[7]\(25),
      O => sum_inferred_i_173_n_0
    );
sum_inferred_i_174: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[5]\(24),
      I1 => \power_readings[6]\(24),
      I2 => \power_readings[7]\(24),
      O => sum_inferred_i_174_n_0
    );
sum_inferred_i_175: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[5]\(23),
      I1 => \power_readings[6]\(23),
      I2 => \power_readings[7]\(23),
      O => sum_inferred_i_175_n_0
    );
sum_inferred_i_176: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[5]\(27),
      I1 => \power_readings[6]\(27),
      I2 => \power_readings[7]\(27),
      I3 => sum_inferred_i_172_n_0,
      O => sum_inferred_i_176_n_0
    );
sum_inferred_i_177: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[5]\(26),
      I1 => \power_readings[6]\(26),
      I2 => \power_readings[7]\(26),
      I3 => sum_inferred_i_173_n_0,
      O => sum_inferred_i_177_n_0
    );
sum_inferred_i_178: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[5]\(25),
      I1 => \power_readings[6]\(25),
      I2 => \power_readings[7]\(25),
      I3 => sum_inferred_i_174_n_0,
      O => sum_inferred_i_178_n_0
    );
sum_inferred_i_179: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[5]\(24),
      I1 => \power_readings[6]\(24),
      I2 => \power_readings[7]\(24),
      I3 => sum_inferred_i_175_n_0,
      O => sum_inferred_i_179_n_0
    );
sum_inferred_i_18: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_19_n_0,
      CO(3) => sum_inferred_i_18_n_0,
      CO(2) => sum_inferred_i_18_n_1,
      CO(1) => sum_inferred_i_18_n_2,
      CO(0) => sum_inferred_i_18_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => sum_inferred_i_18_n_4,
      O(2) => sum_inferred_i_18_n_5,
      O(1) => sum_inferred_i_18_n_6,
      O(0) => sum_inferred_i_18_n_7,
      S(3) => sum_inferred_i_94_n_4,
      S(2) => sum_inferred_i_94_n_5,
      S(1) => sum_inferred_i_94_n_6,
      S(0) => sum_inferred_i_94_n_7
    );
sum_inferred_i_180: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_330_n_5,
      I1 => \power_readings[0]\(22),
      I2 => \power_readings[1]\(22),
      O => sum_inferred_i_180_n_0
    );
sum_inferred_i_181: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_330_n_6,
      I1 => \power_readings[0]\(21),
      I2 => \power_readings[1]\(21),
      O => sum_inferred_i_181_n_0
    );
sum_inferred_i_182: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_330_n_7,
      I1 => \power_readings[0]\(20),
      I2 => \power_readings[1]\(20),
      O => sum_inferred_i_182_n_0
    );
sum_inferred_i_183: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_331_n_4,
      I1 => \power_readings[0]\(19),
      I2 => \power_readings[1]\(19),
      O => sum_inferred_i_183_n_0
    );
sum_inferred_i_184: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_330_n_4,
      I1 => \power_readings[0]\(23),
      I2 => \power_readings[1]\(23),
      I3 => sum_inferred_i_180_n_0,
      O => sum_inferred_i_184_n_0
    );
sum_inferred_i_185: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_330_n_5,
      I1 => \power_readings[0]\(22),
      I2 => \power_readings[1]\(22),
      I3 => sum_inferred_i_181_n_0,
      O => sum_inferred_i_185_n_0
    );
sum_inferred_i_186: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_330_n_6,
      I1 => \power_readings[0]\(21),
      I2 => \power_readings[1]\(21),
      I3 => sum_inferred_i_182_n_0,
      O => sum_inferred_i_186_n_0
    );
sum_inferred_i_187: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_330_n_7,
      I1 => \power_readings[0]\(20),
      I2 => \power_readings[1]\(20),
      I3 => sum_inferred_i_183_n_0,
      O => sum_inferred_i_187_n_0
    );
sum_inferred_i_188: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[2]\(22),
      I1 => \power_readings[3]\(22),
      I2 => \power_readings[4]\(22),
      O => sum_inferred_i_188_n_0
    );
sum_inferred_i_189: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[2]\(21),
      I1 => \power_readings[3]\(21),
      I2 => \power_readings[4]\(21),
      O => sum_inferred_i_189_n_0
    );
sum_inferred_i_19: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_20_n_0,
      CO(3) => sum_inferred_i_19_n_0,
      CO(2) => sum_inferred_i_19_n_1,
      CO(1) => sum_inferred_i_19_n_2,
      CO(0) => sum_inferred_i_19_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => sum_inferred_i_19_n_4,
      O(2) => sum_inferred_i_19_n_5,
      O(1) => sum_inferred_i_19_n_6,
      O(0) => sum_inferred_i_19_n_7,
      S(3) => sum_inferred_i_95_n_4,
      S(2) => sum_inferred_i_95_n_5,
      S(1) => sum_inferred_i_95_n_6,
      S(0) => sum_inferred_i_95_n_7
    );
sum_inferred_i_190: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[2]\(20),
      I1 => \power_readings[3]\(20),
      I2 => \power_readings[4]\(20),
      O => sum_inferred_i_190_n_0
    );
sum_inferred_i_191: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[2]\(19),
      I1 => \power_readings[3]\(19),
      I2 => \power_readings[4]\(19),
      O => sum_inferred_i_191_n_0
    );
sum_inferred_i_192: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[2]\(23),
      I1 => \power_readings[3]\(23),
      I2 => \power_readings[4]\(23),
      I3 => sum_inferred_i_188_n_0,
      O => sum_inferred_i_192_n_0
    );
sum_inferred_i_193: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[2]\(22),
      I1 => \power_readings[3]\(22),
      I2 => \power_readings[4]\(22),
      I3 => sum_inferred_i_189_n_0,
      O => sum_inferred_i_193_n_0
    );
sum_inferred_i_194: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[2]\(21),
      I1 => \power_readings[3]\(21),
      I2 => \power_readings[4]\(21),
      I3 => sum_inferred_i_190_n_0,
      O => sum_inferred_i_194_n_0
    );
sum_inferred_i_195: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[2]\(20),
      I1 => \power_readings[3]\(20),
      I2 => \power_readings[4]\(20),
      I3 => sum_inferred_i_191_n_0,
      O => sum_inferred_i_195_n_0
    );
sum_inferred_i_196: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[5]\(22),
      I1 => \power_readings[6]\(22),
      I2 => \power_readings[7]\(22),
      O => sum_inferred_i_196_n_0
    );
sum_inferred_i_197: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[5]\(21),
      I1 => \power_readings[6]\(21),
      I2 => \power_readings[7]\(21),
      O => sum_inferred_i_197_n_0
    );
sum_inferred_i_198: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[5]\(20),
      I1 => \power_readings[6]\(20),
      I2 => \power_readings[7]\(20),
      O => sum_inferred_i_198_n_0
    );
sum_inferred_i_199: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[5]\(19),
      I1 => \power_readings[6]\(19),
      I2 => \power_readings[7]\(19),
      O => sum_inferred_i_199_n_0
    );
sum_inferred_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_3_n_0,
      CO(3) => sum_inferred_i_2_n_0,
      CO(2) => sum_inferred_i_2_n_1,
      CO(1) => sum_inferred_i_2_n_2,
      CO(0) => sum_inferred_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sum(59 downto 56),
      S(3) => sum_inferred_i_18_n_4,
      S(2) => sum_inferred_i_18_n_5,
      S(1) => sum_inferred_i_18_n_6,
      S(0) => sum_inferred_i_18_n_7
    );
sum_inferred_i_20: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_21_n_0,
      CO(3) => sum_inferred_i_20_n_0,
      CO(2) => sum_inferred_i_20_n_1,
      CO(1) => sum_inferred_i_20_n_2,
      CO(0) => sum_inferred_i_20_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => sum_inferred_i_20_n_4,
      O(2) => sum_inferred_i_20_n_5,
      O(1) => sum_inferred_i_20_n_6,
      O(0) => sum_inferred_i_20_n_7,
      S(3) => sum_inferred_i_96_n_4,
      S(2) => sum_inferred_i_96_n_5,
      S(1) => sum_inferred_i_96_n_6,
      S(0) => sum_inferred_i_96_n_7
    );
sum_inferred_i_200: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[5]\(23),
      I1 => \power_readings[6]\(23),
      I2 => \power_readings[7]\(23),
      I3 => sum_inferred_i_196_n_0,
      O => sum_inferred_i_200_n_0
    );
sum_inferred_i_201: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[5]\(22),
      I1 => \power_readings[6]\(22),
      I2 => \power_readings[7]\(22),
      I3 => sum_inferred_i_197_n_0,
      O => sum_inferred_i_201_n_0
    );
sum_inferred_i_202: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[5]\(21),
      I1 => \power_readings[6]\(21),
      I2 => \power_readings[7]\(21),
      I3 => sum_inferred_i_198_n_0,
      O => sum_inferred_i_202_n_0
    );
sum_inferred_i_203: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[5]\(20),
      I1 => \power_readings[6]\(20),
      I2 => \power_readings[7]\(20),
      I3 => sum_inferred_i_199_n_0,
      O => sum_inferred_i_203_n_0
    );
sum_inferred_i_204: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_331_n_5,
      I1 => \power_readings[0]\(18),
      I2 => \power_readings[1]\(18),
      O => sum_inferred_i_204_n_0
    );
sum_inferred_i_205: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_331_n_6,
      I1 => \power_readings[0]\(17),
      I2 => \power_readings[1]\(17),
      O => sum_inferred_i_205_n_0
    );
sum_inferred_i_206: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_331_n_7,
      I1 => \power_readings[0]\(16),
      I2 => \power_readings[1]\(16),
      O => sum_inferred_i_206_n_0
    );
sum_inferred_i_207: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_332_n_4,
      I1 => \power_readings[0]\(15),
      I2 => \power_readings[1]\(15),
      O => sum_inferred_i_207_n_0
    );
sum_inferred_i_208: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_331_n_4,
      I1 => \power_readings[0]\(19),
      I2 => \power_readings[1]\(19),
      I3 => sum_inferred_i_204_n_0,
      O => sum_inferred_i_208_n_0
    );
sum_inferred_i_209: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_331_n_5,
      I1 => \power_readings[0]\(18),
      I2 => \power_readings[1]\(18),
      I3 => sum_inferred_i_205_n_0,
      O => sum_inferred_i_209_n_0
    );
sum_inferred_i_21: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_22_n_0,
      CO(3) => sum_inferred_i_21_n_0,
      CO(2) => sum_inferred_i_21_n_1,
      CO(1) => sum_inferred_i_21_n_2,
      CO(0) => sum_inferred_i_21_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => sum_inferred_i_21_n_4,
      O(2) => sum_inferred_i_21_n_5,
      O(1) => sum_inferred_i_21_n_6,
      O(0) => sum_inferred_i_21_n_7,
      S(3) => sum_inferred_i_97_n_4,
      S(2) => sum_inferred_i_97_n_5,
      S(1) => sum_inferred_i_97_n_6,
      S(0) => sum_inferred_i_97_n_7
    );
sum_inferred_i_210: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_331_n_6,
      I1 => \power_readings[0]\(17),
      I2 => \power_readings[1]\(17),
      I3 => sum_inferred_i_206_n_0,
      O => sum_inferred_i_210_n_0
    );
sum_inferred_i_211: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_331_n_7,
      I1 => \power_readings[0]\(16),
      I2 => \power_readings[1]\(16),
      I3 => sum_inferred_i_207_n_0,
      O => sum_inferred_i_211_n_0
    );
sum_inferred_i_212: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[2]\(18),
      I1 => \power_readings[3]\(18),
      I2 => \power_readings[4]\(18),
      O => sum_inferred_i_212_n_0
    );
sum_inferred_i_213: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[2]\(17),
      I1 => \power_readings[3]\(17),
      I2 => \power_readings[4]\(17),
      O => sum_inferred_i_213_n_0
    );
sum_inferred_i_214: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[2]\(16),
      I1 => \power_readings[3]\(16),
      I2 => \power_readings[4]\(16),
      O => sum_inferred_i_214_n_0
    );
sum_inferred_i_215: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[2]\(15),
      I1 => \power_readings[3]\(15),
      I2 => \power_readings[4]\(15),
      O => sum_inferred_i_215_n_0
    );
sum_inferred_i_216: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[2]\(19),
      I1 => \power_readings[3]\(19),
      I2 => \power_readings[4]\(19),
      I3 => sum_inferred_i_212_n_0,
      O => sum_inferred_i_216_n_0
    );
sum_inferred_i_217: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[2]\(18),
      I1 => \power_readings[3]\(18),
      I2 => \power_readings[4]\(18),
      I3 => sum_inferred_i_213_n_0,
      O => sum_inferred_i_217_n_0
    );
sum_inferred_i_218: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[2]\(17),
      I1 => \power_readings[3]\(17),
      I2 => \power_readings[4]\(17),
      I3 => sum_inferred_i_214_n_0,
      O => sum_inferred_i_218_n_0
    );
sum_inferred_i_219: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[2]\(16),
      I1 => \power_readings[3]\(16),
      I2 => \power_readings[4]\(16),
      I3 => sum_inferred_i_215_n_0,
      O => sum_inferred_i_219_n_0
    );
sum_inferred_i_22: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_23_n_0,
      CO(3) => sum_inferred_i_22_n_0,
      CO(2) => sum_inferred_i_22_n_1,
      CO(1) => sum_inferred_i_22_n_2,
      CO(0) => sum_inferred_i_22_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => sum_inferred_i_22_n_4,
      O(2) => sum_inferred_i_22_n_5,
      O(1) => sum_inferred_i_22_n_6,
      O(0) => sum_inferred_i_22_n_7,
      S(3) => sum_inferred_i_98_n_4,
      S(2) => sum_inferred_i_98_n_5,
      S(1) => sum_inferred_i_98_n_6,
      S(0) => sum_inferred_i_98_n_7
    );
sum_inferred_i_220: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[5]\(18),
      I1 => \power_readings[6]\(18),
      I2 => \power_readings[7]\(18),
      O => sum_inferred_i_220_n_0
    );
sum_inferred_i_221: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[5]\(17),
      I1 => \power_readings[6]\(17),
      I2 => \power_readings[7]\(17),
      O => sum_inferred_i_221_n_0
    );
sum_inferred_i_222: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[5]\(16),
      I1 => \power_readings[6]\(16),
      I2 => \power_readings[7]\(16),
      O => sum_inferred_i_222_n_0
    );
sum_inferred_i_223: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[5]\(15),
      I1 => \power_readings[6]\(15),
      I2 => \power_readings[7]\(15),
      O => sum_inferred_i_223_n_0
    );
sum_inferred_i_224: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[5]\(19),
      I1 => \power_readings[6]\(19),
      I2 => \power_readings[7]\(19),
      I3 => sum_inferred_i_220_n_0,
      O => sum_inferred_i_224_n_0
    );
sum_inferred_i_225: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[5]\(18),
      I1 => \power_readings[6]\(18),
      I2 => \power_readings[7]\(18),
      I3 => sum_inferred_i_221_n_0,
      O => sum_inferred_i_225_n_0
    );
sum_inferred_i_226: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[5]\(17),
      I1 => \power_readings[6]\(17),
      I2 => \power_readings[7]\(17),
      I3 => sum_inferred_i_222_n_0,
      O => sum_inferred_i_226_n_0
    );
sum_inferred_i_227: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[5]\(16),
      I1 => \power_readings[6]\(16),
      I2 => \power_readings[7]\(16),
      I3 => sum_inferred_i_223_n_0,
      O => sum_inferred_i_227_n_0
    );
sum_inferred_i_228: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_332_n_5,
      I1 => \power_readings[0]\(14),
      I2 => \power_readings[1]\(14),
      O => sum_inferred_i_228_n_0
    );
sum_inferred_i_229: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_332_n_6,
      I1 => \power_readings[0]\(13),
      I2 => \power_readings[1]\(13),
      O => sum_inferred_i_229_n_0
    );
sum_inferred_i_23: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_24_n_0,
      CO(3) => sum_inferred_i_23_n_0,
      CO(2) => sum_inferred_i_23_n_1,
      CO(1) => sum_inferred_i_23_n_2,
      CO(0) => sum_inferred_i_23_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => sum_inferred_i_23_n_4,
      O(2) => sum_inferred_i_23_n_5,
      O(1) => sum_inferred_i_23_n_6,
      O(0) => sum_inferred_i_23_n_7,
      S(3) => sum_inferred_i_99_n_4,
      S(2) => sum_inferred_i_99_n_5,
      S(1) => sum_inferred_i_99_n_6,
      S(0) => sum_inferred_i_99_n_7
    );
sum_inferred_i_230: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_332_n_7,
      I1 => \power_readings[0]\(12),
      I2 => \power_readings[1]\(12),
      O => sum_inferred_i_230_n_0
    );
sum_inferred_i_231: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_333_n_4,
      I1 => \power_readings[0]\(11),
      I2 => \power_readings[1]\(11),
      O => sum_inferred_i_231_n_0
    );
sum_inferred_i_232: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_332_n_4,
      I1 => \power_readings[0]\(15),
      I2 => \power_readings[1]\(15),
      I3 => sum_inferred_i_228_n_0,
      O => sum_inferred_i_232_n_0
    );
sum_inferred_i_233: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_332_n_5,
      I1 => \power_readings[0]\(14),
      I2 => \power_readings[1]\(14),
      I3 => sum_inferred_i_229_n_0,
      O => sum_inferred_i_233_n_0
    );
sum_inferred_i_234: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_332_n_6,
      I1 => \power_readings[0]\(13),
      I2 => \power_readings[1]\(13),
      I3 => sum_inferred_i_230_n_0,
      O => sum_inferred_i_234_n_0
    );
sum_inferred_i_235: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_332_n_7,
      I1 => \power_readings[0]\(12),
      I2 => \power_readings[1]\(12),
      I3 => sum_inferred_i_231_n_0,
      O => sum_inferred_i_235_n_0
    );
sum_inferred_i_236: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[2]\(14),
      I1 => \power_readings[3]\(14),
      I2 => \power_readings[4]\(14),
      O => sum_inferred_i_236_n_0
    );
sum_inferred_i_237: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[2]\(13),
      I1 => \power_readings[3]\(13),
      I2 => \power_readings[4]\(13),
      O => sum_inferred_i_237_n_0
    );
sum_inferred_i_238: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[2]\(12),
      I1 => \power_readings[3]\(12),
      I2 => \power_readings[4]\(12),
      O => sum_inferred_i_238_n_0
    );
sum_inferred_i_239: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[2]\(11),
      I1 => \power_readings[3]\(11),
      I2 => \power_readings[4]\(11),
      O => sum_inferred_i_239_n_0
    );
sum_inferred_i_24: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_100_n_0,
      CO(3) => sum_inferred_i_24_n_0,
      CO(2) => sum_inferred_i_24_n_1,
      CO(1) => sum_inferred_i_24_n_2,
      CO(0) => sum_inferred_i_24_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sum_inferred_i_101_n_7,
      O(3) => sum_inferred_i_24_n_4,
      O(2) => sum_inferred_i_24_n_5,
      O(1) => sum_inferred_i_24_n_6,
      O(0) => sum_inferred_i_24_n_7,
      S(3) => sum_inferred_i_101_n_4,
      S(2) => sum_inferred_i_101_n_5,
      S(1) => sum_inferred_i_101_n_6,
      S(0) => sum_inferred_i_102_n_0
    );
sum_inferred_i_240: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[2]\(15),
      I1 => \power_readings[3]\(15),
      I2 => \power_readings[4]\(15),
      I3 => sum_inferred_i_236_n_0,
      O => sum_inferred_i_240_n_0
    );
sum_inferred_i_241: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[2]\(14),
      I1 => \power_readings[3]\(14),
      I2 => \power_readings[4]\(14),
      I3 => sum_inferred_i_237_n_0,
      O => sum_inferred_i_241_n_0
    );
sum_inferred_i_242: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[2]\(13),
      I1 => \power_readings[3]\(13),
      I2 => \power_readings[4]\(13),
      I3 => sum_inferred_i_238_n_0,
      O => sum_inferred_i_242_n_0
    );
sum_inferred_i_243: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[2]\(12),
      I1 => \power_readings[3]\(12),
      I2 => \power_readings[4]\(12),
      I3 => sum_inferred_i_239_n_0,
      O => sum_inferred_i_243_n_0
    );
sum_inferred_i_244: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[5]\(14),
      I1 => \power_readings[6]\(14),
      I2 => \power_readings[7]\(14),
      O => sum_inferred_i_244_n_0
    );
sum_inferred_i_245: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[5]\(13),
      I1 => \power_readings[6]\(13),
      I2 => \power_readings[7]\(13),
      O => sum_inferred_i_245_n_0
    );
sum_inferred_i_246: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[5]\(12),
      I1 => \power_readings[6]\(12),
      I2 => \power_readings[7]\(12),
      O => sum_inferred_i_246_n_0
    );
sum_inferred_i_247: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[5]\(11),
      I1 => \power_readings[6]\(11),
      I2 => \power_readings[7]\(11),
      O => sum_inferred_i_247_n_0
    );
sum_inferred_i_248: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[5]\(15),
      I1 => \power_readings[6]\(15),
      I2 => \power_readings[7]\(15),
      I3 => sum_inferred_i_244_n_0,
      O => sum_inferred_i_248_n_0
    );
sum_inferred_i_249: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[5]\(14),
      I1 => \power_readings[6]\(14),
      I2 => \power_readings[7]\(14),
      I3 => sum_inferred_i_245_n_0,
      O => sum_inferred_i_249_n_0
    );
sum_inferred_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_24_n_7,
      I1 => sum_inferred_i_103_n_7,
      I2 => sum_inferred_i_104_n_7,
      O => sum_inferred_i_25_n_0
    );
sum_inferred_i_250: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[5]\(13),
      I1 => \power_readings[6]\(13),
      I2 => \power_readings[7]\(13),
      I3 => sum_inferred_i_246_n_0,
      O => sum_inferred_i_250_n_0
    );
sum_inferred_i_251: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[5]\(12),
      I1 => \power_readings[6]\(12),
      I2 => \power_readings[7]\(12),
      I3 => sum_inferred_i_247_n_0,
      O => sum_inferred_i_251_n_0
    );
sum_inferred_i_252: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_333_n_5,
      I1 => \power_readings[0]\(10),
      I2 => \power_readings[1]\(10),
      O => sum_inferred_i_252_n_0
    );
sum_inferred_i_253: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_333_n_6,
      I1 => \power_readings[0]\(9),
      I2 => \power_readings[1]\(9),
      O => sum_inferred_i_253_n_0
    );
sum_inferred_i_254: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_333_n_7,
      I1 => \power_readings[0]\(8),
      I2 => \power_readings[1]\(8),
      O => sum_inferred_i_254_n_0
    );
sum_inferred_i_255: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_334_n_4,
      I1 => \power_readings[0]\(7),
      I2 => \power_readings[1]\(7),
      O => sum_inferred_i_255_n_0
    );
sum_inferred_i_256: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_333_n_4,
      I1 => \power_readings[0]\(11),
      I2 => \power_readings[1]\(11),
      I3 => sum_inferred_i_252_n_0,
      O => sum_inferred_i_256_n_0
    );
sum_inferred_i_257: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_333_n_5,
      I1 => \power_readings[0]\(10),
      I2 => \power_readings[1]\(10),
      I3 => sum_inferred_i_253_n_0,
      O => sum_inferred_i_257_n_0
    );
sum_inferred_i_258: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_333_n_6,
      I1 => \power_readings[0]\(9),
      I2 => \power_readings[1]\(9),
      I3 => sum_inferred_i_254_n_0,
      O => sum_inferred_i_258_n_0
    );
sum_inferred_i_259: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_333_n_7,
      I1 => \power_readings[0]\(8),
      I2 => \power_readings[1]\(8),
      I3 => sum_inferred_i_255_n_0,
      O => sum_inferred_i_259_n_0
    );
sum_inferred_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_100_n_4,
      I1 => sum_inferred_i_105_n_4,
      I2 => sum_inferred_i_106_n_4,
      O => sum_inferred_i_26_n_0
    );
sum_inferred_i_260: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[2]\(10),
      I1 => \power_readings[3]\(10),
      I2 => \power_readings[4]\(10),
      O => sum_inferred_i_260_n_0
    );
sum_inferred_i_261: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[2]\(9),
      I1 => \power_readings[3]\(9),
      I2 => \power_readings[4]\(9),
      O => sum_inferred_i_261_n_0
    );
sum_inferred_i_262: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[2]\(8),
      I1 => \power_readings[3]\(8),
      I2 => \power_readings[4]\(8),
      O => sum_inferred_i_262_n_0
    );
sum_inferred_i_263: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[2]\(7),
      I1 => \power_readings[3]\(7),
      I2 => \power_readings[4]\(7),
      O => sum_inferred_i_263_n_0
    );
sum_inferred_i_264: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[2]\(11),
      I1 => \power_readings[3]\(11),
      I2 => \power_readings[4]\(11),
      I3 => sum_inferred_i_260_n_0,
      O => sum_inferred_i_264_n_0
    );
sum_inferred_i_265: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[2]\(10),
      I1 => \power_readings[3]\(10),
      I2 => \power_readings[4]\(10),
      I3 => sum_inferred_i_261_n_0,
      O => sum_inferred_i_265_n_0
    );
sum_inferred_i_266: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[2]\(9),
      I1 => \power_readings[3]\(9),
      I2 => \power_readings[4]\(9),
      I3 => sum_inferred_i_262_n_0,
      O => sum_inferred_i_266_n_0
    );
sum_inferred_i_267: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[2]\(8),
      I1 => \power_readings[3]\(8),
      I2 => \power_readings[4]\(8),
      I3 => sum_inferred_i_263_n_0,
      O => sum_inferred_i_267_n_0
    );
sum_inferred_i_268: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[5]\(10),
      I1 => \power_readings[6]\(10),
      I2 => \power_readings[7]\(10),
      O => sum_inferred_i_268_n_0
    );
sum_inferred_i_269: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[5]\(9),
      I1 => \power_readings[6]\(9),
      I2 => \power_readings[7]\(9),
      O => sum_inferred_i_269_n_0
    );
sum_inferred_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => sum_inferred_i_24_n_6,
      I1 => sum_inferred_i_103_n_2,
      I2 => sum_inferred_i_104_n_2,
      I3 => sum_inferred_i_24_n_5,
      O => sum_inferred_i_27_n_0
    );
sum_inferred_i_270: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[5]\(8),
      I1 => \power_readings[6]\(8),
      I2 => \power_readings[7]\(8),
      O => sum_inferred_i_270_n_0
    );
sum_inferred_i_271: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[5]\(7),
      I1 => \power_readings[6]\(7),
      I2 => \power_readings[7]\(7),
      O => sum_inferred_i_271_n_0
    );
sum_inferred_i_272: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[5]\(11),
      I1 => \power_readings[6]\(11),
      I2 => \power_readings[7]\(11),
      I3 => sum_inferred_i_268_n_0,
      O => sum_inferred_i_272_n_0
    );
sum_inferred_i_273: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[5]\(10),
      I1 => \power_readings[6]\(10),
      I2 => \power_readings[7]\(10),
      I3 => sum_inferred_i_269_n_0,
      O => sum_inferred_i_273_n_0
    );
sum_inferred_i_274: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[5]\(9),
      I1 => \power_readings[6]\(9),
      I2 => \power_readings[7]\(9),
      I3 => sum_inferred_i_270_n_0,
      O => sum_inferred_i_274_n_0
    );
sum_inferred_i_275: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[5]\(8),
      I1 => \power_readings[6]\(8),
      I2 => \power_readings[7]\(8),
      I3 => sum_inferred_i_271_n_0,
      O => sum_inferred_i_275_n_0
    );
sum_inferred_i_276: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_334_n_5,
      I1 => \power_readings[0]\(6),
      I2 => \power_readings[1]\(6),
      O => sum_inferred_i_276_n_0
    );
sum_inferred_i_277: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_334_n_6,
      I1 => \power_readings[0]\(5),
      I2 => \power_readings[1]\(5),
      O => sum_inferred_i_277_n_0
    );
sum_inferred_i_278: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_334_n_7,
      I1 => \power_readings[0]\(4),
      I2 => \power_readings[1]\(4),
      O => sum_inferred_i_278_n_0
    );
sum_inferred_i_279: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_335_n_4,
      I1 => \power_readings[0]\(3),
      I2 => \power_readings[1]\(3),
      O => sum_inferred_i_279_n_0
    );
sum_inferred_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_104_n_2,
      I1 => sum_inferred_i_24_n_6,
      I2 => sum_inferred_i_103_n_2,
      I3 => sum_inferred_i_25_n_0,
      O => sum_inferred_i_28_n_0
    );
sum_inferred_i_280: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_334_n_4,
      I1 => \power_readings[0]\(7),
      I2 => \power_readings[1]\(7),
      I3 => sum_inferred_i_276_n_0,
      O => sum_inferred_i_280_n_0
    );
sum_inferred_i_281: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_334_n_5,
      I1 => \power_readings[0]\(6),
      I2 => \power_readings[1]\(6),
      I3 => sum_inferred_i_277_n_0,
      O => sum_inferred_i_281_n_0
    );
sum_inferred_i_282: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_334_n_6,
      I1 => \power_readings[0]\(5),
      I2 => \power_readings[1]\(5),
      I3 => sum_inferred_i_278_n_0,
      O => sum_inferred_i_282_n_0
    );
sum_inferred_i_283: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_334_n_7,
      I1 => \power_readings[0]\(4),
      I2 => \power_readings[1]\(4),
      I3 => sum_inferred_i_279_n_0,
      O => sum_inferred_i_283_n_0
    );
sum_inferred_i_284: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[2]\(6),
      I1 => \power_readings[3]\(6),
      I2 => \power_readings[4]\(6),
      O => sum_inferred_i_284_n_0
    );
sum_inferred_i_285: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[2]\(5),
      I1 => \power_readings[3]\(5),
      I2 => \power_readings[4]\(5),
      O => sum_inferred_i_285_n_0
    );
sum_inferred_i_286: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[2]\(4),
      I1 => \power_readings[3]\(4),
      I2 => \power_readings[4]\(4),
      O => sum_inferred_i_286_n_0
    );
sum_inferred_i_287: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[2]\(3),
      I1 => \power_readings[3]\(3),
      I2 => \power_readings[4]\(3),
      O => sum_inferred_i_287_n_0
    );
sum_inferred_i_288: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[2]\(7),
      I1 => \power_readings[3]\(7),
      I2 => \power_readings[4]\(7),
      I3 => sum_inferred_i_284_n_0,
      O => sum_inferred_i_288_n_0
    );
sum_inferred_i_289: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[2]\(6),
      I1 => \power_readings[3]\(6),
      I2 => \power_readings[4]\(6),
      I3 => sum_inferred_i_285_n_0,
      O => sum_inferred_i_289_n_0
    );
sum_inferred_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_24_n_7,
      I1 => sum_inferred_i_103_n_7,
      I2 => sum_inferred_i_104_n_7,
      I3 => sum_inferred_i_26_n_0,
      O => sum_inferred_i_29_n_0
    );
sum_inferred_i_290: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[2]\(5),
      I1 => \power_readings[3]\(5),
      I2 => \power_readings[4]\(5),
      I3 => sum_inferred_i_286_n_0,
      O => sum_inferred_i_290_n_0
    );
sum_inferred_i_291: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[2]\(4),
      I1 => \power_readings[3]\(4),
      I2 => \power_readings[4]\(4),
      I3 => sum_inferred_i_287_n_0,
      O => sum_inferred_i_291_n_0
    );
sum_inferred_i_292: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[5]\(6),
      I1 => \power_readings[6]\(6),
      I2 => \power_readings[7]\(6),
      O => sum_inferred_i_292_n_0
    );
sum_inferred_i_293: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[5]\(5),
      I1 => \power_readings[6]\(5),
      I2 => \power_readings[7]\(5),
      O => sum_inferred_i_293_n_0
    );
sum_inferred_i_294: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[5]\(4),
      I1 => \power_readings[6]\(4),
      I2 => \power_readings[7]\(4),
      O => sum_inferred_i_294_n_0
    );
sum_inferred_i_295: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[5]\(3),
      I1 => \power_readings[6]\(3),
      I2 => \power_readings[7]\(3),
      O => sum_inferred_i_295_n_0
    );
sum_inferred_i_296: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[5]\(7),
      I1 => \power_readings[6]\(7),
      I2 => \power_readings[7]\(7),
      I3 => sum_inferred_i_292_n_0,
      O => sum_inferred_i_296_n_0
    );
sum_inferred_i_297: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[5]\(6),
      I1 => \power_readings[6]\(6),
      I2 => \power_readings[7]\(6),
      I3 => sum_inferred_i_293_n_0,
      O => sum_inferred_i_297_n_0
    );
sum_inferred_i_298: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[5]\(5),
      I1 => \power_readings[6]\(5),
      I2 => \power_readings[7]\(5),
      I3 => sum_inferred_i_294_n_0,
      O => sum_inferred_i_298_n_0
    );
sum_inferred_i_299: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[5]\(4),
      I1 => \power_readings[6]\(4),
      I2 => \power_readings[7]\(4),
      I3 => sum_inferred_i_295_n_0,
      O => sum_inferred_i_299_n_0
    );
sum_inferred_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_4_n_0,
      CO(3) => sum_inferred_i_3_n_0,
      CO(2) => sum_inferred_i_3_n_1,
      CO(1) => sum_inferred_i_3_n_2,
      CO(0) => sum_inferred_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sum(55 downto 52),
      S(3) => sum_inferred_i_19_n_4,
      S(2) => sum_inferred_i_19_n_5,
      S(1) => sum_inferred_i_19_n_6,
      S(0) => sum_inferred_i_19_n_7
    );
sum_inferred_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_100_n_5,
      I1 => sum_inferred_i_105_n_5,
      I2 => sum_inferred_i_106_n_5,
      O => sum_inferred_i_30_n_0
    );
sum_inferred_i_300: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_335_n_5,
      I1 => \power_readings[0]\(2),
      I2 => \power_readings[1]\(2),
      O => sum_inferred_i_300_n_0
    );
sum_inferred_i_301: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_335_n_6,
      I1 => \power_readings[0]\(1),
      I2 => \power_readings[1]\(1),
      O => sum_inferred_i_301_n_0
    );
sum_inferred_i_302: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_335_n_7,
      I1 => \power_readings[0]\(0),
      I2 => \power_readings[1]\(0),
      O => sum_inferred_i_302_n_0
    );
sum_inferred_i_303: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_335_n_4,
      I1 => \power_readings[0]\(3),
      I2 => \power_readings[1]\(3),
      I3 => sum_inferred_i_300_n_0,
      O => sum_inferred_i_303_n_0
    );
sum_inferred_i_304: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_335_n_5,
      I1 => \power_readings[0]\(2),
      I2 => \power_readings[1]\(2),
      I3 => sum_inferred_i_301_n_0,
      O => sum_inferred_i_304_n_0
    );
sum_inferred_i_305: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_335_n_6,
      I1 => \power_readings[0]\(1),
      I2 => \power_readings[1]\(1),
      I3 => sum_inferred_i_302_n_0,
      O => sum_inferred_i_305_n_0
    );
sum_inferred_i_306: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sum_inferred_i_335_n_7,
      I1 => \power_readings[0]\(0),
      I2 => \power_readings[1]\(0),
      O => sum_inferred_i_306_n_0
    );
sum_inferred_i_307: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[2]\(2),
      I1 => \power_readings[3]\(2),
      I2 => \power_readings[4]\(2),
      O => sum_inferred_i_307_n_0
    );
sum_inferred_i_308: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[2]\(1),
      I1 => \power_readings[3]\(1),
      I2 => \power_readings[4]\(1),
      O => sum_inferred_i_308_n_0
    );
sum_inferred_i_309: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[2]\(0),
      I1 => \power_readings[3]\(0),
      I2 => \power_readings[4]\(0),
      O => sum_inferred_i_309_n_0
    );
sum_inferred_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_100_n_6,
      I1 => sum_inferred_i_105_n_6,
      I2 => sum_inferred_i_106_n_6,
      O => sum_inferred_i_31_n_0
    );
sum_inferred_i_310: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[2]\(3),
      I1 => \power_readings[3]\(3),
      I2 => \power_readings[4]\(3),
      I3 => sum_inferred_i_307_n_0,
      O => sum_inferred_i_310_n_0
    );
sum_inferred_i_311: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[2]\(2),
      I1 => \power_readings[3]\(2),
      I2 => \power_readings[4]\(2),
      I3 => sum_inferred_i_308_n_0,
      O => sum_inferred_i_311_n_0
    );
sum_inferred_i_312: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[2]\(1),
      I1 => \power_readings[3]\(1),
      I2 => \power_readings[4]\(1),
      I3 => sum_inferred_i_309_n_0,
      O => sum_inferred_i_312_n_0
    );
sum_inferred_i_313: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \power_readings[2]\(0),
      I1 => \power_readings[3]\(0),
      I2 => \power_readings[4]\(0),
      O => sum_inferred_i_313_n_0
    );
sum_inferred_i_314: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[5]\(2),
      I1 => \power_readings[6]\(2),
      I2 => \power_readings[7]\(2),
      O => sum_inferred_i_314_n_0
    );
sum_inferred_i_315: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[5]\(1),
      I1 => \power_readings[6]\(1),
      I2 => \power_readings[7]\(1),
      O => sum_inferred_i_315_n_0
    );
sum_inferred_i_316: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[5]\(0),
      I1 => \power_readings[6]\(0),
      I2 => \power_readings[7]\(0),
      O => sum_inferred_i_316_n_0
    );
sum_inferred_i_317: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[5]\(3),
      I1 => \power_readings[6]\(3),
      I2 => \power_readings[7]\(3),
      I3 => sum_inferred_i_314_n_0,
      O => sum_inferred_i_317_n_0
    );
sum_inferred_i_318: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[5]\(2),
      I1 => \power_readings[6]\(2),
      I2 => \power_readings[7]\(2),
      I3 => sum_inferred_i_315_n_0,
      O => sum_inferred_i_318_n_0
    );
sum_inferred_i_319: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[5]\(1),
      I1 => \power_readings[6]\(1),
      I2 => \power_readings[7]\(1),
      I3 => sum_inferred_i_316_n_0,
      O => sum_inferred_i_319_n_0
    );
sum_inferred_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_100_n_7,
      I1 => sum_inferred_i_105_n_7,
      I2 => sum_inferred_i_106_n_7,
      O => sum_inferred_i_32_n_0
    );
sum_inferred_i_320: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \power_readings[5]\(0),
      I1 => \power_readings[6]\(0),
      I2 => \power_readings[7]\(0),
      O => sum_inferred_i_320_n_0
    );
sum_inferred_i_321: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_330_n_0,
      CO(3) => sum_inferred_i_321_n_0,
      CO(2) => sum_inferred_i_321_n_1,
      CO(1) => sum_inferred_i_321_n_2,
      CO(0) => sum_inferred_i_321_n_3,
      CYINIT => '0',
      DI(3) => sum_inferred_i_336_n_0,
      DI(2) => sum_inferred_i_337_n_0,
      DI(1) => sum_inferred_i_338_n_0,
      DI(0) => sum_inferred_i_339_n_0,
      O(3) => sum_inferred_i_321_n_4,
      O(2) => sum_inferred_i_321_n_5,
      O(1) => sum_inferred_i_321_n_6,
      O(0) => sum_inferred_i_321_n_7,
      S(3) => sum_inferred_i_340_n_0,
      S(2) => sum_inferred_i_341_n_0,
      S(1) => sum_inferred_i_342_n_0,
      S(0) => sum_inferred_i_343_n_0
    );
sum_inferred_i_322: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[8]\(30),
      I1 => \power_readings[9]\(30),
      I2 => sum(30),
      O => sum_inferred_i_322_n_0
    );
sum_inferred_i_323: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[8]\(29),
      I1 => \power_readings[9]\(29),
      I2 => sum(29),
      O => sum_inferred_i_323_n_0
    );
sum_inferred_i_324: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[8]\(28),
      I1 => \power_readings[9]\(28),
      I2 => sum(28),
      O => sum_inferred_i_324_n_0
    );
sum_inferred_i_325: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[8]\(27),
      I1 => \power_readings[9]\(27),
      I2 => sum(27),
      O => sum_inferred_i_325_n_0
    );
sum_inferred_i_326: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_322_n_0,
      I1 => \power_readings[9]\(31),
      I2 => \power_readings[8]\(31),
      I3 => sum(31),
      O => sum_inferred_i_326_n_0
    );
sum_inferred_i_327: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[8]\(30),
      I1 => \power_readings[9]\(30),
      I2 => sum(30),
      I3 => sum_inferred_i_323_n_0,
      O => sum_inferred_i_327_n_0
    );
sum_inferred_i_328: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[8]\(29),
      I1 => \power_readings[9]\(29),
      I2 => sum(29),
      I3 => sum_inferred_i_324_n_0,
      O => sum_inferred_i_328_n_0
    );
sum_inferred_i_329: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[8]\(28),
      I1 => \power_readings[9]\(28),
      I2 => sum(28),
      I3 => sum_inferred_i_325_n_0,
      O => sum_inferred_i_329_n_0
    );
sum_inferred_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_107_n_4,
      I1 => sum_inferred_i_108_n_4,
      I2 => sum_inferred_i_109_n_4,
      O => sum_inferred_i_33_n_0
    );
sum_inferred_i_330: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_331_n_0,
      CO(3) => sum_inferred_i_330_n_0,
      CO(2) => sum_inferred_i_330_n_1,
      CO(1) => sum_inferred_i_330_n_2,
      CO(0) => sum_inferred_i_330_n_3,
      CYINIT => '0',
      DI(3) => sum_inferred_i_344_n_0,
      DI(2) => sum_inferred_i_345_n_0,
      DI(1) => sum_inferred_i_346_n_0,
      DI(0) => sum_inferred_i_347_n_0,
      O(3) => sum_inferred_i_330_n_4,
      O(2) => sum_inferred_i_330_n_5,
      O(1) => sum_inferred_i_330_n_6,
      O(0) => sum_inferred_i_330_n_7,
      S(3) => sum_inferred_i_348_n_0,
      S(2) => sum_inferred_i_349_n_0,
      S(1) => sum_inferred_i_350_n_0,
      S(0) => sum_inferred_i_351_n_0
    );
sum_inferred_i_331: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_332_n_0,
      CO(3) => sum_inferred_i_331_n_0,
      CO(2) => sum_inferred_i_331_n_1,
      CO(1) => sum_inferred_i_331_n_2,
      CO(0) => sum_inferred_i_331_n_3,
      CYINIT => '0',
      DI(3) => sum_inferred_i_352_n_0,
      DI(2) => sum_inferred_i_353_n_0,
      DI(1) => sum_inferred_i_354_n_0,
      DI(0) => sum_inferred_i_355_n_0,
      O(3) => sum_inferred_i_331_n_4,
      O(2) => sum_inferred_i_331_n_5,
      O(1) => sum_inferred_i_331_n_6,
      O(0) => sum_inferred_i_331_n_7,
      S(3) => sum_inferred_i_356_n_0,
      S(2) => sum_inferred_i_357_n_0,
      S(1) => sum_inferred_i_358_n_0,
      S(0) => sum_inferred_i_359_n_0
    );
sum_inferred_i_332: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_333_n_0,
      CO(3) => sum_inferred_i_332_n_0,
      CO(2) => sum_inferred_i_332_n_1,
      CO(1) => sum_inferred_i_332_n_2,
      CO(0) => sum_inferred_i_332_n_3,
      CYINIT => '0',
      DI(3) => sum_inferred_i_360_n_0,
      DI(2) => sum_inferred_i_361_n_0,
      DI(1) => sum_inferred_i_362_n_0,
      DI(0) => sum_inferred_i_363_n_0,
      O(3) => sum_inferred_i_332_n_4,
      O(2) => sum_inferred_i_332_n_5,
      O(1) => sum_inferred_i_332_n_6,
      O(0) => sum_inferred_i_332_n_7,
      S(3) => sum_inferred_i_364_n_0,
      S(2) => sum_inferred_i_365_n_0,
      S(1) => sum_inferred_i_366_n_0,
      S(0) => sum_inferred_i_367_n_0
    );
sum_inferred_i_333: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_334_n_0,
      CO(3) => sum_inferred_i_333_n_0,
      CO(2) => sum_inferred_i_333_n_1,
      CO(1) => sum_inferred_i_333_n_2,
      CO(0) => sum_inferred_i_333_n_3,
      CYINIT => '0',
      DI(3) => sum_inferred_i_368_n_0,
      DI(2) => sum_inferred_i_369_n_0,
      DI(1) => sum_inferred_i_370_n_0,
      DI(0) => sum_inferred_i_371_n_0,
      O(3) => sum_inferred_i_333_n_4,
      O(2) => sum_inferred_i_333_n_5,
      O(1) => sum_inferred_i_333_n_6,
      O(0) => sum_inferred_i_333_n_7,
      S(3) => sum_inferred_i_372_n_0,
      S(2) => sum_inferred_i_373_n_0,
      S(1) => sum_inferred_i_374_n_0,
      S(0) => sum_inferred_i_375_n_0
    );
sum_inferred_i_334: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_335_n_0,
      CO(3) => sum_inferred_i_334_n_0,
      CO(2) => sum_inferred_i_334_n_1,
      CO(1) => sum_inferred_i_334_n_2,
      CO(0) => sum_inferred_i_334_n_3,
      CYINIT => '0',
      DI(3) => sum_inferred_i_376_n_0,
      DI(2) => sum_inferred_i_377_n_0,
      DI(1) => sum_inferred_i_378_n_0,
      DI(0) => sum_inferred_i_379_n_0,
      O(3) => sum_inferred_i_334_n_4,
      O(2) => sum_inferred_i_334_n_5,
      O(1) => sum_inferred_i_334_n_6,
      O(0) => sum_inferred_i_334_n_7,
      S(3) => sum_inferred_i_380_n_0,
      S(2) => sum_inferred_i_381_n_0,
      S(1) => sum_inferred_i_382_n_0,
      S(0) => sum_inferred_i_383_n_0
    );
sum_inferred_i_335: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sum_inferred_i_335_n_0,
      CO(2) => sum_inferred_i_335_n_1,
      CO(1) => sum_inferred_i_335_n_2,
      CO(0) => sum_inferred_i_335_n_3,
      CYINIT => '0',
      DI(3) => sum_inferred_i_384_n_0,
      DI(2) => sum_inferred_i_385_n_0,
      DI(1) => sum_inferred_i_386_n_0,
      DI(0) => '0',
      O(3) => sum_inferred_i_335_n_4,
      O(2) => sum_inferred_i_335_n_5,
      O(1) => sum_inferred_i_335_n_6,
      O(0) => sum_inferred_i_335_n_7,
      S(3) => sum_inferred_i_387_n_0,
      S(2) => sum_inferred_i_388_n_0,
      S(1) => sum_inferred_i_389_n_0,
      S(0) => sum_inferred_i_390_n_0
    );
sum_inferred_i_336: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[8]\(26),
      I1 => \power_readings[9]\(26),
      I2 => sum(26),
      O => sum_inferred_i_336_n_0
    );
sum_inferred_i_337: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[8]\(25),
      I1 => \power_readings[9]\(25),
      I2 => sum(25),
      O => sum_inferred_i_337_n_0
    );
sum_inferred_i_338: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[8]\(24),
      I1 => \power_readings[9]\(24),
      I2 => sum(24),
      O => sum_inferred_i_338_n_0
    );
sum_inferred_i_339: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[8]\(23),
      I1 => \power_readings[9]\(23),
      I2 => sum(23),
      O => sum_inferred_i_339_n_0
    );
sum_inferred_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_100_n_4,
      I1 => sum_inferred_i_105_n_4,
      I2 => sum_inferred_i_106_n_4,
      I3 => sum_inferred_i_30_n_0,
      O => sum_inferred_i_34_n_0
    );
sum_inferred_i_340: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[8]\(27),
      I1 => \power_readings[9]\(27),
      I2 => sum(27),
      I3 => sum_inferred_i_336_n_0,
      O => sum_inferred_i_340_n_0
    );
sum_inferred_i_341: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[8]\(26),
      I1 => \power_readings[9]\(26),
      I2 => sum(26),
      I3 => sum_inferred_i_337_n_0,
      O => sum_inferred_i_341_n_0
    );
sum_inferred_i_342: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[8]\(25),
      I1 => \power_readings[9]\(25),
      I2 => sum(25),
      I3 => sum_inferred_i_338_n_0,
      O => sum_inferred_i_342_n_0
    );
sum_inferred_i_343: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[8]\(24),
      I1 => \power_readings[9]\(24),
      I2 => sum(24),
      I3 => sum_inferred_i_339_n_0,
      O => sum_inferred_i_343_n_0
    );
sum_inferred_i_344: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[8]\(22),
      I1 => \power_readings[9]\(22),
      I2 => sum(22),
      O => sum_inferred_i_344_n_0
    );
sum_inferred_i_345: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[8]\(21),
      I1 => \power_readings[9]\(21),
      I2 => sum(21),
      O => sum_inferred_i_345_n_0
    );
sum_inferred_i_346: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[8]\(20),
      I1 => \power_readings[9]\(20),
      I2 => sum(20),
      O => sum_inferred_i_346_n_0
    );
sum_inferred_i_347: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[8]\(19),
      I1 => \power_readings[9]\(19),
      I2 => sum(19),
      O => sum_inferred_i_347_n_0
    );
sum_inferred_i_348: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[8]\(23),
      I1 => \power_readings[9]\(23),
      I2 => sum(23),
      I3 => sum_inferred_i_344_n_0,
      O => sum_inferred_i_348_n_0
    );
sum_inferred_i_349: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[8]\(22),
      I1 => \power_readings[9]\(22),
      I2 => sum(22),
      I3 => sum_inferred_i_345_n_0,
      O => sum_inferred_i_349_n_0
    );
sum_inferred_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_100_n_5,
      I1 => sum_inferred_i_105_n_5,
      I2 => sum_inferred_i_106_n_5,
      I3 => sum_inferred_i_31_n_0,
      O => sum_inferred_i_35_n_0
    );
sum_inferred_i_350: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[8]\(21),
      I1 => \power_readings[9]\(21),
      I2 => sum(21),
      I3 => sum_inferred_i_346_n_0,
      O => sum_inferred_i_350_n_0
    );
sum_inferred_i_351: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[8]\(20),
      I1 => \power_readings[9]\(20),
      I2 => sum(20),
      I3 => sum_inferred_i_347_n_0,
      O => sum_inferred_i_351_n_0
    );
sum_inferred_i_352: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[8]\(18),
      I1 => \power_readings[9]\(18),
      I2 => sum(18),
      O => sum_inferred_i_352_n_0
    );
sum_inferred_i_353: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[8]\(17),
      I1 => \power_readings[9]\(17),
      I2 => sum(17),
      O => sum_inferred_i_353_n_0
    );
sum_inferred_i_354: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[8]\(16),
      I1 => \power_readings[9]\(16),
      I2 => sum(16),
      O => sum_inferred_i_354_n_0
    );
sum_inferred_i_355: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[8]\(15),
      I1 => \power_readings[9]\(15),
      I2 => sum(15),
      O => sum_inferred_i_355_n_0
    );
sum_inferred_i_356: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[8]\(19),
      I1 => \power_readings[9]\(19),
      I2 => sum(19),
      I3 => sum_inferred_i_352_n_0,
      O => sum_inferred_i_356_n_0
    );
sum_inferred_i_357: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[8]\(18),
      I1 => \power_readings[9]\(18),
      I2 => sum(18),
      I3 => sum_inferred_i_353_n_0,
      O => sum_inferred_i_357_n_0
    );
sum_inferred_i_358: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[8]\(17),
      I1 => \power_readings[9]\(17),
      I2 => sum(17),
      I3 => sum_inferred_i_354_n_0,
      O => sum_inferred_i_358_n_0
    );
sum_inferred_i_359: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[8]\(16),
      I1 => \power_readings[9]\(16),
      I2 => sum(16),
      I3 => sum_inferred_i_355_n_0,
      O => sum_inferred_i_359_n_0
    );
sum_inferred_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_100_n_6,
      I1 => sum_inferred_i_105_n_6,
      I2 => sum_inferred_i_106_n_6,
      I3 => sum_inferred_i_32_n_0,
      O => sum_inferred_i_36_n_0
    );
sum_inferred_i_360: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[8]\(14),
      I1 => \power_readings[9]\(14),
      I2 => sum(14),
      O => sum_inferred_i_360_n_0
    );
sum_inferred_i_361: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[8]\(13),
      I1 => \power_readings[9]\(13),
      I2 => sum(13),
      O => sum_inferred_i_361_n_0
    );
sum_inferred_i_362: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[8]\(12),
      I1 => \power_readings[9]\(12),
      I2 => sum(12),
      O => sum_inferred_i_362_n_0
    );
sum_inferred_i_363: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[8]\(11),
      I1 => \power_readings[9]\(11),
      I2 => sum(11),
      O => sum_inferred_i_363_n_0
    );
sum_inferred_i_364: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[8]\(15),
      I1 => \power_readings[9]\(15),
      I2 => sum(15),
      I3 => sum_inferred_i_360_n_0,
      O => sum_inferred_i_364_n_0
    );
sum_inferred_i_365: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[8]\(14),
      I1 => \power_readings[9]\(14),
      I2 => sum(14),
      I3 => sum_inferred_i_361_n_0,
      O => sum_inferred_i_365_n_0
    );
sum_inferred_i_366: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[8]\(13),
      I1 => \power_readings[9]\(13),
      I2 => sum(13),
      I3 => sum_inferred_i_362_n_0,
      O => sum_inferred_i_366_n_0
    );
sum_inferred_i_367: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[8]\(12),
      I1 => \power_readings[9]\(12),
      I2 => sum(12),
      I3 => sum_inferred_i_363_n_0,
      O => sum_inferred_i_367_n_0
    );
sum_inferred_i_368: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[8]\(10),
      I1 => \power_readings[9]\(10),
      I2 => sum(10),
      O => sum_inferred_i_368_n_0
    );
sum_inferred_i_369: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[8]\(9),
      I1 => \power_readings[9]\(9),
      I2 => sum(9),
      O => sum_inferred_i_369_n_0
    );
sum_inferred_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_100_n_7,
      I1 => sum_inferred_i_105_n_7,
      I2 => sum_inferred_i_106_n_7,
      I3 => sum_inferred_i_33_n_0,
      O => sum_inferred_i_37_n_0
    );
sum_inferred_i_370: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[8]\(8),
      I1 => \power_readings[9]\(8),
      I2 => sum(8),
      O => sum_inferred_i_370_n_0
    );
sum_inferred_i_371: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[8]\(7),
      I1 => \power_readings[9]\(7),
      I2 => sum(7),
      O => sum_inferred_i_371_n_0
    );
sum_inferred_i_372: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[8]\(11),
      I1 => \power_readings[9]\(11),
      I2 => sum(11),
      I3 => sum_inferred_i_368_n_0,
      O => sum_inferred_i_372_n_0
    );
sum_inferred_i_373: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[8]\(10),
      I1 => \power_readings[9]\(10),
      I2 => sum(10),
      I3 => sum_inferred_i_369_n_0,
      O => sum_inferred_i_373_n_0
    );
sum_inferred_i_374: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[8]\(9),
      I1 => \power_readings[9]\(9),
      I2 => sum(9),
      I3 => sum_inferred_i_370_n_0,
      O => sum_inferred_i_374_n_0
    );
sum_inferred_i_375: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[8]\(8),
      I1 => \power_readings[9]\(8),
      I2 => sum(8),
      I3 => sum_inferred_i_371_n_0,
      O => sum_inferred_i_375_n_0
    );
sum_inferred_i_376: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[8]\(6),
      I1 => \power_readings[9]\(6),
      I2 => sum(6),
      O => sum_inferred_i_376_n_0
    );
sum_inferred_i_377: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[8]\(5),
      I1 => \power_readings[9]\(5),
      I2 => sum(5),
      O => sum_inferred_i_377_n_0
    );
sum_inferred_i_378: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[8]\(4),
      I1 => \power_readings[9]\(4),
      I2 => sum(4),
      O => sum_inferred_i_378_n_0
    );
sum_inferred_i_379: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[8]\(3),
      I1 => \power_readings[9]\(3),
      I2 => sum(3),
      O => sum_inferred_i_379_n_0
    );
sum_inferred_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_107_n_5,
      I1 => sum_inferred_i_108_n_5,
      I2 => sum_inferred_i_109_n_5,
      O => sum_inferred_i_38_n_0
    );
sum_inferred_i_380: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[8]\(7),
      I1 => \power_readings[9]\(7),
      I2 => sum(7),
      I3 => sum_inferred_i_376_n_0,
      O => sum_inferred_i_380_n_0
    );
sum_inferred_i_381: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[8]\(6),
      I1 => \power_readings[9]\(6),
      I2 => sum(6),
      I3 => sum_inferred_i_377_n_0,
      O => sum_inferred_i_381_n_0
    );
sum_inferred_i_382: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[8]\(5),
      I1 => \power_readings[9]\(5),
      I2 => sum(5),
      I3 => sum_inferred_i_378_n_0,
      O => sum_inferred_i_382_n_0
    );
sum_inferred_i_383: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[8]\(4),
      I1 => \power_readings[9]\(4),
      I2 => sum(4),
      I3 => sum_inferred_i_379_n_0,
      O => sum_inferred_i_383_n_0
    );
sum_inferred_i_384: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[8]\(2),
      I1 => \power_readings[9]\(2),
      I2 => sum(2),
      O => sum_inferred_i_384_n_0
    );
sum_inferred_i_385: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[8]\(1),
      I1 => \power_readings[9]\(1),
      I2 => sum(1),
      O => sum_inferred_i_385_n_0
    );
sum_inferred_i_386: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \power_readings[8]\(0),
      I1 => \power_readings[9]\(0),
      I2 => sum(0),
      O => sum_inferred_i_386_n_0
    );
sum_inferred_i_387: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[8]\(3),
      I1 => \power_readings[9]\(3),
      I2 => sum(3),
      I3 => sum_inferred_i_384_n_0,
      O => sum_inferred_i_387_n_0
    );
sum_inferred_i_388: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[8]\(2),
      I1 => \power_readings[9]\(2),
      I2 => sum(2),
      I3 => sum_inferred_i_385_n_0,
      O => sum_inferred_i_388_n_0
    );
sum_inferred_i_389: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \power_readings[8]\(1),
      I1 => \power_readings[9]\(1),
      I2 => sum(1),
      I3 => sum_inferred_i_386_n_0,
      O => sum_inferred_i_389_n_0
    );
sum_inferred_i_39: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_107_n_6,
      I1 => sum_inferred_i_108_n_6,
      I2 => sum_inferred_i_109_n_6,
      O => sum_inferred_i_39_n_0
    );
sum_inferred_i_390: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \power_readings[8]\(0),
      I1 => \power_readings[9]\(0),
      I2 => sum(0),
      O => sum_inferred_i_390_n_0
    );
sum_inferred_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_5_n_0,
      CO(3) => sum_inferred_i_4_n_0,
      CO(2) => sum_inferred_i_4_n_1,
      CO(1) => sum_inferred_i_4_n_2,
      CO(0) => sum_inferred_i_4_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sum(51 downto 48),
      S(3) => sum_inferred_i_20_n_4,
      S(2) => sum_inferred_i_20_n_5,
      S(1) => sum_inferred_i_20_n_6,
      S(0) => sum_inferred_i_20_n_7
    );
sum_inferred_i_40: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_107_n_7,
      I1 => sum_inferred_i_108_n_7,
      I2 => sum_inferred_i_109_n_7,
      O => sum_inferred_i_40_n_0
    );
sum_inferred_i_41: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_110_n_4,
      I1 => sum_inferred_i_111_n_4,
      I2 => sum_inferred_i_112_n_4,
      O => sum_inferred_i_41_n_0
    );
sum_inferred_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_107_n_4,
      I1 => sum_inferred_i_108_n_4,
      I2 => sum_inferred_i_109_n_4,
      I3 => sum_inferred_i_38_n_0,
      O => sum_inferred_i_42_n_0
    );
sum_inferred_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_107_n_5,
      I1 => sum_inferred_i_108_n_5,
      I2 => sum_inferred_i_109_n_5,
      I3 => sum_inferred_i_39_n_0,
      O => sum_inferred_i_43_n_0
    );
sum_inferred_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_107_n_6,
      I1 => sum_inferred_i_108_n_6,
      I2 => sum_inferred_i_109_n_6,
      I3 => sum_inferred_i_40_n_0,
      O => sum_inferred_i_44_n_0
    );
sum_inferred_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_107_n_7,
      I1 => sum_inferred_i_108_n_7,
      I2 => sum_inferred_i_109_n_7,
      I3 => sum_inferred_i_41_n_0,
      O => sum_inferred_i_45_n_0
    );
sum_inferred_i_46: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_110_n_5,
      I1 => sum_inferred_i_111_n_5,
      I2 => sum_inferred_i_112_n_5,
      O => sum_inferred_i_46_n_0
    );
sum_inferred_i_47: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_110_n_6,
      I1 => sum_inferred_i_111_n_6,
      I2 => sum_inferred_i_112_n_6,
      O => sum_inferred_i_47_n_0
    );
sum_inferred_i_48: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_110_n_7,
      I1 => sum_inferred_i_111_n_7,
      I2 => sum_inferred_i_112_n_7,
      O => sum_inferred_i_48_n_0
    );
sum_inferred_i_49: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_113_n_4,
      I1 => sum_inferred_i_114_n_4,
      I2 => sum_inferred_i_115_n_4,
      O => sum_inferred_i_49_n_0
    );
sum_inferred_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_6_n_0,
      CO(3) => sum_inferred_i_5_n_0,
      CO(2) => sum_inferred_i_5_n_1,
      CO(1) => sum_inferred_i_5_n_2,
      CO(0) => sum_inferred_i_5_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sum(47 downto 44),
      S(3) => sum_inferred_i_21_n_4,
      S(2) => sum_inferred_i_21_n_5,
      S(1) => sum_inferred_i_21_n_6,
      S(0) => sum_inferred_i_21_n_7
    );
sum_inferred_i_50: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_110_n_4,
      I1 => sum_inferred_i_111_n_4,
      I2 => sum_inferred_i_112_n_4,
      I3 => sum_inferred_i_46_n_0,
      O => sum_inferred_i_50_n_0
    );
sum_inferred_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_110_n_5,
      I1 => sum_inferred_i_111_n_5,
      I2 => sum_inferred_i_112_n_5,
      I3 => sum_inferred_i_47_n_0,
      O => sum_inferred_i_51_n_0
    );
sum_inferred_i_52: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_110_n_6,
      I1 => sum_inferred_i_111_n_6,
      I2 => sum_inferred_i_112_n_6,
      I3 => sum_inferred_i_48_n_0,
      O => sum_inferred_i_52_n_0
    );
sum_inferred_i_53: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_110_n_7,
      I1 => sum_inferred_i_111_n_7,
      I2 => sum_inferred_i_112_n_7,
      I3 => sum_inferred_i_49_n_0,
      O => sum_inferred_i_53_n_0
    );
sum_inferred_i_54: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_113_n_5,
      I1 => sum_inferred_i_114_n_5,
      I2 => sum_inferred_i_115_n_5,
      O => sum_inferred_i_54_n_0
    );
sum_inferred_i_55: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_113_n_6,
      I1 => sum_inferred_i_114_n_6,
      I2 => sum_inferred_i_115_n_6,
      O => sum_inferred_i_55_n_0
    );
sum_inferred_i_56: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_113_n_7,
      I1 => sum_inferred_i_114_n_7,
      I2 => sum_inferred_i_115_n_7,
      O => sum_inferred_i_56_n_0
    );
sum_inferred_i_57: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_116_n_4,
      I1 => sum_inferred_i_117_n_4,
      I2 => sum_inferred_i_118_n_4,
      O => sum_inferred_i_57_n_0
    );
sum_inferred_i_58: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_113_n_4,
      I1 => sum_inferred_i_114_n_4,
      I2 => sum_inferred_i_115_n_4,
      I3 => sum_inferred_i_54_n_0,
      O => sum_inferred_i_58_n_0
    );
sum_inferred_i_59: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_113_n_5,
      I1 => sum_inferred_i_114_n_5,
      I2 => sum_inferred_i_115_n_5,
      I3 => sum_inferred_i_55_n_0,
      O => sum_inferred_i_59_n_0
    );
sum_inferred_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_7_n_0,
      CO(3) => sum_inferred_i_6_n_0,
      CO(2) => sum_inferred_i_6_n_1,
      CO(1) => sum_inferred_i_6_n_2,
      CO(0) => sum_inferred_i_6_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sum(43 downto 40),
      S(3) => sum_inferred_i_22_n_4,
      S(2) => sum_inferred_i_22_n_5,
      S(1) => sum_inferred_i_22_n_6,
      S(0) => sum_inferred_i_22_n_7
    );
sum_inferred_i_60: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_113_n_6,
      I1 => sum_inferred_i_114_n_6,
      I2 => sum_inferred_i_115_n_6,
      I3 => sum_inferred_i_56_n_0,
      O => sum_inferred_i_60_n_0
    );
sum_inferred_i_61: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_113_n_7,
      I1 => sum_inferred_i_114_n_7,
      I2 => sum_inferred_i_115_n_7,
      I3 => sum_inferred_i_57_n_0,
      O => sum_inferred_i_61_n_0
    );
sum_inferred_i_62: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_116_n_5,
      I1 => sum_inferred_i_117_n_5,
      I2 => sum_inferred_i_118_n_5,
      O => sum_inferred_i_62_n_0
    );
sum_inferred_i_63: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_116_n_6,
      I1 => sum_inferred_i_117_n_6,
      I2 => sum_inferred_i_118_n_6,
      O => sum_inferred_i_63_n_0
    );
sum_inferred_i_64: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_116_n_7,
      I1 => sum_inferred_i_117_n_7,
      I2 => sum_inferred_i_118_n_7,
      O => sum_inferred_i_64_n_0
    );
sum_inferred_i_65: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_119_n_4,
      I1 => sum_inferred_i_120_n_4,
      I2 => sum_inferred_i_121_n_4,
      O => sum_inferred_i_65_n_0
    );
sum_inferred_i_66: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_116_n_4,
      I1 => sum_inferred_i_117_n_4,
      I2 => sum_inferred_i_118_n_4,
      I3 => sum_inferred_i_62_n_0,
      O => sum_inferred_i_66_n_0
    );
sum_inferred_i_67: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_116_n_5,
      I1 => sum_inferred_i_117_n_5,
      I2 => sum_inferred_i_118_n_5,
      I3 => sum_inferred_i_63_n_0,
      O => sum_inferred_i_67_n_0
    );
sum_inferred_i_68: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_116_n_6,
      I1 => sum_inferred_i_117_n_6,
      I2 => sum_inferred_i_118_n_6,
      I3 => sum_inferred_i_64_n_0,
      O => sum_inferred_i_68_n_0
    );
sum_inferred_i_69: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_116_n_7,
      I1 => sum_inferred_i_117_n_7,
      I2 => sum_inferred_i_118_n_7,
      I3 => sum_inferred_i_65_n_0,
      O => sum_inferred_i_69_n_0
    );
sum_inferred_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_8_n_0,
      CO(3) => sum_inferred_i_7_n_0,
      CO(2) => sum_inferred_i_7_n_1,
      CO(1) => sum_inferred_i_7_n_2,
      CO(0) => sum_inferred_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sum(39 downto 36),
      S(3) => sum_inferred_i_23_n_4,
      S(2) => sum_inferred_i_23_n_5,
      S(1) => sum_inferred_i_23_n_6,
      S(0) => sum_inferred_i_23_n_7
    );
sum_inferred_i_70: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_119_n_5,
      I1 => sum_inferred_i_120_n_5,
      I2 => sum_inferred_i_121_n_5,
      O => sum_inferred_i_70_n_0
    );
sum_inferred_i_71: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_119_n_6,
      I1 => sum_inferred_i_120_n_6,
      I2 => sum_inferred_i_121_n_6,
      O => sum_inferred_i_71_n_0
    );
sum_inferred_i_72: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_119_n_7,
      I1 => sum_inferred_i_120_n_7,
      I2 => sum_inferred_i_121_n_7,
      O => sum_inferred_i_72_n_0
    );
sum_inferred_i_73: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_122_n_4,
      I1 => sum_inferred_i_123_n_4,
      I2 => sum_inferred_i_124_n_4,
      O => sum_inferred_i_73_n_0
    );
sum_inferred_i_74: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_119_n_4,
      I1 => sum_inferred_i_120_n_4,
      I2 => sum_inferred_i_121_n_4,
      I3 => sum_inferred_i_70_n_0,
      O => sum_inferred_i_74_n_0
    );
sum_inferred_i_75: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_119_n_5,
      I1 => sum_inferred_i_120_n_5,
      I2 => sum_inferred_i_121_n_5,
      I3 => sum_inferred_i_71_n_0,
      O => sum_inferred_i_75_n_0
    );
sum_inferred_i_76: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_119_n_6,
      I1 => sum_inferred_i_120_n_6,
      I2 => sum_inferred_i_121_n_6,
      I3 => sum_inferred_i_72_n_0,
      O => sum_inferred_i_76_n_0
    );
sum_inferred_i_77: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_119_n_7,
      I1 => sum_inferred_i_120_n_7,
      I2 => sum_inferred_i_121_n_7,
      I3 => sum_inferred_i_73_n_0,
      O => sum_inferred_i_77_n_0
    );
sum_inferred_i_78: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_122_n_5,
      I1 => sum_inferred_i_123_n_5,
      I2 => sum_inferred_i_124_n_5,
      O => sum_inferred_i_78_n_0
    );
sum_inferred_i_79: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_122_n_6,
      I1 => sum_inferred_i_123_n_6,
      I2 => sum_inferred_i_124_n_6,
      O => sum_inferred_i_79_n_0
    );
sum_inferred_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_9_n_0,
      CO(3) => sum_inferred_i_8_n_0,
      CO(2) => sum_inferred_i_8_n_1,
      CO(1) => sum_inferred_i_8_n_2,
      CO(0) => sum_inferred_i_8_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => sum_inferred_i_24_n_5,
      DI(1) => sum_inferred_i_25_n_0,
      DI(0) => sum_inferred_i_26_n_0,
      O(3 downto 0) => sum(35 downto 32),
      S(3) => sum_inferred_i_24_n_4,
      S(2) => sum_inferred_i_27_n_0,
      S(1) => sum_inferred_i_28_n_0,
      S(0) => sum_inferred_i_29_n_0
    );
sum_inferred_i_80: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_122_n_7,
      I1 => sum_inferred_i_123_n_7,
      I2 => sum_inferred_i_124_n_7,
      O => sum_inferred_i_80_n_0
    );
sum_inferred_i_81: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_125_n_4,
      I1 => sum_inferred_i_126_n_4,
      I2 => sum_inferred_i_127_n_4,
      O => sum_inferred_i_81_n_0
    );
sum_inferred_i_82: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_122_n_4,
      I1 => sum_inferred_i_123_n_4,
      I2 => sum_inferred_i_124_n_4,
      I3 => sum_inferred_i_78_n_0,
      O => sum_inferred_i_82_n_0
    );
sum_inferred_i_83: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_122_n_5,
      I1 => sum_inferred_i_123_n_5,
      I2 => sum_inferred_i_124_n_5,
      I3 => sum_inferred_i_79_n_0,
      O => sum_inferred_i_83_n_0
    );
sum_inferred_i_84: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_122_n_6,
      I1 => sum_inferred_i_123_n_6,
      I2 => sum_inferred_i_124_n_6,
      I3 => sum_inferred_i_80_n_0,
      O => sum_inferred_i_84_n_0
    );
sum_inferred_i_85: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_122_n_7,
      I1 => sum_inferred_i_123_n_7,
      I2 => sum_inferred_i_124_n_7,
      I3 => sum_inferred_i_81_n_0,
      O => sum_inferred_i_85_n_0
    );
sum_inferred_i_86: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_125_n_5,
      I1 => sum_inferred_i_126_n_5,
      I2 => sum_inferred_i_127_n_5,
      O => sum_inferred_i_86_n_0
    );
sum_inferred_i_87: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_125_n_6,
      I1 => sum_inferred_i_126_n_6,
      I2 => sum_inferred_i_127_n_6,
      O => sum_inferred_i_87_n_0
    );
sum_inferred_i_88: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_inferred_i_125_n_7,
      I1 => sum_inferred_i_126_n_7,
      I2 => sum_inferred_i_127_n_7,
      O => sum_inferred_i_88_n_0
    );
sum_inferred_i_89: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_125_n_4,
      I1 => sum_inferred_i_126_n_4,
      I2 => sum_inferred_i_127_n_4,
      I3 => sum_inferred_i_86_n_0,
      O => sum_inferred_i_89_n_0
    );
sum_inferred_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_10_n_0,
      CO(3) => sum_inferred_i_9_n_0,
      CO(2) => sum_inferred_i_9_n_1,
      CO(1) => sum_inferred_i_9_n_2,
      CO(0) => sum_inferred_i_9_n_3,
      CYINIT => '0',
      DI(3) => sum_inferred_i_30_n_0,
      DI(2) => sum_inferred_i_31_n_0,
      DI(1) => sum_inferred_i_32_n_0,
      DI(0) => sum_inferred_i_33_n_0,
      O(3 downto 0) => sum(31 downto 28),
      S(3) => sum_inferred_i_34_n_0,
      S(2) => sum_inferred_i_35_n_0,
      S(1) => sum_inferred_i_36_n_0,
      S(0) => sum_inferred_i_37_n_0
    );
sum_inferred_i_90: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_125_n_5,
      I1 => sum_inferred_i_126_n_5,
      I2 => sum_inferred_i_127_n_5,
      I3 => sum_inferred_i_87_n_0,
      O => sum_inferred_i_90_n_0
    );
sum_inferred_i_91: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sum_inferred_i_125_n_6,
      I1 => sum_inferred_i_126_n_6,
      I2 => sum_inferred_i_127_n_6,
      I3 => sum_inferred_i_88_n_0,
      O => sum_inferred_i_91_n_0
    );
sum_inferred_i_92: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => sum_inferred_i_125_n_7,
      I1 => sum_inferred_i_126_n_7,
      I2 => sum_inferred_i_127_n_7,
      O => sum_inferred_i_92_n_0
    );
sum_inferred_i_93: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_94_n_0,
      CO(3) => NLW_sum_inferred_i_93_CO_UNCONNECTED(3),
      CO(2) => sum_inferred_i_93_n_1,
      CO(1) => sum_inferred_i_93_n_2,
      CO(0) => sum_inferred_i_93_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => sum_inferred_i_93_n_4,
      O(2) => sum_inferred_i_93_n_5,
      O(1) => sum_inferred_i_93_n_6,
      O(0) => sum_inferred_i_93_n_7,
      S(3 downto 0) => sum(63 downto 60)
    );
sum_inferred_i_94: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_95_n_0,
      CO(3) => sum_inferred_i_94_n_0,
      CO(2) => sum_inferred_i_94_n_1,
      CO(1) => sum_inferred_i_94_n_2,
      CO(0) => sum_inferred_i_94_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => sum_inferred_i_94_n_4,
      O(2) => sum_inferred_i_94_n_5,
      O(1) => sum_inferred_i_94_n_6,
      O(0) => sum_inferred_i_94_n_7,
      S(3 downto 0) => sum(59 downto 56)
    );
sum_inferred_i_95: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_96_n_0,
      CO(3) => sum_inferred_i_95_n_0,
      CO(2) => sum_inferred_i_95_n_1,
      CO(1) => sum_inferred_i_95_n_2,
      CO(0) => sum_inferred_i_95_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => sum_inferred_i_95_n_4,
      O(2) => sum_inferred_i_95_n_5,
      O(1) => sum_inferred_i_95_n_6,
      O(0) => sum_inferred_i_95_n_7,
      S(3 downto 0) => sum(55 downto 52)
    );
sum_inferred_i_96: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_97_n_0,
      CO(3) => sum_inferred_i_96_n_0,
      CO(2) => sum_inferred_i_96_n_1,
      CO(1) => sum_inferred_i_96_n_2,
      CO(0) => sum_inferred_i_96_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => sum_inferred_i_96_n_4,
      O(2) => sum_inferred_i_96_n_5,
      O(1) => sum_inferred_i_96_n_6,
      O(0) => sum_inferred_i_96_n_7,
      S(3 downto 0) => sum(51 downto 48)
    );
sum_inferred_i_97: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_98_n_0,
      CO(3) => sum_inferred_i_97_n_0,
      CO(2) => sum_inferred_i_97_n_1,
      CO(1) => sum_inferred_i_97_n_2,
      CO(0) => sum_inferred_i_97_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => sum_inferred_i_97_n_4,
      O(2) => sum_inferred_i_97_n_5,
      O(1) => sum_inferred_i_97_n_6,
      O(0) => sum_inferred_i_97_n_7,
      S(3 downto 0) => sum(47 downto 44)
    );
sum_inferred_i_98: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_99_n_0,
      CO(3) => sum_inferred_i_98_n_0,
      CO(2) => sum_inferred_i_98_n_1,
      CO(1) => sum_inferred_i_98_n_2,
      CO(0) => sum_inferred_i_98_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => sum_inferred_i_98_n_4,
      O(2) => sum_inferred_i_98_n_5,
      O(1) => sum_inferred_i_98_n_6,
      O(0) => sum_inferred_i_98_n_7,
      S(3 downto 0) => sum(43 downto 40)
    );
sum_inferred_i_99: unisim.vcomponents.CARRY4
     port map (
      CI => sum_inferred_i_101_n_0,
      CO(3) => sum_inferred_i_99_n_0,
      CO(2) => sum_inferred_i_99_n_1,
      CO(1) => sum_inferred_i_99_n_2,
      CO(0) => sum_inferred_i_99_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => sum_inferred_i_99_n_4,
      O(2) => sum_inferred_i_99_n_5,
      O(1) => sum_inferred_i_99_n_6,
      O(0) => sum_inferred_i_99_n_7,
      S(3 downto 0) => sum(39 downto 36)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_PowerMon_Power_Monitor_0_0_counter is
  port (
    trigger : in STD_LOGIC;
    reset : in STD_LOGIC;
    count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_PowerMon_Power_Monitor_0_0_counter : entity is "counter";
  attribute dont_touch : string;
  attribute dont_touch of AES_PowerMon_Power_Monitor_0_0_counter : entity is "yes";
end AES_PowerMon_Power_Monitor_0_0_counter;

architecture STRUCTURE of AES_PowerMon_Power_Monitor_0_0_counter is
  signal \^count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count[3]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_count_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_reg[11]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[15]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[19]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[23]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[27]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[31]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[3]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[7]_i_1\ : label is 11;
begin
  count(31 downto 0) <= \^count\(31 downto 0);
\count[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(0),
      O => \count[3]_i_2_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_7\,
      Q => \^count\(0)
    );
\count_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_5\,
      Q => \^count\(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_4\,
      Q => \^count\(11)
    );
\count_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[7]_i_1_n_0\,
      CO(3) => \count_reg[11]_i_1_n_0\,
      CO(2) => \count_reg[11]_i_1_n_1\,
      CO(1) => \count_reg[11]_i_1_n_2\,
      CO(0) => \count_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[11]_i_1_n_4\,
      O(2) => \count_reg[11]_i_1_n_5\,
      O(1) => \count_reg[11]_i_1_n_6\,
      O(0) => \count_reg[11]_i_1_n_7\,
      S(3 downto 0) => \^count\(11 downto 8)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_7\,
      Q => \^count\(12)
    );
\count_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_6\,
      Q => \^count\(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_5\,
      Q => \^count\(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_4\,
      Q => \^count\(15)
    );
\count_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[11]_i_1_n_0\,
      CO(3) => \count_reg[15]_i_1_n_0\,
      CO(2) => \count_reg[15]_i_1_n_1\,
      CO(1) => \count_reg[15]_i_1_n_2\,
      CO(0) => \count_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[15]_i_1_n_4\,
      O(2) => \count_reg[15]_i_1_n_5\,
      O(1) => \count_reg[15]_i_1_n_6\,
      O(0) => \count_reg[15]_i_1_n_7\,
      S(3 downto 0) => \^count\(15 downto 12)
    );
\count_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_7\,
      Q => \^count\(16)
    );
\count_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_6\,
      Q => \^count\(17)
    );
\count_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_5\,
      Q => \^count\(18)
    );
\count_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_4\,
      Q => \^count\(19)
    );
\count_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[15]_i_1_n_0\,
      CO(3) => \count_reg[19]_i_1_n_0\,
      CO(2) => \count_reg[19]_i_1_n_1\,
      CO(1) => \count_reg[19]_i_1_n_2\,
      CO(0) => \count_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[19]_i_1_n_4\,
      O(2) => \count_reg[19]_i_1_n_5\,
      O(1) => \count_reg[19]_i_1_n_6\,
      O(0) => \count_reg[19]_i_1_n_7\,
      S(3 downto 0) => \^count\(19 downto 16)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_6\,
      Q => \^count\(1)
    );
\count_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_7\,
      Q => \^count\(20)
    );
\count_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_6\,
      Q => \^count\(21)
    );
\count_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_5\,
      Q => \^count\(22)
    );
\count_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_4\,
      Q => \^count\(23)
    );
\count_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[19]_i_1_n_0\,
      CO(3) => \count_reg[23]_i_1_n_0\,
      CO(2) => \count_reg[23]_i_1_n_1\,
      CO(1) => \count_reg[23]_i_1_n_2\,
      CO(0) => \count_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[23]_i_1_n_4\,
      O(2) => \count_reg[23]_i_1_n_5\,
      O(1) => \count_reg[23]_i_1_n_6\,
      O(0) => \count_reg[23]_i_1_n_7\,
      S(3 downto 0) => \^count\(23 downto 20)
    );
\count_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_7\,
      Q => \^count\(24)
    );
\count_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_6\,
      Q => \^count\(25)
    );
\count_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_5\,
      Q => \^count\(26)
    );
\count_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_4\,
      Q => \^count\(27)
    );
\count_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[23]_i_1_n_0\,
      CO(3) => \count_reg[27]_i_1_n_0\,
      CO(2) => \count_reg[27]_i_1_n_1\,
      CO(1) => \count_reg[27]_i_1_n_2\,
      CO(0) => \count_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[27]_i_1_n_4\,
      O(2) => \count_reg[27]_i_1_n_5\,
      O(1) => \count_reg[27]_i_1_n_6\,
      O(0) => \count_reg[27]_i_1_n_7\,
      S(3 downto 0) => \^count\(27 downto 24)
    );
\count_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_7\,
      Q => \^count\(28)
    );
\count_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_6\,
      Q => \^count\(29)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_5\,
      Q => \^count\(2)
    );
\count_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_5\,
      Q => \^count\(30)
    );
\count_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_4\,
      Q => \^count\(31)
    );
\count_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[27]_i_1_n_0\,
      CO(3) => \NLW_count_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[31]_i_1_n_1\,
      CO(1) => \count_reg[31]_i_1_n_2\,
      CO(0) => \count_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[31]_i_1_n_4\,
      O(2) => \count_reg[31]_i_1_n_5\,
      O(1) => \count_reg[31]_i_1_n_6\,
      O(0) => \count_reg[31]_i_1_n_7\,
      S(3 downto 0) => \^count\(31 downto 28)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_4\,
      Q => \^count\(3)
    );
\count_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[3]_i_1_n_0\,
      CO(2) => \count_reg[3]_i_1_n_1\,
      CO(1) => \count_reg[3]_i_1_n_2\,
      CO(0) => \count_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_reg[3]_i_1_n_4\,
      O(2) => \count_reg[3]_i_1_n_5\,
      O(1) => \count_reg[3]_i_1_n_6\,
      O(0) => \count_reg[3]_i_1_n_7\,
      S(3 downto 1) => \^count\(3 downto 1),
      S(0) => \count[3]_i_2_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_7\,
      Q => \^count\(4)
    );
\count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_6\,
      Q => \^count\(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_5\,
      Q => \^count\(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_4\,
      Q => \^count\(7)
    );
\count_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[3]_i_1_n_0\,
      CO(3) => \count_reg[7]_i_1_n_0\,
      CO(2) => \count_reg[7]_i_1_n_1\,
      CO(1) => \count_reg[7]_i_1_n_2\,
      CO(0) => \count_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[7]_i_1_n_4\,
      O(2) => \count_reg[7]_i_1_n_5\,
      O(1) => \count_reg[7]_i_1_n_6\,
      O(0) => \count_reg[7]_i_1_n_7\,
      S(3 downto 0) => \^count\(7 downto 4)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_7\,
      Q => \^count\(8)
    );
\count_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_6\,
      Q => \^count\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_counter__23\ is
  port (
    trigger : in STD_LOGIC;
    reset : in STD_LOGIC;
    count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_counter__23\ : entity is "counter";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_counter__23\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_counter__23\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_counter__23\ is
  signal \^count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count[3]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_count_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_reg[11]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[15]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[19]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[23]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[27]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[31]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[3]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[7]_i_1\ : label is 11;
begin
  count(31 downto 0) <= \^count\(31 downto 0);
\count[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(0),
      O => \count[3]_i_2_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_7\,
      Q => \^count\(0)
    );
\count_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_5\,
      Q => \^count\(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_4\,
      Q => \^count\(11)
    );
\count_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[7]_i_1_n_0\,
      CO(3) => \count_reg[11]_i_1_n_0\,
      CO(2) => \count_reg[11]_i_1_n_1\,
      CO(1) => \count_reg[11]_i_1_n_2\,
      CO(0) => \count_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[11]_i_1_n_4\,
      O(2) => \count_reg[11]_i_1_n_5\,
      O(1) => \count_reg[11]_i_1_n_6\,
      O(0) => \count_reg[11]_i_1_n_7\,
      S(3 downto 0) => \^count\(11 downto 8)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_7\,
      Q => \^count\(12)
    );
\count_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_6\,
      Q => \^count\(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_5\,
      Q => \^count\(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_4\,
      Q => \^count\(15)
    );
\count_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[11]_i_1_n_0\,
      CO(3) => \count_reg[15]_i_1_n_0\,
      CO(2) => \count_reg[15]_i_1_n_1\,
      CO(1) => \count_reg[15]_i_1_n_2\,
      CO(0) => \count_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[15]_i_1_n_4\,
      O(2) => \count_reg[15]_i_1_n_5\,
      O(1) => \count_reg[15]_i_1_n_6\,
      O(0) => \count_reg[15]_i_1_n_7\,
      S(3 downto 0) => \^count\(15 downto 12)
    );
\count_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_7\,
      Q => \^count\(16)
    );
\count_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_6\,
      Q => \^count\(17)
    );
\count_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_5\,
      Q => \^count\(18)
    );
\count_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_4\,
      Q => \^count\(19)
    );
\count_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[15]_i_1_n_0\,
      CO(3) => \count_reg[19]_i_1_n_0\,
      CO(2) => \count_reg[19]_i_1_n_1\,
      CO(1) => \count_reg[19]_i_1_n_2\,
      CO(0) => \count_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[19]_i_1_n_4\,
      O(2) => \count_reg[19]_i_1_n_5\,
      O(1) => \count_reg[19]_i_1_n_6\,
      O(0) => \count_reg[19]_i_1_n_7\,
      S(3 downto 0) => \^count\(19 downto 16)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_6\,
      Q => \^count\(1)
    );
\count_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_7\,
      Q => \^count\(20)
    );
\count_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_6\,
      Q => \^count\(21)
    );
\count_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_5\,
      Q => \^count\(22)
    );
\count_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_4\,
      Q => \^count\(23)
    );
\count_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[19]_i_1_n_0\,
      CO(3) => \count_reg[23]_i_1_n_0\,
      CO(2) => \count_reg[23]_i_1_n_1\,
      CO(1) => \count_reg[23]_i_1_n_2\,
      CO(0) => \count_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[23]_i_1_n_4\,
      O(2) => \count_reg[23]_i_1_n_5\,
      O(1) => \count_reg[23]_i_1_n_6\,
      O(0) => \count_reg[23]_i_1_n_7\,
      S(3 downto 0) => \^count\(23 downto 20)
    );
\count_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_7\,
      Q => \^count\(24)
    );
\count_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_6\,
      Q => \^count\(25)
    );
\count_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_5\,
      Q => \^count\(26)
    );
\count_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_4\,
      Q => \^count\(27)
    );
\count_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[23]_i_1_n_0\,
      CO(3) => \count_reg[27]_i_1_n_0\,
      CO(2) => \count_reg[27]_i_1_n_1\,
      CO(1) => \count_reg[27]_i_1_n_2\,
      CO(0) => \count_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[27]_i_1_n_4\,
      O(2) => \count_reg[27]_i_1_n_5\,
      O(1) => \count_reg[27]_i_1_n_6\,
      O(0) => \count_reg[27]_i_1_n_7\,
      S(3 downto 0) => \^count\(27 downto 24)
    );
\count_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_7\,
      Q => \^count\(28)
    );
\count_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_6\,
      Q => \^count\(29)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_5\,
      Q => \^count\(2)
    );
\count_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_5\,
      Q => \^count\(30)
    );
\count_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_4\,
      Q => \^count\(31)
    );
\count_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[27]_i_1_n_0\,
      CO(3) => \NLW_count_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[31]_i_1_n_1\,
      CO(1) => \count_reg[31]_i_1_n_2\,
      CO(0) => \count_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[31]_i_1_n_4\,
      O(2) => \count_reg[31]_i_1_n_5\,
      O(1) => \count_reg[31]_i_1_n_6\,
      O(0) => \count_reg[31]_i_1_n_7\,
      S(3 downto 0) => \^count\(31 downto 28)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_4\,
      Q => \^count\(3)
    );
\count_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[3]_i_1_n_0\,
      CO(2) => \count_reg[3]_i_1_n_1\,
      CO(1) => \count_reg[3]_i_1_n_2\,
      CO(0) => \count_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_reg[3]_i_1_n_4\,
      O(2) => \count_reg[3]_i_1_n_5\,
      O(1) => \count_reg[3]_i_1_n_6\,
      O(0) => \count_reg[3]_i_1_n_7\,
      S(3 downto 1) => \^count\(3 downto 1),
      S(0) => \count[3]_i_2_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_7\,
      Q => \^count\(4)
    );
\count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_6\,
      Q => \^count\(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_5\,
      Q => \^count\(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_4\,
      Q => \^count\(7)
    );
\count_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[3]_i_1_n_0\,
      CO(3) => \count_reg[7]_i_1_n_0\,
      CO(2) => \count_reg[7]_i_1_n_1\,
      CO(1) => \count_reg[7]_i_1_n_2\,
      CO(0) => \count_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[7]_i_1_n_4\,
      O(2) => \count_reg[7]_i_1_n_5\,
      O(1) => \count_reg[7]_i_1_n_6\,
      O(0) => \count_reg[7]_i_1_n_7\,
      S(3 downto 0) => \^count\(7 downto 4)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_7\,
      Q => \^count\(8)
    );
\count_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_6\,
      Q => \^count\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_counter__25\ is
  port (
    trigger : in STD_LOGIC;
    reset : in STD_LOGIC;
    count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_counter__25\ : entity is "counter";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_counter__25\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_counter__25\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_counter__25\ is
  signal \^count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count[3]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_count_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_reg[11]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[15]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[19]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[23]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[27]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[31]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[3]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[7]_i_1\ : label is 11;
begin
  count(31 downto 0) <= \^count\(31 downto 0);
\count[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(0),
      O => \count[3]_i_2_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_7\,
      Q => \^count\(0)
    );
\count_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_5\,
      Q => \^count\(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_4\,
      Q => \^count\(11)
    );
\count_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[7]_i_1_n_0\,
      CO(3) => \count_reg[11]_i_1_n_0\,
      CO(2) => \count_reg[11]_i_1_n_1\,
      CO(1) => \count_reg[11]_i_1_n_2\,
      CO(0) => \count_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[11]_i_1_n_4\,
      O(2) => \count_reg[11]_i_1_n_5\,
      O(1) => \count_reg[11]_i_1_n_6\,
      O(0) => \count_reg[11]_i_1_n_7\,
      S(3 downto 0) => \^count\(11 downto 8)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_7\,
      Q => \^count\(12)
    );
\count_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_6\,
      Q => \^count\(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_5\,
      Q => \^count\(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_4\,
      Q => \^count\(15)
    );
\count_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[11]_i_1_n_0\,
      CO(3) => \count_reg[15]_i_1_n_0\,
      CO(2) => \count_reg[15]_i_1_n_1\,
      CO(1) => \count_reg[15]_i_1_n_2\,
      CO(0) => \count_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[15]_i_1_n_4\,
      O(2) => \count_reg[15]_i_1_n_5\,
      O(1) => \count_reg[15]_i_1_n_6\,
      O(0) => \count_reg[15]_i_1_n_7\,
      S(3 downto 0) => \^count\(15 downto 12)
    );
\count_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_7\,
      Q => \^count\(16)
    );
\count_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_6\,
      Q => \^count\(17)
    );
\count_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_5\,
      Q => \^count\(18)
    );
\count_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_4\,
      Q => \^count\(19)
    );
\count_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[15]_i_1_n_0\,
      CO(3) => \count_reg[19]_i_1_n_0\,
      CO(2) => \count_reg[19]_i_1_n_1\,
      CO(1) => \count_reg[19]_i_1_n_2\,
      CO(0) => \count_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[19]_i_1_n_4\,
      O(2) => \count_reg[19]_i_1_n_5\,
      O(1) => \count_reg[19]_i_1_n_6\,
      O(0) => \count_reg[19]_i_1_n_7\,
      S(3 downto 0) => \^count\(19 downto 16)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_6\,
      Q => \^count\(1)
    );
\count_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_7\,
      Q => \^count\(20)
    );
\count_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_6\,
      Q => \^count\(21)
    );
\count_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_5\,
      Q => \^count\(22)
    );
\count_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_4\,
      Q => \^count\(23)
    );
\count_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[19]_i_1_n_0\,
      CO(3) => \count_reg[23]_i_1_n_0\,
      CO(2) => \count_reg[23]_i_1_n_1\,
      CO(1) => \count_reg[23]_i_1_n_2\,
      CO(0) => \count_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[23]_i_1_n_4\,
      O(2) => \count_reg[23]_i_1_n_5\,
      O(1) => \count_reg[23]_i_1_n_6\,
      O(0) => \count_reg[23]_i_1_n_7\,
      S(3 downto 0) => \^count\(23 downto 20)
    );
\count_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_7\,
      Q => \^count\(24)
    );
\count_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_6\,
      Q => \^count\(25)
    );
\count_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_5\,
      Q => \^count\(26)
    );
\count_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_4\,
      Q => \^count\(27)
    );
\count_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[23]_i_1_n_0\,
      CO(3) => \count_reg[27]_i_1_n_0\,
      CO(2) => \count_reg[27]_i_1_n_1\,
      CO(1) => \count_reg[27]_i_1_n_2\,
      CO(0) => \count_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[27]_i_1_n_4\,
      O(2) => \count_reg[27]_i_1_n_5\,
      O(1) => \count_reg[27]_i_1_n_6\,
      O(0) => \count_reg[27]_i_1_n_7\,
      S(3 downto 0) => \^count\(27 downto 24)
    );
\count_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_7\,
      Q => \^count\(28)
    );
\count_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_6\,
      Q => \^count\(29)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_5\,
      Q => \^count\(2)
    );
\count_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_5\,
      Q => \^count\(30)
    );
\count_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_4\,
      Q => \^count\(31)
    );
\count_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[27]_i_1_n_0\,
      CO(3) => \NLW_count_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[31]_i_1_n_1\,
      CO(1) => \count_reg[31]_i_1_n_2\,
      CO(0) => \count_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[31]_i_1_n_4\,
      O(2) => \count_reg[31]_i_1_n_5\,
      O(1) => \count_reg[31]_i_1_n_6\,
      O(0) => \count_reg[31]_i_1_n_7\,
      S(3 downto 0) => \^count\(31 downto 28)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_4\,
      Q => \^count\(3)
    );
\count_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[3]_i_1_n_0\,
      CO(2) => \count_reg[3]_i_1_n_1\,
      CO(1) => \count_reg[3]_i_1_n_2\,
      CO(0) => \count_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_reg[3]_i_1_n_4\,
      O(2) => \count_reg[3]_i_1_n_5\,
      O(1) => \count_reg[3]_i_1_n_6\,
      O(0) => \count_reg[3]_i_1_n_7\,
      S(3 downto 1) => \^count\(3 downto 1),
      S(0) => \count[3]_i_2_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_7\,
      Q => \^count\(4)
    );
\count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_6\,
      Q => \^count\(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_5\,
      Q => \^count\(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_4\,
      Q => \^count\(7)
    );
\count_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[3]_i_1_n_0\,
      CO(3) => \count_reg[7]_i_1_n_0\,
      CO(2) => \count_reg[7]_i_1_n_1\,
      CO(1) => \count_reg[7]_i_1_n_2\,
      CO(0) => \count_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[7]_i_1_n_4\,
      O(2) => \count_reg[7]_i_1_n_5\,
      O(1) => \count_reg[7]_i_1_n_6\,
      O(0) => \count_reg[7]_i_1_n_7\,
      S(3 downto 0) => \^count\(7 downto 4)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_7\,
      Q => \^count\(8)
    );
\count_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_6\,
      Q => \^count\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_counter__27\ is
  port (
    trigger : in STD_LOGIC;
    reset : in STD_LOGIC;
    count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_counter__27\ : entity is "counter";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_counter__27\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_counter__27\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_counter__27\ is
  signal \^count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count[3]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_count_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_reg[11]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[15]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[19]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[23]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[27]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[31]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[3]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[7]_i_1\ : label is 11;
begin
  count(31 downto 0) <= \^count\(31 downto 0);
\count[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(0),
      O => \count[3]_i_2_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_7\,
      Q => \^count\(0)
    );
\count_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_5\,
      Q => \^count\(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_4\,
      Q => \^count\(11)
    );
\count_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[7]_i_1_n_0\,
      CO(3) => \count_reg[11]_i_1_n_0\,
      CO(2) => \count_reg[11]_i_1_n_1\,
      CO(1) => \count_reg[11]_i_1_n_2\,
      CO(0) => \count_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[11]_i_1_n_4\,
      O(2) => \count_reg[11]_i_1_n_5\,
      O(1) => \count_reg[11]_i_1_n_6\,
      O(0) => \count_reg[11]_i_1_n_7\,
      S(3 downto 0) => \^count\(11 downto 8)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_7\,
      Q => \^count\(12)
    );
\count_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_6\,
      Q => \^count\(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_5\,
      Q => \^count\(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_4\,
      Q => \^count\(15)
    );
\count_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[11]_i_1_n_0\,
      CO(3) => \count_reg[15]_i_1_n_0\,
      CO(2) => \count_reg[15]_i_1_n_1\,
      CO(1) => \count_reg[15]_i_1_n_2\,
      CO(0) => \count_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[15]_i_1_n_4\,
      O(2) => \count_reg[15]_i_1_n_5\,
      O(1) => \count_reg[15]_i_1_n_6\,
      O(0) => \count_reg[15]_i_1_n_7\,
      S(3 downto 0) => \^count\(15 downto 12)
    );
\count_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_7\,
      Q => \^count\(16)
    );
\count_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_6\,
      Q => \^count\(17)
    );
\count_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_5\,
      Q => \^count\(18)
    );
\count_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_4\,
      Q => \^count\(19)
    );
\count_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[15]_i_1_n_0\,
      CO(3) => \count_reg[19]_i_1_n_0\,
      CO(2) => \count_reg[19]_i_1_n_1\,
      CO(1) => \count_reg[19]_i_1_n_2\,
      CO(0) => \count_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[19]_i_1_n_4\,
      O(2) => \count_reg[19]_i_1_n_5\,
      O(1) => \count_reg[19]_i_1_n_6\,
      O(0) => \count_reg[19]_i_1_n_7\,
      S(3 downto 0) => \^count\(19 downto 16)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_6\,
      Q => \^count\(1)
    );
\count_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_7\,
      Q => \^count\(20)
    );
\count_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_6\,
      Q => \^count\(21)
    );
\count_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_5\,
      Q => \^count\(22)
    );
\count_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_4\,
      Q => \^count\(23)
    );
\count_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[19]_i_1_n_0\,
      CO(3) => \count_reg[23]_i_1_n_0\,
      CO(2) => \count_reg[23]_i_1_n_1\,
      CO(1) => \count_reg[23]_i_1_n_2\,
      CO(0) => \count_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[23]_i_1_n_4\,
      O(2) => \count_reg[23]_i_1_n_5\,
      O(1) => \count_reg[23]_i_1_n_6\,
      O(0) => \count_reg[23]_i_1_n_7\,
      S(3 downto 0) => \^count\(23 downto 20)
    );
\count_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_7\,
      Q => \^count\(24)
    );
\count_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_6\,
      Q => \^count\(25)
    );
\count_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_5\,
      Q => \^count\(26)
    );
\count_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_4\,
      Q => \^count\(27)
    );
\count_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[23]_i_1_n_0\,
      CO(3) => \count_reg[27]_i_1_n_0\,
      CO(2) => \count_reg[27]_i_1_n_1\,
      CO(1) => \count_reg[27]_i_1_n_2\,
      CO(0) => \count_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[27]_i_1_n_4\,
      O(2) => \count_reg[27]_i_1_n_5\,
      O(1) => \count_reg[27]_i_1_n_6\,
      O(0) => \count_reg[27]_i_1_n_7\,
      S(3 downto 0) => \^count\(27 downto 24)
    );
\count_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_7\,
      Q => \^count\(28)
    );
\count_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_6\,
      Q => \^count\(29)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_5\,
      Q => \^count\(2)
    );
\count_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_5\,
      Q => \^count\(30)
    );
\count_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_4\,
      Q => \^count\(31)
    );
\count_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[27]_i_1_n_0\,
      CO(3) => \NLW_count_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[31]_i_1_n_1\,
      CO(1) => \count_reg[31]_i_1_n_2\,
      CO(0) => \count_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[31]_i_1_n_4\,
      O(2) => \count_reg[31]_i_1_n_5\,
      O(1) => \count_reg[31]_i_1_n_6\,
      O(0) => \count_reg[31]_i_1_n_7\,
      S(3 downto 0) => \^count\(31 downto 28)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_4\,
      Q => \^count\(3)
    );
\count_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[3]_i_1_n_0\,
      CO(2) => \count_reg[3]_i_1_n_1\,
      CO(1) => \count_reg[3]_i_1_n_2\,
      CO(0) => \count_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_reg[3]_i_1_n_4\,
      O(2) => \count_reg[3]_i_1_n_5\,
      O(1) => \count_reg[3]_i_1_n_6\,
      O(0) => \count_reg[3]_i_1_n_7\,
      S(3 downto 1) => \^count\(3 downto 1),
      S(0) => \count[3]_i_2_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_7\,
      Q => \^count\(4)
    );
\count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_6\,
      Q => \^count\(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_5\,
      Q => \^count\(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_4\,
      Q => \^count\(7)
    );
\count_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[3]_i_1_n_0\,
      CO(3) => \count_reg[7]_i_1_n_0\,
      CO(2) => \count_reg[7]_i_1_n_1\,
      CO(1) => \count_reg[7]_i_1_n_2\,
      CO(0) => \count_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[7]_i_1_n_4\,
      O(2) => \count_reg[7]_i_1_n_5\,
      O(1) => \count_reg[7]_i_1_n_6\,
      O(0) => \count_reg[7]_i_1_n_7\,
      S(3 downto 0) => \^count\(7 downto 4)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_7\,
      Q => \^count\(8)
    );
\count_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_6\,
      Q => \^count\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_counter__29\ is
  port (
    trigger : in STD_LOGIC;
    reset : in STD_LOGIC;
    count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_counter__29\ : entity is "counter";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_counter__29\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_counter__29\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_counter__29\ is
  signal \^count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count[3]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_count_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_reg[11]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[15]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[19]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[23]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[27]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[31]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[3]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[7]_i_1\ : label is 11;
begin
  count(31 downto 0) <= \^count\(31 downto 0);
\count[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(0),
      O => \count[3]_i_2_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_7\,
      Q => \^count\(0)
    );
\count_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_5\,
      Q => \^count\(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_4\,
      Q => \^count\(11)
    );
\count_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[7]_i_1_n_0\,
      CO(3) => \count_reg[11]_i_1_n_0\,
      CO(2) => \count_reg[11]_i_1_n_1\,
      CO(1) => \count_reg[11]_i_1_n_2\,
      CO(0) => \count_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[11]_i_1_n_4\,
      O(2) => \count_reg[11]_i_1_n_5\,
      O(1) => \count_reg[11]_i_1_n_6\,
      O(0) => \count_reg[11]_i_1_n_7\,
      S(3 downto 0) => \^count\(11 downto 8)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_7\,
      Q => \^count\(12)
    );
\count_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_6\,
      Q => \^count\(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_5\,
      Q => \^count\(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_4\,
      Q => \^count\(15)
    );
\count_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[11]_i_1_n_0\,
      CO(3) => \count_reg[15]_i_1_n_0\,
      CO(2) => \count_reg[15]_i_1_n_1\,
      CO(1) => \count_reg[15]_i_1_n_2\,
      CO(0) => \count_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[15]_i_1_n_4\,
      O(2) => \count_reg[15]_i_1_n_5\,
      O(1) => \count_reg[15]_i_1_n_6\,
      O(0) => \count_reg[15]_i_1_n_7\,
      S(3 downto 0) => \^count\(15 downto 12)
    );
\count_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_7\,
      Q => \^count\(16)
    );
\count_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_6\,
      Q => \^count\(17)
    );
\count_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_5\,
      Q => \^count\(18)
    );
\count_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_4\,
      Q => \^count\(19)
    );
\count_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[15]_i_1_n_0\,
      CO(3) => \count_reg[19]_i_1_n_0\,
      CO(2) => \count_reg[19]_i_1_n_1\,
      CO(1) => \count_reg[19]_i_1_n_2\,
      CO(0) => \count_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[19]_i_1_n_4\,
      O(2) => \count_reg[19]_i_1_n_5\,
      O(1) => \count_reg[19]_i_1_n_6\,
      O(0) => \count_reg[19]_i_1_n_7\,
      S(3 downto 0) => \^count\(19 downto 16)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_6\,
      Q => \^count\(1)
    );
\count_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_7\,
      Q => \^count\(20)
    );
\count_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_6\,
      Q => \^count\(21)
    );
\count_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_5\,
      Q => \^count\(22)
    );
\count_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_4\,
      Q => \^count\(23)
    );
\count_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[19]_i_1_n_0\,
      CO(3) => \count_reg[23]_i_1_n_0\,
      CO(2) => \count_reg[23]_i_1_n_1\,
      CO(1) => \count_reg[23]_i_1_n_2\,
      CO(0) => \count_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[23]_i_1_n_4\,
      O(2) => \count_reg[23]_i_1_n_5\,
      O(1) => \count_reg[23]_i_1_n_6\,
      O(0) => \count_reg[23]_i_1_n_7\,
      S(3 downto 0) => \^count\(23 downto 20)
    );
\count_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_7\,
      Q => \^count\(24)
    );
\count_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_6\,
      Q => \^count\(25)
    );
\count_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_5\,
      Q => \^count\(26)
    );
\count_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_4\,
      Q => \^count\(27)
    );
\count_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[23]_i_1_n_0\,
      CO(3) => \count_reg[27]_i_1_n_0\,
      CO(2) => \count_reg[27]_i_1_n_1\,
      CO(1) => \count_reg[27]_i_1_n_2\,
      CO(0) => \count_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[27]_i_1_n_4\,
      O(2) => \count_reg[27]_i_1_n_5\,
      O(1) => \count_reg[27]_i_1_n_6\,
      O(0) => \count_reg[27]_i_1_n_7\,
      S(3 downto 0) => \^count\(27 downto 24)
    );
\count_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_7\,
      Q => \^count\(28)
    );
\count_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_6\,
      Q => \^count\(29)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_5\,
      Q => \^count\(2)
    );
\count_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_5\,
      Q => \^count\(30)
    );
\count_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_4\,
      Q => \^count\(31)
    );
\count_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[27]_i_1_n_0\,
      CO(3) => \NLW_count_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[31]_i_1_n_1\,
      CO(1) => \count_reg[31]_i_1_n_2\,
      CO(0) => \count_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[31]_i_1_n_4\,
      O(2) => \count_reg[31]_i_1_n_5\,
      O(1) => \count_reg[31]_i_1_n_6\,
      O(0) => \count_reg[31]_i_1_n_7\,
      S(3 downto 0) => \^count\(31 downto 28)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_4\,
      Q => \^count\(3)
    );
\count_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[3]_i_1_n_0\,
      CO(2) => \count_reg[3]_i_1_n_1\,
      CO(1) => \count_reg[3]_i_1_n_2\,
      CO(0) => \count_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_reg[3]_i_1_n_4\,
      O(2) => \count_reg[3]_i_1_n_5\,
      O(1) => \count_reg[3]_i_1_n_6\,
      O(0) => \count_reg[3]_i_1_n_7\,
      S(3 downto 1) => \^count\(3 downto 1),
      S(0) => \count[3]_i_2_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_7\,
      Q => \^count\(4)
    );
\count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_6\,
      Q => \^count\(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_5\,
      Q => \^count\(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_4\,
      Q => \^count\(7)
    );
\count_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[3]_i_1_n_0\,
      CO(3) => \count_reg[7]_i_1_n_0\,
      CO(2) => \count_reg[7]_i_1_n_1\,
      CO(1) => \count_reg[7]_i_1_n_2\,
      CO(0) => \count_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[7]_i_1_n_4\,
      O(2) => \count_reg[7]_i_1_n_5\,
      O(1) => \count_reg[7]_i_1_n_6\,
      O(0) => \count_reg[7]_i_1_n_7\,
      S(3 downto 0) => \^count\(7 downto 4)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_7\,
      Q => \^count\(8)
    );
\count_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_6\,
      Q => \^count\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_counter__31\ is
  port (
    trigger : in STD_LOGIC;
    reset : in STD_LOGIC;
    count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_counter__31\ : entity is "counter";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_counter__31\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_counter__31\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_counter__31\ is
  signal \^count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count[3]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_count_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_reg[11]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[15]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[19]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[23]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[27]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[31]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[3]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[7]_i_1\ : label is 11;
begin
  count(31 downto 0) <= \^count\(31 downto 0);
\count[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(0),
      O => \count[3]_i_2_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_7\,
      Q => \^count\(0)
    );
\count_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_5\,
      Q => \^count\(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_4\,
      Q => \^count\(11)
    );
\count_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[7]_i_1_n_0\,
      CO(3) => \count_reg[11]_i_1_n_0\,
      CO(2) => \count_reg[11]_i_1_n_1\,
      CO(1) => \count_reg[11]_i_1_n_2\,
      CO(0) => \count_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[11]_i_1_n_4\,
      O(2) => \count_reg[11]_i_1_n_5\,
      O(1) => \count_reg[11]_i_1_n_6\,
      O(0) => \count_reg[11]_i_1_n_7\,
      S(3 downto 0) => \^count\(11 downto 8)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_7\,
      Q => \^count\(12)
    );
\count_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_6\,
      Q => \^count\(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_5\,
      Q => \^count\(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_4\,
      Q => \^count\(15)
    );
\count_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[11]_i_1_n_0\,
      CO(3) => \count_reg[15]_i_1_n_0\,
      CO(2) => \count_reg[15]_i_1_n_1\,
      CO(1) => \count_reg[15]_i_1_n_2\,
      CO(0) => \count_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[15]_i_1_n_4\,
      O(2) => \count_reg[15]_i_1_n_5\,
      O(1) => \count_reg[15]_i_1_n_6\,
      O(0) => \count_reg[15]_i_1_n_7\,
      S(3 downto 0) => \^count\(15 downto 12)
    );
\count_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_7\,
      Q => \^count\(16)
    );
\count_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_6\,
      Q => \^count\(17)
    );
\count_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_5\,
      Q => \^count\(18)
    );
\count_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_4\,
      Q => \^count\(19)
    );
\count_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[15]_i_1_n_0\,
      CO(3) => \count_reg[19]_i_1_n_0\,
      CO(2) => \count_reg[19]_i_1_n_1\,
      CO(1) => \count_reg[19]_i_1_n_2\,
      CO(0) => \count_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[19]_i_1_n_4\,
      O(2) => \count_reg[19]_i_1_n_5\,
      O(1) => \count_reg[19]_i_1_n_6\,
      O(0) => \count_reg[19]_i_1_n_7\,
      S(3 downto 0) => \^count\(19 downto 16)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_6\,
      Q => \^count\(1)
    );
\count_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_7\,
      Q => \^count\(20)
    );
\count_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_6\,
      Q => \^count\(21)
    );
\count_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_5\,
      Q => \^count\(22)
    );
\count_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_4\,
      Q => \^count\(23)
    );
\count_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[19]_i_1_n_0\,
      CO(3) => \count_reg[23]_i_1_n_0\,
      CO(2) => \count_reg[23]_i_1_n_1\,
      CO(1) => \count_reg[23]_i_1_n_2\,
      CO(0) => \count_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[23]_i_1_n_4\,
      O(2) => \count_reg[23]_i_1_n_5\,
      O(1) => \count_reg[23]_i_1_n_6\,
      O(0) => \count_reg[23]_i_1_n_7\,
      S(3 downto 0) => \^count\(23 downto 20)
    );
\count_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_7\,
      Q => \^count\(24)
    );
\count_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_6\,
      Q => \^count\(25)
    );
\count_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_5\,
      Q => \^count\(26)
    );
\count_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_4\,
      Q => \^count\(27)
    );
\count_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[23]_i_1_n_0\,
      CO(3) => \count_reg[27]_i_1_n_0\,
      CO(2) => \count_reg[27]_i_1_n_1\,
      CO(1) => \count_reg[27]_i_1_n_2\,
      CO(0) => \count_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[27]_i_1_n_4\,
      O(2) => \count_reg[27]_i_1_n_5\,
      O(1) => \count_reg[27]_i_1_n_6\,
      O(0) => \count_reg[27]_i_1_n_7\,
      S(3 downto 0) => \^count\(27 downto 24)
    );
\count_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_7\,
      Q => \^count\(28)
    );
\count_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_6\,
      Q => \^count\(29)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_5\,
      Q => \^count\(2)
    );
\count_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_5\,
      Q => \^count\(30)
    );
\count_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_4\,
      Q => \^count\(31)
    );
\count_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[27]_i_1_n_0\,
      CO(3) => \NLW_count_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[31]_i_1_n_1\,
      CO(1) => \count_reg[31]_i_1_n_2\,
      CO(0) => \count_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[31]_i_1_n_4\,
      O(2) => \count_reg[31]_i_1_n_5\,
      O(1) => \count_reg[31]_i_1_n_6\,
      O(0) => \count_reg[31]_i_1_n_7\,
      S(3 downto 0) => \^count\(31 downto 28)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_4\,
      Q => \^count\(3)
    );
\count_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[3]_i_1_n_0\,
      CO(2) => \count_reg[3]_i_1_n_1\,
      CO(1) => \count_reg[3]_i_1_n_2\,
      CO(0) => \count_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_reg[3]_i_1_n_4\,
      O(2) => \count_reg[3]_i_1_n_5\,
      O(1) => \count_reg[3]_i_1_n_6\,
      O(0) => \count_reg[3]_i_1_n_7\,
      S(3 downto 1) => \^count\(3 downto 1),
      S(0) => \count[3]_i_2_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_7\,
      Q => \^count\(4)
    );
\count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_6\,
      Q => \^count\(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_5\,
      Q => \^count\(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_4\,
      Q => \^count\(7)
    );
\count_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[3]_i_1_n_0\,
      CO(3) => \count_reg[7]_i_1_n_0\,
      CO(2) => \count_reg[7]_i_1_n_1\,
      CO(1) => \count_reg[7]_i_1_n_2\,
      CO(0) => \count_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[7]_i_1_n_4\,
      O(2) => \count_reg[7]_i_1_n_5\,
      O(1) => \count_reg[7]_i_1_n_6\,
      O(0) => \count_reg[7]_i_1_n_7\,
      S(3 downto 0) => \^count\(7 downto 4)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_7\,
      Q => \^count\(8)
    );
\count_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_6\,
      Q => \^count\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_counter__33\ is
  port (
    trigger : in STD_LOGIC;
    reset : in STD_LOGIC;
    count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_counter__33\ : entity is "counter";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_counter__33\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_counter__33\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_counter__33\ is
  signal \^count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count[3]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_count_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_reg[11]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[15]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[19]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[23]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[27]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[31]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[3]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[7]_i_1\ : label is 11;
begin
  count(31 downto 0) <= \^count\(31 downto 0);
\count[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(0),
      O => \count[3]_i_2_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_7\,
      Q => \^count\(0)
    );
\count_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_5\,
      Q => \^count\(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_4\,
      Q => \^count\(11)
    );
\count_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[7]_i_1_n_0\,
      CO(3) => \count_reg[11]_i_1_n_0\,
      CO(2) => \count_reg[11]_i_1_n_1\,
      CO(1) => \count_reg[11]_i_1_n_2\,
      CO(0) => \count_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[11]_i_1_n_4\,
      O(2) => \count_reg[11]_i_1_n_5\,
      O(1) => \count_reg[11]_i_1_n_6\,
      O(0) => \count_reg[11]_i_1_n_7\,
      S(3 downto 0) => \^count\(11 downto 8)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_7\,
      Q => \^count\(12)
    );
\count_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_6\,
      Q => \^count\(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_5\,
      Q => \^count\(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_4\,
      Q => \^count\(15)
    );
\count_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[11]_i_1_n_0\,
      CO(3) => \count_reg[15]_i_1_n_0\,
      CO(2) => \count_reg[15]_i_1_n_1\,
      CO(1) => \count_reg[15]_i_1_n_2\,
      CO(0) => \count_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[15]_i_1_n_4\,
      O(2) => \count_reg[15]_i_1_n_5\,
      O(1) => \count_reg[15]_i_1_n_6\,
      O(0) => \count_reg[15]_i_1_n_7\,
      S(3 downto 0) => \^count\(15 downto 12)
    );
\count_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_7\,
      Q => \^count\(16)
    );
\count_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_6\,
      Q => \^count\(17)
    );
\count_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_5\,
      Q => \^count\(18)
    );
\count_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_4\,
      Q => \^count\(19)
    );
\count_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[15]_i_1_n_0\,
      CO(3) => \count_reg[19]_i_1_n_0\,
      CO(2) => \count_reg[19]_i_1_n_1\,
      CO(1) => \count_reg[19]_i_1_n_2\,
      CO(0) => \count_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[19]_i_1_n_4\,
      O(2) => \count_reg[19]_i_1_n_5\,
      O(1) => \count_reg[19]_i_1_n_6\,
      O(0) => \count_reg[19]_i_1_n_7\,
      S(3 downto 0) => \^count\(19 downto 16)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_6\,
      Q => \^count\(1)
    );
\count_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_7\,
      Q => \^count\(20)
    );
\count_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_6\,
      Q => \^count\(21)
    );
\count_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_5\,
      Q => \^count\(22)
    );
\count_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_4\,
      Q => \^count\(23)
    );
\count_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[19]_i_1_n_0\,
      CO(3) => \count_reg[23]_i_1_n_0\,
      CO(2) => \count_reg[23]_i_1_n_1\,
      CO(1) => \count_reg[23]_i_1_n_2\,
      CO(0) => \count_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[23]_i_1_n_4\,
      O(2) => \count_reg[23]_i_1_n_5\,
      O(1) => \count_reg[23]_i_1_n_6\,
      O(0) => \count_reg[23]_i_1_n_7\,
      S(3 downto 0) => \^count\(23 downto 20)
    );
\count_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_7\,
      Q => \^count\(24)
    );
\count_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_6\,
      Q => \^count\(25)
    );
\count_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_5\,
      Q => \^count\(26)
    );
\count_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_4\,
      Q => \^count\(27)
    );
\count_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[23]_i_1_n_0\,
      CO(3) => \count_reg[27]_i_1_n_0\,
      CO(2) => \count_reg[27]_i_1_n_1\,
      CO(1) => \count_reg[27]_i_1_n_2\,
      CO(0) => \count_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[27]_i_1_n_4\,
      O(2) => \count_reg[27]_i_1_n_5\,
      O(1) => \count_reg[27]_i_1_n_6\,
      O(0) => \count_reg[27]_i_1_n_7\,
      S(3 downto 0) => \^count\(27 downto 24)
    );
\count_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_7\,
      Q => \^count\(28)
    );
\count_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_6\,
      Q => \^count\(29)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_5\,
      Q => \^count\(2)
    );
\count_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_5\,
      Q => \^count\(30)
    );
\count_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_4\,
      Q => \^count\(31)
    );
\count_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[27]_i_1_n_0\,
      CO(3) => \NLW_count_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[31]_i_1_n_1\,
      CO(1) => \count_reg[31]_i_1_n_2\,
      CO(0) => \count_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[31]_i_1_n_4\,
      O(2) => \count_reg[31]_i_1_n_5\,
      O(1) => \count_reg[31]_i_1_n_6\,
      O(0) => \count_reg[31]_i_1_n_7\,
      S(3 downto 0) => \^count\(31 downto 28)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_4\,
      Q => \^count\(3)
    );
\count_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[3]_i_1_n_0\,
      CO(2) => \count_reg[3]_i_1_n_1\,
      CO(1) => \count_reg[3]_i_1_n_2\,
      CO(0) => \count_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_reg[3]_i_1_n_4\,
      O(2) => \count_reg[3]_i_1_n_5\,
      O(1) => \count_reg[3]_i_1_n_6\,
      O(0) => \count_reg[3]_i_1_n_7\,
      S(3 downto 1) => \^count\(3 downto 1),
      S(0) => \count[3]_i_2_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_7\,
      Q => \^count\(4)
    );
\count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_6\,
      Q => \^count\(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_5\,
      Q => \^count\(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_4\,
      Q => \^count\(7)
    );
\count_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[3]_i_1_n_0\,
      CO(3) => \count_reg[7]_i_1_n_0\,
      CO(2) => \count_reg[7]_i_1_n_1\,
      CO(1) => \count_reg[7]_i_1_n_2\,
      CO(0) => \count_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[7]_i_1_n_4\,
      O(2) => \count_reg[7]_i_1_n_5\,
      O(1) => \count_reg[7]_i_1_n_6\,
      O(0) => \count_reg[7]_i_1_n_7\,
      S(3 downto 0) => \^count\(7 downto 4)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_7\,
      Q => \^count\(8)
    );
\count_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_6\,
      Q => \^count\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_counter__35\ is
  port (
    trigger : in STD_LOGIC;
    reset : in STD_LOGIC;
    count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_counter__35\ : entity is "counter";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_counter__35\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_counter__35\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_counter__35\ is
  signal \^count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count[3]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_count_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_reg[11]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[15]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[19]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[23]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[27]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[31]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[3]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[7]_i_1\ : label is 11;
begin
  count(31 downto 0) <= \^count\(31 downto 0);
\count[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(0),
      O => \count[3]_i_2_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_7\,
      Q => \^count\(0)
    );
\count_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_5\,
      Q => \^count\(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_4\,
      Q => \^count\(11)
    );
\count_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[7]_i_1_n_0\,
      CO(3) => \count_reg[11]_i_1_n_0\,
      CO(2) => \count_reg[11]_i_1_n_1\,
      CO(1) => \count_reg[11]_i_1_n_2\,
      CO(0) => \count_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[11]_i_1_n_4\,
      O(2) => \count_reg[11]_i_1_n_5\,
      O(1) => \count_reg[11]_i_1_n_6\,
      O(0) => \count_reg[11]_i_1_n_7\,
      S(3 downto 0) => \^count\(11 downto 8)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_7\,
      Q => \^count\(12)
    );
\count_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_6\,
      Q => \^count\(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_5\,
      Q => \^count\(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_4\,
      Q => \^count\(15)
    );
\count_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[11]_i_1_n_0\,
      CO(3) => \count_reg[15]_i_1_n_0\,
      CO(2) => \count_reg[15]_i_1_n_1\,
      CO(1) => \count_reg[15]_i_1_n_2\,
      CO(0) => \count_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[15]_i_1_n_4\,
      O(2) => \count_reg[15]_i_1_n_5\,
      O(1) => \count_reg[15]_i_1_n_6\,
      O(0) => \count_reg[15]_i_1_n_7\,
      S(3 downto 0) => \^count\(15 downto 12)
    );
\count_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_7\,
      Q => \^count\(16)
    );
\count_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_6\,
      Q => \^count\(17)
    );
\count_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_5\,
      Q => \^count\(18)
    );
\count_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_4\,
      Q => \^count\(19)
    );
\count_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[15]_i_1_n_0\,
      CO(3) => \count_reg[19]_i_1_n_0\,
      CO(2) => \count_reg[19]_i_1_n_1\,
      CO(1) => \count_reg[19]_i_1_n_2\,
      CO(0) => \count_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[19]_i_1_n_4\,
      O(2) => \count_reg[19]_i_1_n_5\,
      O(1) => \count_reg[19]_i_1_n_6\,
      O(0) => \count_reg[19]_i_1_n_7\,
      S(3 downto 0) => \^count\(19 downto 16)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_6\,
      Q => \^count\(1)
    );
\count_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_7\,
      Q => \^count\(20)
    );
\count_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_6\,
      Q => \^count\(21)
    );
\count_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_5\,
      Q => \^count\(22)
    );
\count_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_4\,
      Q => \^count\(23)
    );
\count_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[19]_i_1_n_0\,
      CO(3) => \count_reg[23]_i_1_n_0\,
      CO(2) => \count_reg[23]_i_1_n_1\,
      CO(1) => \count_reg[23]_i_1_n_2\,
      CO(0) => \count_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[23]_i_1_n_4\,
      O(2) => \count_reg[23]_i_1_n_5\,
      O(1) => \count_reg[23]_i_1_n_6\,
      O(0) => \count_reg[23]_i_1_n_7\,
      S(3 downto 0) => \^count\(23 downto 20)
    );
\count_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_7\,
      Q => \^count\(24)
    );
\count_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_6\,
      Q => \^count\(25)
    );
\count_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_5\,
      Q => \^count\(26)
    );
\count_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_4\,
      Q => \^count\(27)
    );
\count_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[23]_i_1_n_0\,
      CO(3) => \count_reg[27]_i_1_n_0\,
      CO(2) => \count_reg[27]_i_1_n_1\,
      CO(1) => \count_reg[27]_i_1_n_2\,
      CO(0) => \count_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[27]_i_1_n_4\,
      O(2) => \count_reg[27]_i_1_n_5\,
      O(1) => \count_reg[27]_i_1_n_6\,
      O(0) => \count_reg[27]_i_1_n_7\,
      S(3 downto 0) => \^count\(27 downto 24)
    );
\count_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_7\,
      Q => \^count\(28)
    );
\count_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_6\,
      Q => \^count\(29)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_5\,
      Q => \^count\(2)
    );
\count_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_5\,
      Q => \^count\(30)
    );
\count_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_4\,
      Q => \^count\(31)
    );
\count_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[27]_i_1_n_0\,
      CO(3) => \NLW_count_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[31]_i_1_n_1\,
      CO(1) => \count_reg[31]_i_1_n_2\,
      CO(0) => \count_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[31]_i_1_n_4\,
      O(2) => \count_reg[31]_i_1_n_5\,
      O(1) => \count_reg[31]_i_1_n_6\,
      O(0) => \count_reg[31]_i_1_n_7\,
      S(3 downto 0) => \^count\(31 downto 28)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_4\,
      Q => \^count\(3)
    );
\count_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[3]_i_1_n_0\,
      CO(2) => \count_reg[3]_i_1_n_1\,
      CO(1) => \count_reg[3]_i_1_n_2\,
      CO(0) => \count_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_reg[3]_i_1_n_4\,
      O(2) => \count_reg[3]_i_1_n_5\,
      O(1) => \count_reg[3]_i_1_n_6\,
      O(0) => \count_reg[3]_i_1_n_7\,
      S(3 downto 1) => \^count\(3 downto 1),
      S(0) => \count[3]_i_2_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_7\,
      Q => \^count\(4)
    );
\count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_6\,
      Q => \^count\(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_5\,
      Q => \^count\(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_4\,
      Q => \^count\(7)
    );
\count_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[3]_i_1_n_0\,
      CO(3) => \count_reg[7]_i_1_n_0\,
      CO(2) => \count_reg[7]_i_1_n_1\,
      CO(1) => \count_reg[7]_i_1_n_2\,
      CO(0) => \count_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[7]_i_1_n_4\,
      O(2) => \count_reg[7]_i_1_n_5\,
      O(1) => \count_reg[7]_i_1_n_6\,
      O(0) => \count_reg[7]_i_1_n_7\,
      S(3 downto 0) => \^count\(7 downto 4)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_7\,
      Q => \^count\(8)
    );
\count_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_6\,
      Q => \^count\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_counter__37\ is
  port (
    trigger : in STD_LOGIC;
    reset : in STD_LOGIC;
    count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_counter__37\ : entity is "counter";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_counter__37\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_counter__37\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_counter__37\ is
  signal \^count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count[3]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_count_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_reg[11]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[15]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[19]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[23]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[27]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[31]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[3]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[7]_i_1\ : label is 11;
begin
  count(31 downto 0) <= \^count\(31 downto 0);
\count[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(0),
      O => \count[3]_i_2_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_7\,
      Q => \^count\(0)
    );
\count_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_5\,
      Q => \^count\(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_4\,
      Q => \^count\(11)
    );
\count_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[7]_i_1_n_0\,
      CO(3) => \count_reg[11]_i_1_n_0\,
      CO(2) => \count_reg[11]_i_1_n_1\,
      CO(1) => \count_reg[11]_i_1_n_2\,
      CO(0) => \count_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[11]_i_1_n_4\,
      O(2) => \count_reg[11]_i_1_n_5\,
      O(1) => \count_reg[11]_i_1_n_6\,
      O(0) => \count_reg[11]_i_1_n_7\,
      S(3 downto 0) => \^count\(11 downto 8)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_7\,
      Q => \^count\(12)
    );
\count_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_6\,
      Q => \^count\(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_5\,
      Q => \^count\(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_4\,
      Q => \^count\(15)
    );
\count_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[11]_i_1_n_0\,
      CO(3) => \count_reg[15]_i_1_n_0\,
      CO(2) => \count_reg[15]_i_1_n_1\,
      CO(1) => \count_reg[15]_i_1_n_2\,
      CO(0) => \count_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[15]_i_1_n_4\,
      O(2) => \count_reg[15]_i_1_n_5\,
      O(1) => \count_reg[15]_i_1_n_6\,
      O(0) => \count_reg[15]_i_1_n_7\,
      S(3 downto 0) => \^count\(15 downto 12)
    );
\count_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_7\,
      Q => \^count\(16)
    );
\count_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_6\,
      Q => \^count\(17)
    );
\count_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_5\,
      Q => \^count\(18)
    );
\count_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_4\,
      Q => \^count\(19)
    );
\count_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[15]_i_1_n_0\,
      CO(3) => \count_reg[19]_i_1_n_0\,
      CO(2) => \count_reg[19]_i_1_n_1\,
      CO(1) => \count_reg[19]_i_1_n_2\,
      CO(0) => \count_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[19]_i_1_n_4\,
      O(2) => \count_reg[19]_i_1_n_5\,
      O(1) => \count_reg[19]_i_1_n_6\,
      O(0) => \count_reg[19]_i_1_n_7\,
      S(3 downto 0) => \^count\(19 downto 16)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_6\,
      Q => \^count\(1)
    );
\count_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_7\,
      Q => \^count\(20)
    );
\count_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_6\,
      Q => \^count\(21)
    );
\count_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_5\,
      Q => \^count\(22)
    );
\count_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_4\,
      Q => \^count\(23)
    );
\count_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[19]_i_1_n_0\,
      CO(3) => \count_reg[23]_i_1_n_0\,
      CO(2) => \count_reg[23]_i_1_n_1\,
      CO(1) => \count_reg[23]_i_1_n_2\,
      CO(0) => \count_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[23]_i_1_n_4\,
      O(2) => \count_reg[23]_i_1_n_5\,
      O(1) => \count_reg[23]_i_1_n_6\,
      O(0) => \count_reg[23]_i_1_n_7\,
      S(3 downto 0) => \^count\(23 downto 20)
    );
\count_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_7\,
      Q => \^count\(24)
    );
\count_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_6\,
      Q => \^count\(25)
    );
\count_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_5\,
      Q => \^count\(26)
    );
\count_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_4\,
      Q => \^count\(27)
    );
\count_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[23]_i_1_n_0\,
      CO(3) => \count_reg[27]_i_1_n_0\,
      CO(2) => \count_reg[27]_i_1_n_1\,
      CO(1) => \count_reg[27]_i_1_n_2\,
      CO(0) => \count_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[27]_i_1_n_4\,
      O(2) => \count_reg[27]_i_1_n_5\,
      O(1) => \count_reg[27]_i_1_n_6\,
      O(0) => \count_reg[27]_i_1_n_7\,
      S(3 downto 0) => \^count\(27 downto 24)
    );
\count_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_7\,
      Q => \^count\(28)
    );
\count_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_6\,
      Q => \^count\(29)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_5\,
      Q => \^count\(2)
    );
\count_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_5\,
      Q => \^count\(30)
    );
\count_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_4\,
      Q => \^count\(31)
    );
\count_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[27]_i_1_n_0\,
      CO(3) => \NLW_count_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[31]_i_1_n_1\,
      CO(1) => \count_reg[31]_i_1_n_2\,
      CO(0) => \count_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[31]_i_1_n_4\,
      O(2) => \count_reg[31]_i_1_n_5\,
      O(1) => \count_reg[31]_i_1_n_6\,
      O(0) => \count_reg[31]_i_1_n_7\,
      S(3 downto 0) => \^count\(31 downto 28)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_4\,
      Q => \^count\(3)
    );
\count_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[3]_i_1_n_0\,
      CO(2) => \count_reg[3]_i_1_n_1\,
      CO(1) => \count_reg[3]_i_1_n_2\,
      CO(0) => \count_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_reg[3]_i_1_n_4\,
      O(2) => \count_reg[3]_i_1_n_5\,
      O(1) => \count_reg[3]_i_1_n_6\,
      O(0) => \count_reg[3]_i_1_n_7\,
      S(3 downto 1) => \^count\(3 downto 1),
      S(0) => \count[3]_i_2_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_7\,
      Q => \^count\(4)
    );
\count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_6\,
      Q => \^count\(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_5\,
      Q => \^count\(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_4\,
      Q => \^count\(7)
    );
\count_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[3]_i_1_n_0\,
      CO(3) => \count_reg[7]_i_1_n_0\,
      CO(2) => \count_reg[7]_i_1_n_1\,
      CO(1) => \count_reg[7]_i_1_n_2\,
      CO(0) => \count_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[7]_i_1_n_4\,
      O(2) => \count_reg[7]_i_1_n_5\,
      O(1) => \count_reg[7]_i_1_n_6\,
      O(0) => \count_reg[7]_i_1_n_7\,
      S(3 downto 0) => \^count\(7 downto 4)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_7\,
      Q => \^count\(8)
    );
\count_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_6\,
      Q => \^count\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_counter__39\ is
  port (
    trigger : in STD_LOGIC;
    reset : in STD_LOGIC;
    count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_counter__39\ : entity is "counter";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_counter__39\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_counter__39\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_counter__39\ is
  signal \^count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count[3]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_count_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_reg[11]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[15]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[19]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[23]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[27]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[31]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[3]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[7]_i_1\ : label is 11;
begin
  count(31 downto 0) <= \^count\(31 downto 0);
\count[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(0),
      O => \count[3]_i_2_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_7\,
      Q => \^count\(0)
    );
\count_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_5\,
      Q => \^count\(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_4\,
      Q => \^count\(11)
    );
\count_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[7]_i_1_n_0\,
      CO(3) => \count_reg[11]_i_1_n_0\,
      CO(2) => \count_reg[11]_i_1_n_1\,
      CO(1) => \count_reg[11]_i_1_n_2\,
      CO(0) => \count_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[11]_i_1_n_4\,
      O(2) => \count_reg[11]_i_1_n_5\,
      O(1) => \count_reg[11]_i_1_n_6\,
      O(0) => \count_reg[11]_i_1_n_7\,
      S(3 downto 0) => \^count\(11 downto 8)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_7\,
      Q => \^count\(12)
    );
\count_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_6\,
      Q => \^count\(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_5\,
      Q => \^count\(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_4\,
      Q => \^count\(15)
    );
\count_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[11]_i_1_n_0\,
      CO(3) => \count_reg[15]_i_1_n_0\,
      CO(2) => \count_reg[15]_i_1_n_1\,
      CO(1) => \count_reg[15]_i_1_n_2\,
      CO(0) => \count_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[15]_i_1_n_4\,
      O(2) => \count_reg[15]_i_1_n_5\,
      O(1) => \count_reg[15]_i_1_n_6\,
      O(0) => \count_reg[15]_i_1_n_7\,
      S(3 downto 0) => \^count\(15 downto 12)
    );
\count_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_7\,
      Q => \^count\(16)
    );
\count_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_6\,
      Q => \^count\(17)
    );
\count_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_5\,
      Q => \^count\(18)
    );
\count_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_4\,
      Q => \^count\(19)
    );
\count_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[15]_i_1_n_0\,
      CO(3) => \count_reg[19]_i_1_n_0\,
      CO(2) => \count_reg[19]_i_1_n_1\,
      CO(1) => \count_reg[19]_i_1_n_2\,
      CO(0) => \count_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[19]_i_1_n_4\,
      O(2) => \count_reg[19]_i_1_n_5\,
      O(1) => \count_reg[19]_i_1_n_6\,
      O(0) => \count_reg[19]_i_1_n_7\,
      S(3 downto 0) => \^count\(19 downto 16)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_6\,
      Q => \^count\(1)
    );
\count_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_7\,
      Q => \^count\(20)
    );
\count_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_6\,
      Q => \^count\(21)
    );
\count_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_5\,
      Q => \^count\(22)
    );
\count_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_4\,
      Q => \^count\(23)
    );
\count_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[19]_i_1_n_0\,
      CO(3) => \count_reg[23]_i_1_n_0\,
      CO(2) => \count_reg[23]_i_1_n_1\,
      CO(1) => \count_reg[23]_i_1_n_2\,
      CO(0) => \count_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[23]_i_1_n_4\,
      O(2) => \count_reg[23]_i_1_n_5\,
      O(1) => \count_reg[23]_i_1_n_6\,
      O(0) => \count_reg[23]_i_1_n_7\,
      S(3 downto 0) => \^count\(23 downto 20)
    );
\count_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_7\,
      Q => \^count\(24)
    );
\count_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_6\,
      Q => \^count\(25)
    );
\count_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_5\,
      Q => \^count\(26)
    );
\count_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_4\,
      Q => \^count\(27)
    );
\count_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[23]_i_1_n_0\,
      CO(3) => \count_reg[27]_i_1_n_0\,
      CO(2) => \count_reg[27]_i_1_n_1\,
      CO(1) => \count_reg[27]_i_1_n_2\,
      CO(0) => \count_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[27]_i_1_n_4\,
      O(2) => \count_reg[27]_i_1_n_5\,
      O(1) => \count_reg[27]_i_1_n_6\,
      O(0) => \count_reg[27]_i_1_n_7\,
      S(3 downto 0) => \^count\(27 downto 24)
    );
\count_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_7\,
      Q => \^count\(28)
    );
\count_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_6\,
      Q => \^count\(29)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_5\,
      Q => \^count\(2)
    );
\count_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_5\,
      Q => \^count\(30)
    );
\count_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_4\,
      Q => \^count\(31)
    );
\count_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[27]_i_1_n_0\,
      CO(3) => \NLW_count_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[31]_i_1_n_1\,
      CO(1) => \count_reg[31]_i_1_n_2\,
      CO(0) => \count_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[31]_i_1_n_4\,
      O(2) => \count_reg[31]_i_1_n_5\,
      O(1) => \count_reg[31]_i_1_n_6\,
      O(0) => \count_reg[31]_i_1_n_7\,
      S(3 downto 0) => \^count\(31 downto 28)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_4\,
      Q => \^count\(3)
    );
\count_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[3]_i_1_n_0\,
      CO(2) => \count_reg[3]_i_1_n_1\,
      CO(1) => \count_reg[3]_i_1_n_2\,
      CO(0) => \count_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_reg[3]_i_1_n_4\,
      O(2) => \count_reg[3]_i_1_n_5\,
      O(1) => \count_reg[3]_i_1_n_6\,
      O(0) => \count_reg[3]_i_1_n_7\,
      S(3 downto 1) => \^count\(3 downto 1),
      S(0) => \count[3]_i_2_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_7\,
      Q => \^count\(4)
    );
\count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_6\,
      Q => \^count\(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_5\,
      Q => \^count\(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_4\,
      Q => \^count\(7)
    );
\count_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[3]_i_1_n_0\,
      CO(3) => \count_reg[7]_i_1_n_0\,
      CO(2) => \count_reg[7]_i_1_n_1\,
      CO(1) => \count_reg[7]_i_1_n_2\,
      CO(0) => \count_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[7]_i_1_n_4\,
      O(2) => \count_reg[7]_i_1_n_5\,
      O(1) => \count_reg[7]_i_1_n_6\,
      O(0) => \count_reg[7]_i_1_n_7\,
      S(3 downto 0) => \^count\(7 downto 4)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_7\,
      Q => \^count\(8)
    );
\count_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_6\,
      Q => \^count\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_counter__41\ is
  port (
    trigger : in STD_LOGIC;
    reset : in STD_LOGIC;
    count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_counter__41\ : entity is "counter";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_counter__41\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_counter__41\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_counter__41\ is
  signal \^count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count[3]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_count_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_reg[11]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[15]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[19]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[23]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[27]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[31]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[3]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[7]_i_1\ : label is 11;
begin
  count(31 downto 0) <= \^count\(31 downto 0);
\count[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(0),
      O => \count[3]_i_2_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_7\,
      Q => \^count\(0)
    );
\count_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_5\,
      Q => \^count\(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_4\,
      Q => \^count\(11)
    );
\count_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[7]_i_1_n_0\,
      CO(3) => \count_reg[11]_i_1_n_0\,
      CO(2) => \count_reg[11]_i_1_n_1\,
      CO(1) => \count_reg[11]_i_1_n_2\,
      CO(0) => \count_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[11]_i_1_n_4\,
      O(2) => \count_reg[11]_i_1_n_5\,
      O(1) => \count_reg[11]_i_1_n_6\,
      O(0) => \count_reg[11]_i_1_n_7\,
      S(3 downto 0) => \^count\(11 downto 8)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_7\,
      Q => \^count\(12)
    );
\count_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_6\,
      Q => \^count\(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_5\,
      Q => \^count\(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_4\,
      Q => \^count\(15)
    );
\count_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[11]_i_1_n_0\,
      CO(3) => \count_reg[15]_i_1_n_0\,
      CO(2) => \count_reg[15]_i_1_n_1\,
      CO(1) => \count_reg[15]_i_1_n_2\,
      CO(0) => \count_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[15]_i_1_n_4\,
      O(2) => \count_reg[15]_i_1_n_5\,
      O(1) => \count_reg[15]_i_1_n_6\,
      O(0) => \count_reg[15]_i_1_n_7\,
      S(3 downto 0) => \^count\(15 downto 12)
    );
\count_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_7\,
      Q => \^count\(16)
    );
\count_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_6\,
      Q => \^count\(17)
    );
\count_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_5\,
      Q => \^count\(18)
    );
\count_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_4\,
      Q => \^count\(19)
    );
\count_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[15]_i_1_n_0\,
      CO(3) => \count_reg[19]_i_1_n_0\,
      CO(2) => \count_reg[19]_i_1_n_1\,
      CO(1) => \count_reg[19]_i_1_n_2\,
      CO(0) => \count_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[19]_i_1_n_4\,
      O(2) => \count_reg[19]_i_1_n_5\,
      O(1) => \count_reg[19]_i_1_n_6\,
      O(0) => \count_reg[19]_i_1_n_7\,
      S(3 downto 0) => \^count\(19 downto 16)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_6\,
      Q => \^count\(1)
    );
\count_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_7\,
      Q => \^count\(20)
    );
\count_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_6\,
      Q => \^count\(21)
    );
\count_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_5\,
      Q => \^count\(22)
    );
\count_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_4\,
      Q => \^count\(23)
    );
\count_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[19]_i_1_n_0\,
      CO(3) => \count_reg[23]_i_1_n_0\,
      CO(2) => \count_reg[23]_i_1_n_1\,
      CO(1) => \count_reg[23]_i_1_n_2\,
      CO(0) => \count_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[23]_i_1_n_4\,
      O(2) => \count_reg[23]_i_1_n_5\,
      O(1) => \count_reg[23]_i_1_n_6\,
      O(0) => \count_reg[23]_i_1_n_7\,
      S(3 downto 0) => \^count\(23 downto 20)
    );
\count_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_7\,
      Q => \^count\(24)
    );
\count_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_6\,
      Q => \^count\(25)
    );
\count_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_5\,
      Q => \^count\(26)
    );
\count_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_4\,
      Q => \^count\(27)
    );
\count_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[23]_i_1_n_0\,
      CO(3) => \count_reg[27]_i_1_n_0\,
      CO(2) => \count_reg[27]_i_1_n_1\,
      CO(1) => \count_reg[27]_i_1_n_2\,
      CO(0) => \count_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[27]_i_1_n_4\,
      O(2) => \count_reg[27]_i_1_n_5\,
      O(1) => \count_reg[27]_i_1_n_6\,
      O(0) => \count_reg[27]_i_1_n_7\,
      S(3 downto 0) => \^count\(27 downto 24)
    );
\count_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_7\,
      Q => \^count\(28)
    );
\count_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_6\,
      Q => \^count\(29)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_5\,
      Q => \^count\(2)
    );
\count_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_5\,
      Q => \^count\(30)
    );
\count_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_4\,
      Q => \^count\(31)
    );
\count_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[27]_i_1_n_0\,
      CO(3) => \NLW_count_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[31]_i_1_n_1\,
      CO(1) => \count_reg[31]_i_1_n_2\,
      CO(0) => \count_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[31]_i_1_n_4\,
      O(2) => \count_reg[31]_i_1_n_5\,
      O(1) => \count_reg[31]_i_1_n_6\,
      O(0) => \count_reg[31]_i_1_n_7\,
      S(3 downto 0) => \^count\(31 downto 28)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_4\,
      Q => \^count\(3)
    );
\count_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[3]_i_1_n_0\,
      CO(2) => \count_reg[3]_i_1_n_1\,
      CO(1) => \count_reg[3]_i_1_n_2\,
      CO(0) => \count_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_reg[3]_i_1_n_4\,
      O(2) => \count_reg[3]_i_1_n_5\,
      O(1) => \count_reg[3]_i_1_n_6\,
      O(0) => \count_reg[3]_i_1_n_7\,
      S(3 downto 1) => \^count\(3 downto 1),
      S(0) => \count[3]_i_2_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_7\,
      Q => \^count\(4)
    );
\count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_6\,
      Q => \^count\(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_5\,
      Q => \^count\(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_4\,
      Q => \^count\(7)
    );
\count_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[3]_i_1_n_0\,
      CO(3) => \count_reg[7]_i_1_n_0\,
      CO(2) => \count_reg[7]_i_1_n_1\,
      CO(1) => \count_reg[7]_i_1_n_2\,
      CO(0) => \count_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[7]_i_1_n_4\,
      O(2) => \count_reg[7]_i_1_n_5\,
      O(1) => \count_reg[7]_i_1_n_6\,
      O(0) => \count_reg[7]_i_1_n_7\,
      S(3 downto 0) => \^count\(7 downto 4)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_7\,
      Q => \^count\(8)
    );
\count_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_6\,
      Q => \^count\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_counter__43\ is
  port (
    trigger : in STD_LOGIC;
    reset : in STD_LOGIC;
    count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_counter__43\ : entity is "counter";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_counter__43\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_counter__43\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_counter__43\ is
  signal \^count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count[3]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_count_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_reg[11]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[15]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[19]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[23]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[27]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[31]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[3]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[7]_i_1\ : label is 11;
begin
  count(31 downto 0) <= \^count\(31 downto 0);
\count[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(0),
      O => \count[3]_i_2_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_7\,
      Q => \^count\(0)
    );
\count_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_5\,
      Q => \^count\(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_4\,
      Q => \^count\(11)
    );
\count_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[7]_i_1_n_0\,
      CO(3) => \count_reg[11]_i_1_n_0\,
      CO(2) => \count_reg[11]_i_1_n_1\,
      CO(1) => \count_reg[11]_i_1_n_2\,
      CO(0) => \count_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[11]_i_1_n_4\,
      O(2) => \count_reg[11]_i_1_n_5\,
      O(1) => \count_reg[11]_i_1_n_6\,
      O(0) => \count_reg[11]_i_1_n_7\,
      S(3 downto 0) => \^count\(11 downto 8)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_7\,
      Q => \^count\(12)
    );
\count_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_6\,
      Q => \^count\(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_5\,
      Q => \^count\(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_4\,
      Q => \^count\(15)
    );
\count_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[11]_i_1_n_0\,
      CO(3) => \count_reg[15]_i_1_n_0\,
      CO(2) => \count_reg[15]_i_1_n_1\,
      CO(1) => \count_reg[15]_i_1_n_2\,
      CO(0) => \count_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[15]_i_1_n_4\,
      O(2) => \count_reg[15]_i_1_n_5\,
      O(1) => \count_reg[15]_i_1_n_6\,
      O(0) => \count_reg[15]_i_1_n_7\,
      S(3 downto 0) => \^count\(15 downto 12)
    );
\count_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_7\,
      Q => \^count\(16)
    );
\count_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_6\,
      Q => \^count\(17)
    );
\count_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_5\,
      Q => \^count\(18)
    );
\count_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_4\,
      Q => \^count\(19)
    );
\count_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[15]_i_1_n_0\,
      CO(3) => \count_reg[19]_i_1_n_0\,
      CO(2) => \count_reg[19]_i_1_n_1\,
      CO(1) => \count_reg[19]_i_1_n_2\,
      CO(0) => \count_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[19]_i_1_n_4\,
      O(2) => \count_reg[19]_i_1_n_5\,
      O(1) => \count_reg[19]_i_1_n_6\,
      O(0) => \count_reg[19]_i_1_n_7\,
      S(3 downto 0) => \^count\(19 downto 16)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_6\,
      Q => \^count\(1)
    );
\count_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_7\,
      Q => \^count\(20)
    );
\count_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_6\,
      Q => \^count\(21)
    );
\count_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_5\,
      Q => \^count\(22)
    );
\count_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_4\,
      Q => \^count\(23)
    );
\count_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[19]_i_1_n_0\,
      CO(3) => \count_reg[23]_i_1_n_0\,
      CO(2) => \count_reg[23]_i_1_n_1\,
      CO(1) => \count_reg[23]_i_1_n_2\,
      CO(0) => \count_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[23]_i_1_n_4\,
      O(2) => \count_reg[23]_i_1_n_5\,
      O(1) => \count_reg[23]_i_1_n_6\,
      O(0) => \count_reg[23]_i_1_n_7\,
      S(3 downto 0) => \^count\(23 downto 20)
    );
\count_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_7\,
      Q => \^count\(24)
    );
\count_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_6\,
      Q => \^count\(25)
    );
\count_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_5\,
      Q => \^count\(26)
    );
\count_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_4\,
      Q => \^count\(27)
    );
\count_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[23]_i_1_n_0\,
      CO(3) => \count_reg[27]_i_1_n_0\,
      CO(2) => \count_reg[27]_i_1_n_1\,
      CO(1) => \count_reg[27]_i_1_n_2\,
      CO(0) => \count_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[27]_i_1_n_4\,
      O(2) => \count_reg[27]_i_1_n_5\,
      O(1) => \count_reg[27]_i_1_n_6\,
      O(0) => \count_reg[27]_i_1_n_7\,
      S(3 downto 0) => \^count\(27 downto 24)
    );
\count_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_7\,
      Q => \^count\(28)
    );
\count_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_6\,
      Q => \^count\(29)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_5\,
      Q => \^count\(2)
    );
\count_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_5\,
      Q => \^count\(30)
    );
\count_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_4\,
      Q => \^count\(31)
    );
\count_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[27]_i_1_n_0\,
      CO(3) => \NLW_count_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[31]_i_1_n_1\,
      CO(1) => \count_reg[31]_i_1_n_2\,
      CO(0) => \count_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[31]_i_1_n_4\,
      O(2) => \count_reg[31]_i_1_n_5\,
      O(1) => \count_reg[31]_i_1_n_6\,
      O(0) => \count_reg[31]_i_1_n_7\,
      S(3 downto 0) => \^count\(31 downto 28)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_4\,
      Q => \^count\(3)
    );
\count_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[3]_i_1_n_0\,
      CO(2) => \count_reg[3]_i_1_n_1\,
      CO(1) => \count_reg[3]_i_1_n_2\,
      CO(0) => \count_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_reg[3]_i_1_n_4\,
      O(2) => \count_reg[3]_i_1_n_5\,
      O(1) => \count_reg[3]_i_1_n_6\,
      O(0) => \count_reg[3]_i_1_n_7\,
      S(3 downto 1) => \^count\(3 downto 1),
      S(0) => \count[3]_i_2_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_7\,
      Q => \^count\(4)
    );
\count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_6\,
      Q => \^count\(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_5\,
      Q => \^count\(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_4\,
      Q => \^count\(7)
    );
\count_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[3]_i_1_n_0\,
      CO(3) => \count_reg[7]_i_1_n_0\,
      CO(2) => \count_reg[7]_i_1_n_1\,
      CO(1) => \count_reg[7]_i_1_n_2\,
      CO(0) => \count_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[7]_i_1_n_4\,
      O(2) => \count_reg[7]_i_1_n_5\,
      O(1) => \count_reg[7]_i_1_n_6\,
      O(0) => \count_reg[7]_i_1_n_7\,
      S(3 downto 0) => \^count\(7 downto 4)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_7\,
      Q => \^count\(8)
    );
\count_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_6\,
      Q => \^count\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_counter__45\ is
  port (
    trigger : in STD_LOGIC;
    reset : in STD_LOGIC;
    count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_counter__45\ : entity is "counter";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_counter__45\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_counter__45\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_counter__45\ is
  signal \^count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count[3]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_count_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_reg[11]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[15]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[19]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[23]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[27]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[31]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[3]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[7]_i_1\ : label is 11;
begin
  count(31 downto 0) <= \^count\(31 downto 0);
\count[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(0),
      O => \count[3]_i_2_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_7\,
      Q => \^count\(0)
    );
\count_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_5\,
      Q => \^count\(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_4\,
      Q => \^count\(11)
    );
\count_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[7]_i_1_n_0\,
      CO(3) => \count_reg[11]_i_1_n_0\,
      CO(2) => \count_reg[11]_i_1_n_1\,
      CO(1) => \count_reg[11]_i_1_n_2\,
      CO(0) => \count_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[11]_i_1_n_4\,
      O(2) => \count_reg[11]_i_1_n_5\,
      O(1) => \count_reg[11]_i_1_n_6\,
      O(0) => \count_reg[11]_i_1_n_7\,
      S(3 downto 0) => \^count\(11 downto 8)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_7\,
      Q => \^count\(12)
    );
\count_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_6\,
      Q => \^count\(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_5\,
      Q => \^count\(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_4\,
      Q => \^count\(15)
    );
\count_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[11]_i_1_n_0\,
      CO(3) => \count_reg[15]_i_1_n_0\,
      CO(2) => \count_reg[15]_i_1_n_1\,
      CO(1) => \count_reg[15]_i_1_n_2\,
      CO(0) => \count_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[15]_i_1_n_4\,
      O(2) => \count_reg[15]_i_1_n_5\,
      O(1) => \count_reg[15]_i_1_n_6\,
      O(0) => \count_reg[15]_i_1_n_7\,
      S(3 downto 0) => \^count\(15 downto 12)
    );
\count_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_7\,
      Q => \^count\(16)
    );
\count_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_6\,
      Q => \^count\(17)
    );
\count_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_5\,
      Q => \^count\(18)
    );
\count_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_4\,
      Q => \^count\(19)
    );
\count_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[15]_i_1_n_0\,
      CO(3) => \count_reg[19]_i_1_n_0\,
      CO(2) => \count_reg[19]_i_1_n_1\,
      CO(1) => \count_reg[19]_i_1_n_2\,
      CO(0) => \count_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[19]_i_1_n_4\,
      O(2) => \count_reg[19]_i_1_n_5\,
      O(1) => \count_reg[19]_i_1_n_6\,
      O(0) => \count_reg[19]_i_1_n_7\,
      S(3 downto 0) => \^count\(19 downto 16)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_6\,
      Q => \^count\(1)
    );
\count_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_7\,
      Q => \^count\(20)
    );
\count_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_6\,
      Q => \^count\(21)
    );
\count_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_5\,
      Q => \^count\(22)
    );
\count_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_4\,
      Q => \^count\(23)
    );
\count_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[19]_i_1_n_0\,
      CO(3) => \count_reg[23]_i_1_n_0\,
      CO(2) => \count_reg[23]_i_1_n_1\,
      CO(1) => \count_reg[23]_i_1_n_2\,
      CO(0) => \count_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[23]_i_1_n_4\,
      O(2) => \count_reg[23]_i_1_n_5\,
      O(1) => \count_reg[23]_i_1_n_6\,
      O(0) => \count_reg[23]_i_1_n_7\,
      S(3 downto 0) => \^count\(23 downto 20)
    );
\count_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_7\,
      Q => \^count\(24)
    );
\count_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_6\,
      Q => \^count\(25)
    );
\count_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_5\,
      Q => \^count\(26)
    );
\count_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_4\,
      Q => \^count\(27)
    );
\count_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[23]_i_1_n_0\,
      CO(3) => \count_reg[27]_i_1_n_0\,
      CO(2) => \count_reg[27]_i_1_n_1\,
      CO(1) => \count_reg[27]_i_1_n_2\,
      CO(0) => \count_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[27]_i_1_n_4\,
      O(2) => \count_reg[27]_i_1_n_5\,
      O(1) => \count_reg[27]_i_1_n_6\,
      O(0) => \count_reg[27]_i_1_n_7\,
      S(3 downto 0) => \^count\(27 downto 24)
    );
\count_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_7\,
      Q => \^count\(28)
    );
\count_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_6\,
      Q => \^count\(29)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_5\,
      Q => \^count\(2)
    );
\count_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_5\,
      Q => \^count\(30)
    );
\count_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_4\,
      Q => \^count\(31)
    );
\count_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[27]_i_1_n_0\,
      CO(3) => \NLW_count_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[31]_i_1_n_1\,
      CO(1) => \count_reg[31]_i_1_n_2\,
      CO(0) => \count_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[31]_i_1_n_4\,
      O(2) => \count_reg[31]_i_1_n_5\,
      O(1) => \count_reg[31]_i_1_n_6\,
      O(0) => \count_reg[31]_i_1_n_7\,
      S(3 downto 0) => \^count\(31 downto 28)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_4\,
      Q => \^count\(3)
    );
\count_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[3]_i_1_n_0\,
      CO(2) => \count_reg[3]_i_1_n_1\,
      CO(1) => \count_reg[3]_i_1_n_2\,
      CO(0) => \count_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_reg[3]_i_1_n_4\,
      O(2) => \count_reg[3]_i_1_n_5\,
      O(1) => \count_reg[3]_i_1_n_6\,
      O(0) => \count_reg[3]_i_1_n_7\,
      S(3 downto 1) => \^count\(3 downto 1),
      S(0) => \count[3]_i_2_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_7\,
      Q => \^count\(4)
    );
\count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_6\,
      Q => \^count\(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_5\,
      Q => \^count\(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_4\,
      Q => \^count\(7)
    );
\count_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[3]_i_1_n_0\,
      CO(3) => \count_reg[7]_i_1_n_0\,
      CO(2) => \count_reg[7]_i_1_n_1\,
      CO(1) => \count_reg[7]_i_1_n_2\,
      CO(0) => \count_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[7]_i_1_n_4\,
      O(2) => \count_reg[7]_i_1_n_5\,
      O(1) => \count_reg[7]_i_1_n_6\,
      O(0) => \count_reg[7]_i_1_n_7\,
      S(3 downto 0) => \^count\(7 downto 4)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_7\,
      Q => \^count\(8)
    );
\count_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_6\,
      Q => \^count\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_counter__47\ is
  port (
    trigger : in STD_LOGIC;
    reset : in STD_LOGIC;
    count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_counter__47\ : entity is "counter";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_counter__47\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_counter__47\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_counter__47\ is
  signal \^count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count[3]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_count_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_reg[11]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[15]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[19]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[23]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[27]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[31]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[3]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[7]_i_1\ : label is 11;
begin
  count(31 downto 0) <= \^count\(31 downto 0);
\count[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(0),
      O => \count[3]_i_2_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_7\,
      Q => \^count\(0)
    );
\count_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_5\,
      Q => \^count\(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_4\,
      Q => \^count\(11)
    );
\count_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[7]_i_1_n_0\,
      CO(3) => \count_reg[11]_i_1_n_0\,
      CO(2) => \count_reg[11]_i_1_n_1\,
      CO(1) => \count_reg[11]_i_1_n_2\,
      CO(0) => \count_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[11]_i_1_n_4\,
      O(2) => \count_reg[11]_i_1_n_5\,
      O(1) => \count_reg[11]_i_1_n_6\,
      O(0) => \count_reg[11]_i_1_n_7\,
      S(3 downto 0) => \^count\(11 downto 8)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_7\,
      Q => \^count\(12)
    );
\count_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_6\,
      Q => \^count\(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_5\,
      Q => \^count\(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_4\,
      Q => \^count\(15)
    );
\count_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[11]_i_1_n_0\,
      CO(3) => \count_reg[15]_i_1_n_0\,
      CO(2) => \count_reg[15]_i_1_n_1\,
      CO(1) => \count_reg[15]_i_1_n_2\,
      CO(0) => \count_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[15]_i_1_n_4\,
      O(2) => \count_reg[15]_i_1_n_5\,
      O(1) => \count_reg[15]_i_1_n_6\,
      O(0) => \count_reg[15]_i_1_n_7\,
      S(3 downto 0) => \^count\(15 downto 12)
    );
\count_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_7\,
      Q => \^count\(16)
    );
\count_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_6\,
      Q => \^count\(17)
    );
\count_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_5\,
      Q => \^count\(18)
    );
\count_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_4\,
      Q => \^count\(19)
    );
\count_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[15]_i_1_n_0\,
      CO(3) => \count_reg[19]_i_1_n_0\,
      CO(2) => \count_reg[19]_i_1_n_1\,
      CO(1) => \count_reg[19]_i_1_n_2\,
      CO(0) => \count_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[19]_i_1_n_4\,
      O(2) => \count_reg[19]_i_1_n_5\,
      O(1) => \count_reg[19]_i_1_n_6\,
      O(0) => \count_reg[19]_i_1_n_7\,
      S(3 downto 0) => \^count\(19 downto 16)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_6\,
      Q => \^count\(1)
    );
\count_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_7\,
      Q => \^count\(20)
    );
\count_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_6\,
      Q => \^count\(21)
    );
\count_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_5\,
      Q => \^count\(22)
    );
\count_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_4\,
      Q => \^count\(23)
    );
\count_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[19]_i_1_n_0\,
      CO(3) => \count_reg[23]_i_1_n_0\,
      CO(2) => \count_reg[23]_i_1_n_1\,
      CO(1) => \count_reg[23]_i_1_n_2\,
      CO(0) => \count_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[23]_i_1_n_4\,
      O(2) => \count_reg[23]_i_1_n_5\,
      O(1) => \count_reg[23]_i_1_n_6\,
      O(0) => \count_reg[23]_i_1_n_7\,
      S(3 downto 0) => \^count\(23 downto 20)
    );
\count_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_7\,
      Q => \^count\(24)
    );
\count_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_6\,
      Q => \^count\(25)
    );
\count_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_5\,
      Q => \^count\(26)
    );
\count_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_4\,
      Q => \^count\(27)
    );
\count_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[23]_i_1_n_0\,
      CO(3) => \count_reg[27]_i_1_n_0\,
      CO(2) => \count_reg[27]_i_1_n_1\,
      CO(1) => \count_reg[27]_i_1_n_2\,
      CO(0) => \count_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[27]_i_1_n_4\,
      O(2) => \count_reg[27]_i_1_n_5\,
      O(1) => \count_reg[27]_i_1_n_6\,
      O(0) => \count_reg[27]_i_1_n_7\,
      S(3 downto 0) => \^count\(27 downto 24)
    );
\count_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_7\,
      Q => \^count\(28)
    );
\count_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_6\,
      Q => \^count\(29)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_5\,
      Q => \^count\(2)
    );
\count_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_5\,
      Q => \^count\(30)
    );
\count_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_4\,
      Q => \^count\(31)
    );
\count_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[27]_i_1_n_0\,
      CO(3) => \NLW_count_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[31]_i_1_n_1\,
      CO(1) => \count_reg[31]_i_1_n_2\,
      CO(0) => \count_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[31]_i_1_n_4\,
      O(2) => \count_reg[31]_i_1_n_5\,
      O(1) => \count_reg[31]_i_1_n_6\,
      O(0) => \count_reg[31]_i_1_n_7\,
      S(3 downto 0) => \^count\(31 downto 28)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_4\,
      Q => \^count\(3)
    );
\count_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[3]_i_1_n_0\,
      CO(2) => \count_reg[3]_i_1_n_1\,
      CO(1) => \count_reg[3]_i_1_n_2\,
      CO(0) => \count_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_reg[3]_i_1_n_4\,
      O(2) => \count_reg[3]_i_1_n_5\,
      O(1) => \count_reg[3]_i_1_n_6\,
      O(0) => \count_reg[3]_i_1_n_7\,
      S(3 downto 1) => \^count\(3 downto 1),
      S(0) => \count[3]_i_2_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_7\,
      Q => \^count\(4)
    );
\count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_6\,
      Q => \^count\(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_5\,
      Q => \^count\(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_4\,
      Q => \^count\(7)
    );
\count_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[3]_i_1_n_0\,
      CO(3) => \count_reg[7]_i_1_n_0\,
      CO(2) => \count_reg[7]_i_1_n_1\,
      CO(1) => \count_reg[7]_i_1_n_2\,
      CO(0) => \count_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[7]_i_1_n_4\,
      O(2) => \count_reg[7]_i_1_n_5\,
      O(1) => \count_reg[7]_i_1_n_6\,
      O(0) => \count_reg[7]_i_1_n_7\,
      S(3 downto 0) => \^count\(7 downto 4)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_7\,
      Q => \^count\(8)
    );
\count_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_6\,
      Q => \^count\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_counter__49\ is
  port (
    trigger : in STD_LOGIC;
    reset : in STD_LOGIC;
    count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_counter__49\ : entity is "counter";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_counter__49\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_counter__49\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_counter__49\ is
  signal \^count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count[3]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_count_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_reg[11]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[15]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[19]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[23]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[27]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[31]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[3]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[7]_i_1\ : label is 11;
begin
  count(31 downto 0) <= \^count\(31 downto 0);
\count[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(0),
      O => \count[3]_i_2_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_7\,
      Q => \^count\(0)
    );
\count_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_5\,
      Q => \^count\(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_4\,
      Q => \^count\(11)
    );
\count_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[7]_i_1_n_0\,
      CO(3) => \count_reg[11]_i_1_n_0\,
      CO(2) => \count_reg[11]_i_1_n_1\,
      CO(1) => \count_reg[11]_i_1_n_2\,
      CO(0) => \count_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[11]_i_1_n_4\,
      O(2) => \count_reg[11]_i_1_n_5\,
      O(1) => \count_reg[11]_i_1_n_6\,
      O(0) => \count_reg[11]_i_1_n_7\,
      S(3 downto 0) => \^count\(11 downto 8)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_7\,
      Q => \^count\(12)
    );
\count_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_6\,
      Q => \^count\(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_5\,
      Q => \^count\(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_4\,
      Q => \^count\(15)
    );
\count_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[11]_i_1_n_0\,
      CO(3) => \count_reg[15]_i_1_n_0\,
      CO(2) => \count_reg[15]_i_1_n_1\,
      CO(1) => \count_reg[15]_i_1_n_2\,
      CO(0) => \count_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[15]_i_1_n_4\,
      O(2) => \count_reg[15]_i_1_n_5\,
      O(1) => \count_reg[15]_i_1_n_6\,
      O(0) => \count_reg[15]_i_1_n_7\,
      S(3 downto 0) => \^count\(15 downto 12)
    );
\count_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_7\,
      Q => \^count\(16)
    );
\count_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_6\,
      Q => \^count\(17)
    );
\count_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_5\,
      Q => \^count\(18)
    );
\count_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_4\,
      Q => \^count\(19)
    );
\count_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[15]_i_1_n_0\,
      CO(3) => \count_reg[19]_i_1_n_0\,
      CO(2) => \count_reg[19]_i_1_n_1\,
      CO(1) => \count_reg[19]_i_1_n_2\,
      CO(0) => \count_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[19]_i_1_n_4\,
      O(2) => \count_reg[19]_i_1_n_5\,
      O(1) => \count_reg[19]_i_1_n_6\,
      O(0) => \count_reg[19]_i_1_n_7\,
      S(3 downto 0) => \^count\(19 downto 16)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_6\,
      Q => \^count\(1)
    );
\count_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_7\,
      Q => \^count\(20)
    );
\count_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_6\,
      Q => \^count\(21)
    );
\count_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_5\,
      Q => \^count\(22)
    );
\count_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_4\,
      Q => \^count\(23)
    );
\count_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[19]_i_1_n_0\,
      CO(3) => \count_reg[23]_i_1_n_0\,
      CO(2) => \count_reg[23]_i_1_n_1\,
      CO(1) => \count_reg[23]_i_1_n_2\,
      CO(0) => \count_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[23]_i_1_n_4\,
      O(2) => \count_reg[23]_i_1_n_5\,
      O(1) => \count_reg[23]_i_1_n_6\,
      O(0) => \count_reg[23]_i_1_n_7\,
      S(3 downto 0) => \^count\(23 downto 20)
    );
\count_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_7\,
      Q => \^count\(24)
    );
\count_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_6\,
      Q => \^count\(25)
    );
\count_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_5\,
      Q => \^count\(26)
    );
\count_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_4\,
      Q => \^count\(27)
    );
\count_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[23]_i_1_n_0\,
      CO(3) => \count_reg[27]_i_1_n_0\,
      CO(2) => \count_reg[27]_i_1_n_1\,
      CO(1) => \count_reg[27]_i_1_n_2\,
      CO(0) => \count_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[27]_i_1_n_4\,
      O(2) => \count_reg[27]_i_1_n_5\,
      O(1) => \count_reg[27]_i_1_n_6\,
      O(0) => \count_reg[27]_i_1_n_7\,
      S(3 downto 0) => \^count\(27 downto 24)
    );
\count_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_7\,
      Q => \^count\(28)
    );
\count_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_6\,
      Q => \^count\(29)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_5\,
      Q => \^count\(2)
    );
\count_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_5\,
      Q => \^count\(30)
    );
\count_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_4\,
      Q => \^count\(31)
    );
\count_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[27]_i_1_n_0\,
      CO(3) => \NLW_count_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[31]_i_1_n_1\,
      CO(1) => \count_reg[31]_i_1_n_2\,
      CO(0) => \count_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[31]_i_1_n_4\,
      O(2) => \count_reg[31]_i_1_n_5\,
      O(1) => \count_reg[31]_i_1_n_6\,
      O(0) => \count_reg[31]_i_1_n_7\,
      S(3 downto 0) => \^count\(31 downto 28)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_4\,
      Q => \^count\(3)
    );
\count_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[3]_i_1_n_0\,
      CO(2) => \count_reg[3]_i_1_n_1\,
      CO(1) => \count_reg[3]_i_1_n_2\,
      CO(0) => \count_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_reg[3]_i_1_n_4\,
      O(2) => \count_reg[3]_i_1_n_5\,
      O(1) => \count_reg[3]_i_1_n_6\,
      O(0) => \count_reg[3]_i_1_n_7\,
      S(3 downto 1) => \^count\(3 downto 1),
      S(0) => \count[3]_i_2_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_7\,
      Q => \^count\(4)
    );
\count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_6\,
      Q => \^count\(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_5\,
      Q => \^count\(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_4\,
      Q => \^count\(7)
    );
\count_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[3]_i_1_n_0\,
      CO(3) => \count_reg[7]_i_1_n_0\,
      CO(2) => \count_reg[7]_i_1_n_1\,
      CO(1) => \count_reg[7]_i_1_n_2\,
      CO(0) => \count_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[7]_i_1_n_4\,
      O(2) => \count_reg[7]_i_1_n_5\,
      O(1) => \count_reg[7]_i_1_n_6\,
      O(0) => \count_reg[7]_i_1_n_7\,
      S(3 downto 0) => \^count\(7 downto 4)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_7\,
      Q => \^count\(8)
    );
\count_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_6\,
      Q => \^count\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_counter__51\ is
  port (
    trigger : in STD_LOGIC;
    reset : in STD_LOGIC;
    count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_counter__51\ : entity is "counter";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_counter__51\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_counter__51\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_counter__51\ is
  signal \^count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count[3]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_count_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_reg[11]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[15]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[19]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[23]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[27]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[31]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[3]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[7]_i_1\ : label is 11;
begin
  count(31 downto 0) <= \^count\(31 downto 0);
\count[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(0),
      O => \count[3]_i_2_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_7\,
      Q => \^count\(0)
    );
\count_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_5\,
      Q => \^count\(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_4\,
      Q => \^count\(11)
    );
\count_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[7]_i_1_n_0\,
      CO(3) => \count_reg[11]_i_1_n_0\,
      CO(2) => \count_reg[11]_i_1_n_1\,
      CO(1) => \count_reg[11]_i_1_n_2\,
      CO(0) => \count_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[11]_i_1_n_4\,
      O(2) => \count_reg[11]_i_1_n_5\,
      O(1) => \count_reg[11]_i_1_n_6\,
      O(0) => \count_reg[11]_i_1_n_7\,
      S(3 downto 0) => \^count\(11 downto 8)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_7\,
      Q => \^count\(12)
    );
\count_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_6\,
      Q => \^count\(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_5\,
      Q => \^count\(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_4\,
      Q => \^count\(15)
    );
\count_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[11]_i_1_n_0\,
      CO(3) => \count_reg[15]_i_1_n_0\,
      CO(2) => \count_reg[15]_i_1_n_1\,
      CO(1) => \count_reg[15]_i_1_n_2\,
      CO(0) => \count_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[15]_i_1_n_4\,
      O(2) => \count_reg[15]_i_1_n_5\,
      O(1) => \count_reg[15]_i_1_n_6\,
      O(0) => \count_reg[15]_i_1_n_7\,
      S(3 downto 0) => \^count\(15 downto 12)
    );
\count_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_7\,
      Q => \^count\(16)
    );
\count_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_6\,
      Q => \^count\(17)
    );
\count_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_5\,
      Q => \^count\(18)
    );
\count_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_4\,
      Q => \^count\(19)
    );
\count_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[15]_i_1_n_0\,
      CO(3) => \count_reg[19]_i_1_n_0\,
      CO(2) => \count_reg[19]_i_1_n_1\,
      CO(1) => \count_reg[19]_i_1_n_2\,
      CO(0) => \count_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[19]_i_1_n_4\,
      O(2) => \count_reg[19]_i_1_n_5\,
      O(1) => \count_reg[19]_i_1_n_6\,
      O(0) => \count_reg[19]_i_1_n_7\,
      S(3 downto 0) => \^count\(19 downto 16)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_6\,
      Q => \^count\(1)
    );
\count_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_7\,
      Q => \^count\(20)
    );
\count_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_6\,
      Q => \^count\(21)
    );
\count_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_5\,
      Q => \^count\(22)
    );
\count_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_4\,
      Q => \^count\(23)
    );
\count_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[19]_i_1_n_0\,
      CO(3) => \count_reg[23]_i_1_n_0\,
      CO(2) => \count_reg[23]_i_1_n_1\,
      CO(1) => \count_reg[23]_i_1_n_2\,
      CO(0) => \count_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[23]_i_1_n_4\,
      O(2) => \count_reg[23]_i_1_n_5\,
      O(1) => \count_reg[23]_i_1_n_6\,
      O(0) => \count_reg[23]_i_1_n_7\,
      S(3 downto 0) => \^count\(23 downto 20)
    );
\count_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_7\,
      Q => \^count\(24)
    );
\count_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_6\,
      Q => \^count\(25)
    );
\count_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_5\,
      Q => \^count\(26)
    );
\count_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_4\,
      Q => \^count\(27)
    );
\count_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[23]_i_1_n_0\,
      CO(3) => \count_reg[27]_i_1_n_0\,
      CO(2) => \count_reg[27]_i_1_n_1\,
      CO(1) => \count_reg[27]_i_1_n_2\,
      CO(0) => \count_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[27]_i_1_n_4\,
      O(2) => \count_reg[27]_i_1_n_5\,
      O(1) => \count_reg[27]_i_1_n_6\,
      O(0) => \count_reg[27]_i_1_n_7\,
      S(3 downto 0) => \^count\(27 downto 24)
    );
\count_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_7\,
      Q => \^count\(28)
    );
\count_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_6\,
      Q => \^count\(29)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_5\,
      Q => \^count\(2)
    );
\count_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_5\,
      Q => \^count\(30)
    );
\count_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_4\,
      Q => \^count\(31)
    );
\count_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[27]_i_1_n_0\,
      CO(3) => \NLW_count_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[31]_i_1_n_1\,
      CO(1) => \count_reg[31]_i_1_n_2\,
      CO(0) => \count_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[31]_i_1_n_4\,
      O(2) => \count_reg[31]_i_1_n_5\,
      O(1) => \count_reg[31]_i_1_n_6\,
      O(0) => \count_reg[31]_i_1_n_7\,
      S(3 downto 0) => \^count\(31 downto 28)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_4\,
      Q => \^count\(3)
    );
\count_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[3]_i_1_n_0\,
      CO(2) => \count_reg[3]_i_1_n_1\,
      CO(1) => \count_reg[3]_i_1_n_2\,
      CO(0) => \count_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_reg[3]_i_1_n_4\,
      O(2) => \count_reg[3]_i_1_n_5\,
      O(1) => \count_reg[3]_i_1_n_6\,
      O(0) => \count_reg[3]_i_1_n_7\,
      S(3 downto 1) => \^count\(3 downto 1),
      S(0) => \count[3]_i_2_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_7\,
      Q => \^count\(4)
    );
\count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_6\,
      Q => \^count\(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_5\,
      Q => \^count\(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_4\,
      Q => \^count\(7)
    );
\count_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[3]_i_1_n_0\,
      CO(3) => \count_reg[7]_i_1_n_0\,
      CO(2) => \count_reg[7]_i_1_n_1\,
      CO(1) => \count_reg[7]_i_1_n_2\,
      CO(0) => \count_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[7]_i_1_n_4\,
      O(2) => \count_reg[7]_i_1_n_5\,
      O(1) => \count_reg[7]_i_1_n_6\,
      O(0) => \count_reg[7]_i_1_n_7\,
      S(3 downto 0) => \^count\(7 downto 4)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_7\,
      Q => \^count\(8)
    );
\count_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_6\,
      Q => \^count\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_counter__53\ is
  port (
    trigger : in STD_LOGIC;
    reset : in STD_LOGIC;
    count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_counter__53\ : entity is "counter";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_counter__53\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_counter__53\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_counter__53\ is
  signal \^count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count[3]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_count_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_reg[11]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[15]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[19]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[23]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[27]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[31]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[3]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[7]_i_1\ : label is 11;
begin
  count(31 downto 0) <= \^count\(31 downto 0);
\count[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(0),
      O => \count[3]_i_2_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_7\,
      Q => \^count\(0)
    );
\count_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_5\,
      Q => \^count\(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_4\,
      Q => \^count\(11)
    );
\count_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[7]_i_1_n_0\,
      CO(3) => \count_reg[11]_i_1_n_0\,
      CO(2) => \count_reg[11]_i_1_n_1\,
      CO(1) => \count_reg[11]_i_1_n_2\,
      CO(0) => \count_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[11]_i_1_n_4\,
      O(2) => \count_reg[11]_i_1_n_5\,
      O(1) => \count_reg[11]_i_1_n_6\,
      O(0) => \count_reg[11]_i_1_n_7\,
      S(3 downto 0) => \^count\(11 downto 8)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_7\,
      Q => \^count\(12)
    );
\count_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_6\,
      Q => \^count\(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_5\,
      Q => \^count\(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_4\,
      Q => \^count\(15)
    );
\count_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[11]_i_1_n_0\,
      CO(3) => \count_reg[15]_i_1_n_0\,
      CO(2) => \count_reg[15]_i_1_n_1\,
      CO(1) => \count_reg[15]_i_1_n_2\,
      CO(0) => \count_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[15]_i_1_n_4\,
      O(2) => \count_reg[15]_i_1_n_5\,
      O(1) => \count_reg[15]_i_1_n_6\,
      O(0) => \count_reg[15]_i_1_n_7\,
      S(3 downto 0) => \^count\(15 downto 12)
    );
\count_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_7\,
      Q => \^count\(16)
    );
\count_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_6\,
      Q => \^count\(17)
    );
\count_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_5\,
      Q => \^count\(18)
    );
\count_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_4\,
      Q => \^count\(19)
    );
\count_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[15]_i_1_n_0\,
      CO(3) => \count_reg[19]_i_1_n_0\,
      CO(2) => \count_reg[19]_i_1_n_1\,
      CO(1) => \count_reg[19]_i_1_n_2\,
      CO(0) => \count_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[19]_i_1_n_4\,
      O(2) => \count_reg[19]_i_1_n_5\,
      O(1) => \count_reg[19]_i_1_n_6\,
      O(0) => \count_reg[19]_i_1_n_7\,
      S(3 downto 0) => \^count\(19 downto 16)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_6\,
      Q => \^count\(1)
    );
\count_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_7\,
      Q => \^count\(20)
    );
\count_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_6\,
      Q => \^count\(21)
    );
\count_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_5\,
      Q => \^count\(22)
    );
\count_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_4\,
      Q => \^count\(23)
    );
\count_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[19]_i_1_n_0\,
      CO(3) => \count_reg[23]_i_1_n_0\,
      CO(2) => \count_reg[23]_i_1_n_1\,
      CO(1) => \count_reg[23]_i_1_n_2\,
      CO(0) => \count_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[23]_i_1_n_4\,
      O(2) => \count_reg[23]_i_1_n_5\,
      O(1) => \count_reg[23]_i_1_n_6\,
      O(0) => \count_reg[23]_i_1_n_7\,
      S(3 downto 0) => \^count\(23 downto 20)
    );
\count_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_7\,
      Q => \^count\(24)
    );
\count_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_6\,
      Q => \^count\(25)
    );
\count_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_5\,
      Q => \^count\(26)
    );
\count_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_4\,
      Q => \^count\(27)
    );
\count_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[23]_i_1_n_0\,
      CO(3) => \count_reg[27]_i_1_n_0\,
      CO(2) => \count_reg[27]_i_1_n_1\,
      CO(1) => \count_reg[27]_i_1_n_2\,
      CO(0) => \count_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[27]_i_1_n_4\,
      O(2) => \count_reg[27]_i_1_n_5\,
      O(1) => \count_reg[27]_i_1_n_6\,
      O(0) => \count_reg[27]_i_1_n_7\,
      S(3 downto 0) => \^count\(27 downto 24)
    );
\count_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_7\,
      Q => \^count\(28)
    );
\count_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_6\,
      Q => \^count\(29)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_5\,
      Q => \^count\(2)
    );
\count_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_5\,
      Q => \^count\(30)
    );
\count_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_4\,
      Q => \^count\(31)
    );
\count_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[27]_i_1_n_0\,
      CO(3) => \NLW_count_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[31]_i_1_n_1\,
      CO(1) => \count_reg[31]_i_1_n_2\,
      CO(0) => \count_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[31]_i_1_n_4\,
      O(2) => \count_reg[31]_i_1_n_5\,
      O(1) => \count_reg[31]_i_1_n_6\,
      O(0) => \count_reg[31]_i_1_n_7\,
      S(3 downto 0) => \^count\(31 downto 28)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_4\,
      Q => \^count\(3)
    );
\count_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[3]_i_1_n_0\,
      CO(2) => \count_reg[3]_i_1_n_1\,
      CO(1) => \count_reg[3]_i_1_n_2\,
      CO(0) => \count_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_reg[3]_i_1_n_4\,
      O(2) => \count_reg[3]_i_1_n_5\,
      O(1) => \count_reg[3]_i_1_n_6\,
      O(0) => \count_reg[3]_i_1_n_7\,
      S(3 downto 1) => \^count\(3 downto 1),
      S(0) => \count[3]_i_2_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_7\,
      Q => \^count\(4)
    );
\count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_6\,
      Q => \^count\(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_5\,
      Q => \^count\(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_4\,
      Q => \^count\(7)
    );
\count_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[3]_i_1_n_0\,
      CO(3) => \count_reg[7]_i_1_n_0\,
      CO(2) => \count_reg[7]_i_1_n_1\,
      CO(1) => \count_reg[7]_i_1_n_2\,
      CO(0) => \count_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[7]_i_1_n_4\,
      O(2) => \count_reg[7]_i_1_n_5\,
      O(1) => \count_reg[7]_i_1_n_6\,
      O(0) => \count_reg[7]_i_1_n_7\,
      S(3 downto 0) => \^count\(7 downto 4)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_7\,
      Q => \^count\(8)
    );
\count_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_6\,
      Q => \^count\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_counter__55\ is
  port (
    trigger : in STD_LOGIC;
    reset : in STD_LOGIC;
    count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_counter__55\ : entity is "counter";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_counter__55\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_counter__55\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_counter__55\ is
  signal \^count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count[3]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_count_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_reg[11]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[15]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[19]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[23]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[27]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[31]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[3]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[7]_i_1\ : label is 11;
begin
  count(31 downto 0) <= \^count\(31 downto 0);
\count[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(0),
      O => \count[3]_i_2_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_7\,
      Q => \^count\(0)
    );
\count_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_5\,
      Q => \^count\(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_4\,
      Q => \^count\(11)
    );
\count_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[7]_i_1_n_0\,
      CO(3) => \count_reg[11]_i_1_n_0\,
      CO(2) => \count_reg[11]_i_1_n_1\,
      CO(1) => \count_reg[11]_i_1_n_2\,
      CO(0) => \count_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[11]_i_1_n_4\,
      O(2) => \count_reg[11]_i_1_n_5\,
      O(1) => \count_reg[11]_i_1_n_6\,
      O(0) => \count_reg[11]_i_1_n_7\,
      S(3 downto 0) => \^count\(11 downto 8)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_7\,
      Q => \^count\(12)
    );
\count_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_6\,
      Q => \^count\(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_5\,
      Q => \^count\(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_4\,
      Q => \^count\(15)
    );
\count_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[11]_i_1_n_0\,
      CO(3) => \count_reg[15]_i_1_n_0\,
      CO(2) => \count_reg[15]_i_1_n_1\,
      CO(1) => \count_reg[15]_i_1_n_2\,
      CO(0) => \count_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[15]_i_1_n_4\,
      O(2) => \count_reg[15]_i_1_n_5\,
      O(1) => \count_reg[15]_i_1_n_6\,
      O(0) => \count_reg[15]_i_1_n_7\,
      S(3 downto 0) => \^count\(15 downto 12)
    );
\count_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_7\,
      Q => \^count\(16)
    );
\count_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_6\,
      Q => \^count\(17)
    );
\count_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_5\,
      Q => \^count\(18)
    );
\count_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_4\,
      Q => \^count\(19)
    );
\count_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[15]_i_1_n_0\,
      CO(3) => \count_reg[19]_i_1_n_0\,
      CO(2) => \count_reg[19]_i_1_n_1\,
      CO(1) => \count_reg[19]_i_1_n_2\,
      CO(0) => \count_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[19]_i_1_n_4\,
      O(2) => \count_reg[19]_i_1_n_5\,
      O(1) => \count_reg[19]_i_1_n_6\,
      O(0) => \count_reg[19]_i_1_n_7\,
      S(3 downto 0) => \^count\(19 downto 16)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_6\,
      Q => \^count\(1)
    );
\count_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_7\,
      Q => \^count\(20)
    );
\count_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_6\,
      Q => \^count\(21)
    );
\count_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_5\,
      Q => \^count\(22)
    );
\count_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_4\,
      Q => \^count\(23)
    );
\count_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[19]_i_1_n_0\,
      CO(3) => \count_reg[23]_i_1_n_0\,
      CO(2) => \count_reg[23]_i_1_n_1\,
      CO(1) => \count_reg[23]_i_1_n_2\,
      CO(0) => \count_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[23]_i_1_n_4\,
      O(2) => \count_reg[23]_i_1_n_5\,
      O(1) => \count_reg[23]_i_1_n_6\,
      O(0) => \count_reg[23]_i_1_n_7\,
      S(3 downto 0) => \^count\(23 downto 20)
    );
\count_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_7\,
      Q => \^count\(24)
    );
\count_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_6\,
      Q => \^count\(25)
    );
\count_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_5\,
      Q => \^count\(26)
    );
\count_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_4\,
      Q => \^count\(27)
    );
\count_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[23]_i_1_n_0\,
      CO(3) => \count_reg[27]_i_1_n_0\,
      CO(2) => \count_reg[27]_i_1_n_1\,
      CO(1) => \count_reg[27]_i_1_n_2\,
      CO(0) => \count_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[27]_i_1_n_4\,
      O(2) => \count_reg[27]_i_1_n_5\,
      O(1) => \count_reg[27]_i_1_n_6\,
      O(0) => \count_reg[27]_i_1_n_7\,
      S(3 downto 0) => \^count\(27 downto 24)
    );
\count_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_7\,
      Q => \^count\(28)
    );
\count_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_6\,
      Q => \^count\(29)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_5\,
      Q => \^count\(2)
    );
\count_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_5\,
      Q => \^count\(30)
    );
\count_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_4\,
      Q => \^count\(31)
    );
\count_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[27]_i_1_n_0\,
      CO(3) => \NLW_count_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[31]_i_1_n_1\,
      CO(1) => \count_reg[31]_i_1_n_2\,
      CO(0) => \count_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[31]_i_1_n_4\,
      O(2) => \count_reg[31]_i_1_n_5\,
      O(1) => \count_reg[31]_i_1_n_6\,
      O(0) => \count_reg[31]_i_1_n_7\,
      S(3 downto 0) => \^count\(31 downto 28)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_4\,
      Q => \^count\(3)
    );
\count_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[3]_i_1_n_0\,
      CO(2) => \count_reg[3]_i_1_n_1\,
      CO(1) => \count_reg[3]_i_1_n_2\,
      CO(0) => \count_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_reg[3]_i_1_n_4\,
      O(2) => \count_reg[3]_i_1_n_5\,
      O(1) => \count_reg[3]_i_1_n_6\,
      O(0) => \count_reg[3]_i_1_n_7\,
      S(3 downto 1) => \^count\(3 downto 1),
      S(0) => \count[3]_i_2_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_7\,
      Q => \^count\(4)
    );
\count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_6\,
      Q => \^count\(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_5\,
      Q => \^count\(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_4\,
      Q => \^count\(7)
    );
\count_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[3]_i_1_n_0\,
      CO(3) => \count_reg[7]_i_1_n_0\,
      CO(2) => \count_reg[7]_i_1_n_1\,
      CO(1) => \count_reg[7]_i_1_n_2\,
      CO(0) => \count_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[7]_i_1_n_4\,
      O(2) => \count_reg[7]_i_1_n_5\,
      O(1) => \count_reg[7]_i_1_n_6\,
      O(0) => \count_reg[7]_i_1_n_7\,
      S(3 downto 0) => \^count\(7 downto 4)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_7\,
      Q => \^count\(8)
    );
\count_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_6\,
      Q => \^count\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_counter__57\ is
  port (
    trigger : in STD_LOGIC;
    reset : in STD_LOGIC;
    count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_counter__57\ : entity is "counter";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_counter__57\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_counter__57\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_counter__57\ is
  signal \^count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count[3]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_count_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_reg[11]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[15]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[19]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[23]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[27]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[31]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[3]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[7]_i_1\ : label is 11;
begin
  count(31 downto 0) <= \^count\(31 downto 0);
\count[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(0),
      O => \count[3]_i_2_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_7\,
      Q => \^count\(0)
    );
\count_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_5\,
      Q => \^count\(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_4\,
      Q => \^count\(11)
    );
\count_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[7]_i_1_n_0\,
      CO(3) => \count_reg[11]_i_1_n_0\,
      CO(2) => \count_reg[11]_i_1_n_1\,
      CO(1) => \count_reg[11]_i_1_n_2\,
      CO(0) => \count_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[11]_i_1_n_4\,
      O(2) => \count_reg[11]_i_1_n_5\,
      O(1) => \count_reg[11]_i_1_n_6\,
      O(0) => \count_reg[11]_i_1_n_7\,
      S(3 downto 0) => \^count\(11 downto 8)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_7\,
      Q => \^count\(12)
    );
\count_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_6\,
      Q => \^count\(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_5\,
      Q => \^count\(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_4\,
      Q => \^count\(15)
    );
\count_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[11]_i_1_n_0\,
      CO(3) => \count_reg[15]_i_1_n_0\,
      CO(2) => \count_reg[15]_i_1_n_1\,
      CO(1) => \count_reg[15]_i_1_n_2\,
      CO(0) => \count_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[15]_i_1_n_4\,
      O(2) => \count_reg[15]_i_1_n_5\,
      O(1) => \count_reg[15]_i_1_n_6\,
      O(0) => \count_reg[15]_i_1_n_7\,
      S(3 downto 0) => \^count\(15 downto 12)
    );
\count_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_7\,
      Q => \^count\(16)
    );
\count_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_6\,
      Q => \^count\(17)
    );
\count_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_5\,
      Q => \^count\(18)
    );
\count_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_4\,
      Q => \^count\(19)
    );
\count_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[15]_i_1_n_0\,
      CO(3) => \count_reg[19]_i_1_n_0\,
      CO(2) => \count_reg[19]_i_1_n_1\,
      CO(1) => \count_reg[19]_i_1_n_2\,
      CO(0) => \count_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[19]_i_1_n_4\,
      O(2) => \count_reg[19]_i_1_n_5\,
      O(1) => \count_reg[19]_i_1_n_6\,
      O(0) => \count_reg[19]_i_1_n_7\,
      S(3 downto 0) => \^count\(19 downto 16)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_6\,
      Q => \^count\(1)
    );
\count_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_7\,
      Q => \^count\(20)
    );
\count_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_6\,
      Q => \^count\(21)
    );
\count_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_5\,
      Q => \^count\(22)
    );
\count_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_4\,
      Q => \^count\(23)
    );
\count_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[19]_i_1_n_0\,
      CO(3) => \count_reg[23]_i_1_n_0\,
      CO(2) => \count_reg[23]_i_1_n_1\,
      CO(1) => \count_reg[23]_i_1_n_2\,
      CO(0) => \count_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[23]_i_1_n_4\,
      O(2) => \count_reg[23]_i_1_n_5\,
      O(1) => \count_reg[23]_i_1_n_6\,
      O(0) => \count_reg[23]_i_1_n_7\,
      S(3 downto 0) => \^count\(23 downto 20)
    );
\count_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_7\,
      Q => \^count\(24)
    );
\count_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_6\,
      Q => \^count\(25)
    );
\count_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_5\,
      Q => \^count\(26)
    );
\count_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_4\,
      Q => \^count\(27)
    );
\count_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[23]_i_1_n_0\,
      CO(3) => \count_reg[27]_i_1_n_0\,
      CO(2) => \count_reg[27]_i_1_n_1\,
      CO(1) => \count_reg[27]_i_1_n_2\,
      CO(0) => \count_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[27]_i_1_n_4\,
      O(2) => \count_reg[27]_i_1_n_5\,
      O(1) => \count_reg[27]_i_1_n_6\,
      O(0) => \count_reg[27]_i_1_n_7\,
      S(3 downto 0) => \^count\(27 downto 24)
    );
\count_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_7\,
      Q => \^count\(28)
    );
\count_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_6\,
      Q => \^count\(29)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_5\,
      Q => \^count\(2)
    );
\count_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_5\,
      Q => \^count\(30)
    );
\count_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_4\,
      Q => \^count\(31)
    );
\count_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[27]_i_1_n_0\,
      CO(3) => \NLW_count_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[31]_i_1_n_1\,
      CO(1) => \count_reg[31]_i_1_n_2\,
      CO(0) => \count_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[31]_i_1_n_4\,
      O(2) => \count_reg[31]_i_1_n_5\,
      O(1) => \count_reg[31]_i_1_n_6\,
      O(0) => \count_reg[31]_i_1_n_7\,
      S(3 downto 0) => \^count\(31 downto 28)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_4\,
      Q => \^count\(3)
    );
\count_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[3]_i_1_n_0\,
      CO(2) => \count_reg[3]_i_1_n_1\,
      CO(1) => \count_reg[3]_i_1_n_2\,
      CO(0) => \count_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_reg[3]_i_1_n_4\,
      O(2) => \count_reg[3]_i_1_n_5\,
      O(1) => \count_reg[3]_i_1_n_6\,
      O(0) => \count_reg[3]_i_1_n_7\,
      S(3 downto 1) => \^count\(3 downto 1),
      S(0) => \count[3]_i_2_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_7\,
      Q => \^count\(4)
    );
\count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_6\,
      Q => \^count\(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_5\,
      Q => \^count\(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_4\,
      Q => \^count\(7)
    );
\count_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[3]_i_1_n_0\,
      CO(3) => \count_reg[7]_i_1_n_0\,
      CO(2) => \count_reg[7]_i_1_n_1\,
      CO(1) => \count_reg[7]_i_1_n_2\,
      CO(0) => \count_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[7]_i_1_n_4\,
      O(2) => \count_reg[7]_i_1_n_5\,
      O(1) => \count_reg[7]_i_1_n_6\,
      O(0) => \count_reg[7]_i_1_n_7\,
      S(3 downto 0) => \^count\(7 downto 4)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_7\,
      Q => \^count\(8)
    );
\count_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_6\,
      Q => \^count\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_counter__59\ is
  port (
    trigger : in STD_LOGIC;
    reset : in STD_LOGIC;
    count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_counter__59\ : entity is "counter";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_counter__59\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_counter__59\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_counter__59\ is
  signal \^count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count[3]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_count_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_reg[11]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[15]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[19]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[23]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[27]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[31]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[3]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_reg[7]_i_1\ : label is 11;
begin
  count(31 downto 0) <= \^count\(31 downto 0);
\count[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(0),
      O => \count[3]_i_2_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_7\,
      Q => \^count\(0)
    );
\count_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_5\,
      Q => \^count\(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_4\,
      Q => \^count\(11)
    );
\count_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[7]_i_1_n_0\,
      CO(3) => \count_reg[11]_i_1_n_0\,
      CO(2) => \count_reg[11]_i_1_n_1\,
      CO(1) => \count_reg[11]_i_1_n_2\,
      CO(0) => \count_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[11]_i_1_n_4\,
      O(2) => \count_reg[11]_i_1_n_5\,
      O(1) => \count_reg[11]_i_1_n_6\,
      O(0) => \count_reg[11]_i_1_n_7\,
      S(3 downto 0) => \^count\(11 downto 8)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_7\,
      Q => \^count\(12)
    );
\count_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_6\,
      Q => \^count\(13)
    );
\count_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_5\,
      Q => \^count\(14)
    );
\count_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[15]_i_1_n_4\,
      Q => \^count\(15)
    );
\count_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[11]_i_1_n_0\,
      CO(3) => \count_reg[15]_i_1_n_0\,
      CO(2) => \count_reg[15]_i_1_n_1\,
      CO(1) => \count_reg[15]_i_1_n_2\,
      CO(0) => \count_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[15]_i_1_n_4\,
      O(2) => \count_reg[15]_i_1_n_5\,
      O(1) => \count_reg[15]_i_1_n_6\,
      O(0) => \count_reg[15]_i_1_n_7\,
      S(3 downto 0) => \^count\(15 downto 12)
    );
\count_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_7\,
      Q => \^count\(16)
    );
\count_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_6\,
      Q => \^count\(17)
    );
\count_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_5\,
      Q => \^count\(18)
    );
\count_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[19]_i_1_n_4\,
      Q => \^count\(19)
    );
\count_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[15]_i_1_n_0\,
      CO(3) => \count_reg[19]_i_1_n_0\,
      CO(2) => \count_reg[19]_i_1_n_1\,
      CO(1) => \count_reg[19]_i_1_n_2\,
      CO(0) => \count_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[19]_i_1_n_4\,
      O(2) => \count_reg[19]_i_1_n_5\,
      O(1) => \count_reg[19]_i_1_n_6\,
      O(0) => \count_reg[19]_i_1_n_7\,
      S(3 downto 0) => \^count\(19 downto 16)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_6\,
      Q => \^count\(1)
    );
\count_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_7\,
      Q => \^count\(20)
    );
\count_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_6\,
      Q => \^count\(21)
    );
\count_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_5\,
      Q => \^count\(22)
    );
\count_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[23]_i_1_n_4\,
      Q => \^count\(23)
    );
\count_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[19]_i_1_n_0\,
      CO(3) => \count_reg[23]_i_1_n_0\,
      CO(2) => \count_reg[23]_i_1_n_1\,
      CO(1) => \count_reg[23]_i_1_n_2\,
      CO(0) => \count_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[23]_i_1_n_4\,
      O(2) => \count_reg[23]_i_1_n_5\,
      O(1) => \count_reg[23]_i_1_n_6\,
      O(0) => \count_reg[23]_i_1_n_7\,
      S(3 downto 0) => \^count\(23 downto 20)
    );
\count_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_7\,
      Q => \^count\(24)
    );
\count_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_6\,
      Q => \^count\(25)
    );
\count_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_5\,
      Q => \^count\(26)
    );
\count_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[27]_i_1_n_4\,
      Q => \^count\(27)
    );
\count_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[23]_i_1_n_0\,
      CO(3) => \count_reg[27]_i_1_n_0\,
      CO(2) => \count_reg[27]_i_1_n_1\,
      CO(1) => \count_reg[27]_i_1_n_2\,
      CO(0) => \count_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[27]_i_1_n_4\,
      O(2) => \count_reg[27]_i_1_n_5\,
      O(1) => \count_reg[27]_i_1_n_6\,
      O(0) => \count_reg[27]_i_1_n_7\,
      S(3 downto 0) => \^count\(27 downto 24)
    );
\count_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_7\,
      Q => \^count\(28)
    );
\count_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_6\,
      Q => \^count\(29)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_5\,
      Q => \^count\(2)
    );
\count_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_5\,
      Q => \^count\(30)
    );
\count_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[31]_i_1_n_4\,
      Q => \^count\(31)
    );
\count_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[27]_i_1_n_0\,
      CO(3) => \NLW_count_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[31]_i_1_n_1\,
      CO(1) => \count_reg[31]_i_1_n_2\,
      CO(0) => \count_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[31]_i_1_n_4\,
      O(2) => \count_reg[31]_i_1_n_5\,
      O(1) => \count_reg[31]_i_1_n_6\,
      O(0) => \count_reg[31]_i_1_n_7\,
      S(3 downto 0) => \^count\(31 downto 28)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[3]_i_1_n_4\,
      Q => \^count\(3)
    );
\count_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[3]_i_1_n_0\,
      CO(2) => \count_reg[3]_i_1_n_1\,
      CO(1) => \count_reg[3]_i_1_n_2\,
      CO(0) => \count_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_reg[3]_i_1_n_4\,
      O(2) => \count_reg[3]_i_1_n_5\,
      O(1) => \count_reg[3]_i_1_n_6\,
      O(0) => \count_reg[3]_i_1_n_7\,
      S(3 downto 1) => \^count\(3 downto 1),
      S(0) => \count[3]_i_2_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_7\,
      Q => \^count\(4)
    );
\count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_6\,
      Q => \^count\(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_5\,
      Q => \^count\(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[7]_i_1_n_4\,
      Q => \^count\(7)
    );
\count_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[3]_i_1_n_0\,
      CO(3) => \count_reg[7]_i_1_n_0\,
      CO(2) => \count_reg[7]_i_1_n_1\,
      CO(1) => \count_reg[7]_i_1_n_2\,
      CO(0) => \count_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[7]_i_1_n_4\,
      O(2) => \count_reg[7]_i_1_n_5\,
      O(1) => \count_reg[7]_i_1_n_6\,
      O(0) => \count_reg[7]_i_1_n_7\,
      S(3 downto 0) => \^count\(7 downto 4)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_7\,
      Q => \^count\(8)
    );
\count_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => trigger,
      CE => '1',
      CLR => reset,
      D => \count_reg[11]_i_1_n_6\,
      Q => \^count\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_PowerMon_Power_Monitor_0_0_inv_1 is
  port (
    \in\ : in STD_LOGIC;
    \out\ : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_PowerMon_Power_Monitor_0_0_inv_1 : entity is "inv_1";
  attribute dont_touch : string;
  attribute dont_touch of AES_PowerMon_Power_Monitor_0_0_inv_1 : entity is "yes";
end AES_PowerMon_Power_Monitor_0_0_inv_1;

architecture STRUCTURE of AES_PowerMon_Power_Monitor_0_0_inv_1 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of LUT1_inst : label is "PRIMITIVE";
begin
LUT1_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \in\,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_inv_1__1\ is
  port (
    \in\ : in STD_LOGIC;
    \out\ : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_inv_1__1\ : entity is "inv_1";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_inv_1__1\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_inv_1__1\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_inv_1__1\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of LUT1_inst : label is "PRIMITIVE";
begin
LUT1_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \in\,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_inv_1__2\ is
  port (
    \in\ : in STD_LOGIC;
    \out\ : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_inv_1__2\ : entity is "inv_1";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_inv_1__2\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_inv_1__2\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_inv_1__2\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of LUT1_inst : label is "PRIMITIVE";
begin
LUT1_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \in\,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_inv_1__3\ is
  port (
    \in\ : in STD_LOGIC;
    \out\ : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_inv_1__3\ : entity is "inv_1";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_inv_1__3\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_inv_1__3\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_inv_1__3\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of LUT1_inst : label is "PRIMITIVE";
begin
LUT1_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \in\,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_inv_1__4\ is
  port (
    \in\ : in STD_LOGIC;
    \out\ : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_inv_1__4\ : entity is "inv_1";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_inv_1__4\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_inv_1__4\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_inv_1__4\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of LUT1_inst : label is "PRIMITIVE";
begin
LUT1_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \in\,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_inv_1__5\ is
  port (
    \in\ : in STD_LOGIC;
    \out\ : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_inv_1__5\ : entity is "inv_1";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_inv_1__5\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_inv_1__5\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_inv_1__5\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of LUT1_inst : label is "PRIMITIVE";
begin
LUT1_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \in\,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_inv_1__6\ is
  port (
    \in\ : in STD_LOGIC;
    \out\ : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_inv_1__6\ : entity is "inv_1";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_inv_1__6\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_inv_1__6\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_inv_1__6\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of LUT1_inst : label is "PRIMITIVE";
begin
LUT1_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \in\,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_inv_1__7\ is
  port (
    \in\ : in STD_LOGIC;
    \out\ : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_inv_1__7\ : entity is "inv_1";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_inv_1__7\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_inv_1__7\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_inv_1__7\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of LUT1_inst : label is "PRIMITIVE";
begin
LUT1_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \in\,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_inv_1__8\ is
  port (
    \in\ : in STD_LOGIC;
    \out\ : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_inv_1__8\ : entity is "inv_1";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_inv_1__8\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_inv_1__8\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_inv_1__8\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of LUT1_inst : label is "PRIMITIVE";
begin
LUT1_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \in\,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_inv_1__9\ is
  port (
    \in\ : in STD_LOGIC;
    \out\ : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_inv_1__9\ : entity is "inv_1";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_inv_1__9\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_inv_1__9\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_inv_1__9\ is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of LUT1_inst : label is "PRIMITIVE";
begin
LUT1_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \in\,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_PowerMon_Power_Monitor_0_0_one_to_100 is
  port (
    \in\ : in STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_PowerMon_Power_Monitor_0_0_one_to_100 : entity is "one_to_100";
  attribute dont_touch : string;
  attribute dont_touch of AES_PowerMon_Power_Monitor_0_0_one_to_100 : entity is "yes";
end AES_PowerMon_Power_Monitor_0_0_one_to_100;

architecture STRUCTURE of AES_PowerMon_Power_Monitor_0_0_one_to_100 is
  signal \^in\ : STD_LOGIC;
begin
  \^in\ <= \in\;
  \out\(9) <= \^in\;
  \out\(8) <= \^in\;
  \out\(7) <= \^in\;
  \out\(6) <= \^in\;
  \out\(5) <= \^in\;
  \out\(4) <= \^in\;
  \out\(3) <= \^in\;
  \out\(2) <= \^in\;
  \out\(1) <= \^in\;
  \out\(0) <= \^in\;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_one_to_100__1\ is
  port (
    \in\ : in STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_one_to_100__1\ : entity is "one_to_100";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_one_to_100__1\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_one_to_100__1\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_one_to_100__1\ is
  signal \^in\ : STD_LOGIC;
begin
  \^in\ <= \in\;
  \out\(9) <= \^in\;
  \out\(8) <= \^in\;
  \out\(7) <= \^in\;
  \out\(6) <= \^in\;
  \out\(5) <= \^in\;
  \out\(4) <= \^in\;
  \out\(3) <= \^in\;
  \out\(2) <= \^in\;
  \out\(1) <= \^in\;
  \out\(0) <= \^in\;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_PowerMon_Power_Monitor_0_0_reset_enable is
  port (
    clk : in STD_LOGIC;
    reset_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_PowerMon_Power_Monitor_0_0_reset_enable : entity is "reset_enable";
  attribute dont_touch : string;
  attribute dont_touch of AES_PowerMon_Power_Monitor_0_0_reset_enable : entity is "yes";
end AES_PowerMon_Power_Monitor_0_0_reset_enable;

architecture STRUCTURE of AES_PowerMon_Power_Monitor_0_0_reset_enable is
  signal clk_cycles : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^reset_out\ : STD_LOGIC;
  signal reset_out_INST_0_i_1_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_2_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_3_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_4_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_5_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_6_n_0 : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of nolabel_line91 : label is std.standard.true;
begin
  reset_out <= \^reset_out\;
nolabel_line91: entity work.\AES_PowerMon_Power_Monitor_0_0_counter__23\
     port map (
      count(31 downto 0) => clk_cycles(31 downto 0),
      reset => \^reset_out\,
      trigger => clk
    );
reset_out_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => reset_out_INST_0_i_1_n_0,
      I1 => reset_out_INST_0_i_2_n_0,
      I2 => reset_out_INST_0_i_3_n_0,
      I3 => reset_out_INST_0_i_4_n_0,
      I4 => reset_out_INST_0_i_5_n_0,
      I5 => reset_out_INST_0_i_6_n_0,
      O => \^reset_out\
    );
reset_out_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => clk_cycles(24),
      I1 => clk_cycles(25),
      I2 => clk_cycles(22),
      I3 => clk_cycles(23),
      I4 => clk_cycles(21),
      I5 => clk_cycles(20),
      O => reset_out_INST_0_i_1_n_0
    );
reset_out_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => clk_cycles(18),
      I1 => clk_cycles(19),
      I2 => clk_cycles(16),
      I3 => clk_cycles(17),
      I4 => clk_cycles(15),
      I5 => clk_cycles(14),
      O => reset_out_INST_0_i_2_n_0
    );
reset_out_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => clk_cycles(30),
      I1 => clk_cycles(31),
      I2 => clk_cycles(28),
      I3 => clk_cycles(29),
      I4 => clk_cycles(27),
      I5 => clk_cycles(26),
      O => reset_out_INST_0_i_3_n_0
    );
reset_out_INST_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => clk_cycles(7),
      I1 => clk_cycles(6),
      I2 => clk_cycles(5),
      O => reset_out_INST_0_i_4_n_0
    );
reset_out_INST_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => clk_cycles(4),
      I1 => clk_cycles(3),
      I2 => clk_cycles(9),
      I3 => clk_cycles(8),
      O => reset_out_INST_0_i_5_n_0
    );
reset_out_INST_0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => clk_cycles(11),
      I1 => clk_cycles(10),
      I2 => clk_cycles(13),
      I3 => clk_cycles(12),
      O => reset_out_INST_0_i_6_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_reset_enable__1\ is
  port (
    clk : in STD_LOGIC;
    reset_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_reset_enable__1\ : entity is "reset_enable";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_reset_enable__1\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_reset_enable__1\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_reset_enable__1\ is
  signal clk_cycles : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^reset_out\ : STD_LOGIC;
  signal reset_out_INST_0_i_1_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_2_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_3_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_4_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_5_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_6_n_0 : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of nolabel_line91 : label is std.standard.true;
begin
  reset_out <= \^reset_out\;
nolabel_line91: entity work.\AES_PowerMon_Power_Monitor_0_0_counter__27\
     port map (
      count(31 downto 0) => clk_cycles(31 downto 0),
      reset => \^reset_out\,
      trigger => clk
    );
reset_out_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => reset_out_INST_0_i_1_n_0,
      I1 => reset_out_INST_0_i_2_n_0,
      I2 => reset_out_INST_0_i_3_n_0,
      I3 => reset_out_INST_0_i_4_n_0,
      I4 => reset_out_INST_0_i_5_n_0,
      I5 => reset_out_INST_0_i_6_n_0,
      O => \^reset_out\
    );
reset_out_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => clk_cycles(24),
      I1 => clk_cycles(25),
      I2 => clk_cycles(22),
      I3 => clk_cycles(23),
      I4 => clk_cycles(21),
      I5 => clk_cycles(20),
      O => reset_out_INST_0_i_1_n_0
    );
reset_out_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => clk_cycles(18),
      I1 => clk_cycles(19),
      I2 => clk_cycles(16),
      I3 => clk_cycles(17),
      I4 => clk_cycles(15),
      I5 => clk_cycles(14),
      O => reset_out_INST_0_i_2_n_0
    );
reset_out_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => clk_cycles(30),
      I1 => clk_cycles(31),
      I2 => clk_cycles(28),
      I3 => clk_cycles(29),
      I4 => clk_cycles(27),
      I5 => clk_cycles(26),
      O => reset_out_INST_0_i_3_n_0
    );
reset_out_INST_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => clk_cycles(7),
      I1 => clk_cycles(6),
      I2 => clk_cycles(5),
      O => reset_out_INST_0_i_4_n_0
    );
reset_out_INST_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => clk_cycles(4),
      I1 => clk_cycles(3),
      I2 => clk_cycles(9),
      I3 => clk_cycles(8),
      O => reset_out_INST_0_i_5_n_0
    );
reset_out_INST_0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => clk_cycles(11),
      I1 => clk_cycles(10),
      I2 => clk_cycles(13),
      I3 => clk_cycles(12),
      O => reset_out_INST_0_i_6_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_reset_enable__2\ is
  port (
    clk : in STD_LOGIC;
    reset_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_reset_enable__2\ : entity is "reset_enable";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_reset_enable__2\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_reset_enable__2\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_reset_enable__2\ is
  signal clk_cycles : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^reset_out\ : STD_LOGIC;
  signal reset_out_INST_0_i_1_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_2_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_3_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_4_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_5_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_6_n_0 : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of nolabel_line91 : label is std.standard.true;
begin
  reset_out <= \^reset_out\;
nolabel_line91: entity work.\AES_PowerMon_Power_Monitor_0_0_counter__31\
     port map (
      count(31 downto 0) => clk_cycles(31 downto 0),
      reset => \^reset_out\,
      trigger => clk
    );
reset_out_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => reset_out_INST_0_i_1_n_0,
      I1 => reset_out_INST_0_i_2_n_0,
      I2 => reset_out_INST_0_i_3_n_0,
      I3 => reset_out_INST_0_i_4_n_0,
      I4 => reset_out_INST_0_i_5_n_0,
      I5 => reset_out_INST_0_i_6_n_0,
      O => \^reset_out\
    );
reset_out_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => clk_cycles(24),
      I1 => clk_cycles(25),
      I2 => clk_cycles(22),
      I3 => clk_cycles(23),
      I4 => clk_cycles(21),
      I5 => clk_cycles(20),
      O => reset_out_INST_0_i_1_n_0
    );
reset_out_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => clk_cycles(18),
      I1 => clk_cycles(19),
      I2 => clk_cycles(16),
      I3 => clk_cycles(17),
      I4 => clk_cycles(15),
      I5 => clk_cycles(14),
      O => reset_out_INST_0_i_2_n_0
    );
reset_out_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => clk_cycles(30),
      I1 => clk_cycles(31),
      I2 => clk_cycles(28),
      I3 => clk_cycles(29),
      I4 => clk_cycles(27),
      I5 => clk_cycles(26),
      O => reset_out_INST_0_i_3_n_0
    );
reset_out_INST_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => clk_cycles(7),
      I1 => clk_cycles(6),
      I2 => clk_cycles(5),
      O => reset_out_INST_0_i_4_n_0
    );
reset_out_INST_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => clk_cycles(4),
      I1 => clk_cycles(3),
      I2 => clk_cycles(9),
      I3 => clk_cycles(8),
      O => reset_out_INST_0_i_5_n_0
    );
reset_out_INST_0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => clk_cycles(11),
      I1 => clk_cycles(10),
      I2 => clk_cycles(13),
      I3 => clk_cycles(12),
      O => reset_out_INST_0_i_6_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_reset_enable__3\ is
  port (
    clk : in STD_LOGIC;
    reset_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_reset_enable__3\ : entity is "reset_enable";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_reset_enable__3\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_reset_enable__3\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_reset_enable__3\ is
  signal clk_cycles : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^reset_out\ : STD_LOGIC;
  signal reset_out_INST_0_i_1_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_2_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_3_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_4_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_5_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_6_n_0 : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of nolabel_line91 : label is std.standard.true;
begin
  reset_out <= \^reset_out\;
nolabel_line91: entity work.\AES_PowerMon_Power_Monitor_0_0_counter__35\
     port map (
      count(31 downto 0) => clk_cycles(31 downto 0),
      reset => \^reset_out\,
      trigger => clk
    );
reset_out_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => reset_out_INST_0_i_1_n_0,
      I1 => reset_out_INST_0_i_2_n_0,
      I2 => reset_out_INST_0_i_3_n_0,
      I3 => reset_out_INST_0_i_4_n_0,
      I4 => reset_out_INST_0_i_5_n_0,
      I5 => reset_out_INST_0_i_6_n_0,
      O => \^reset_out\
    );
reset_out_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => clk_cycles(24),
      I1 => clk_cycles(25),
      I2 => clk_cycles(22),
      I3 => clk_cycles(23),
      I4 => clk_cycles(21),
      I5 => clk_cycles(20),
      O => reset_out_INST_0_i_1_n_0
    );
reset_out_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => clk_cycles(18),
      I1 => clk_cycles(19),
      I2 => clk_cycles(16),
      I3 => clk_cycles(17),
      I4 => clk_cycles(15),
      I5 => clk_cycles(14),
      O => reset_out_INST_0_i_2_n_0
    );
reset_out_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => clk_cycles(30),
      I1 => clk_cycles(31),
      I2 => clk_cycles(28),
      I3 => clk_cycles(29),
      I4 => clk_cycles(27),
      I5 => clk_cycles(26),
      O => reset_out_INST_0_i_3_n_0
    );
reset_out_INST_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => clk_cycles(7),
      I1 => clk_cycles(6),
      I2 => clk_cycles(5),
      O => reset_out_INST_0_i_4_n_0
    );
reset_out_INST_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => clk_cycles(4),
      I1 => clk_cycles(3),
      I2 => clk_cycles(9),
      I3 => clk_cycles(8),
      O => reset_out_INST_0_i_5_n_0
    );
reset_out_INST_0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => clk_cycles(11),
      I1 => clk_cycles(10),
      I2 => clk_cycles(13),
      I3 => clk_cycles(12),
      O => reset_out_INST_0_i_6_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_reset_enable__4\ is
  port (
    clk : in STD_LOGIC;
    reset_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_reset_enable__4\ : entity is "reset_enable";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_reset_enable__4\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_reset_enable__4\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_reset_enable__4\ is
  signal clk_cycles : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^reset_out\ : STD_LOGIC;
  signal reset_out_INST_0_i_1_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_2_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_3_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_4_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_5_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_6_n_0 : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of nolabel_line91 : label is std.standard.true;
begin
  reset_out <= \^reset_out\;
nolabel_line91: entity work.\AES_PowerMon_Power_Monitor_0_0_counter__39\
     port map (
      count(31 downto 0) => clk_cycles(31 downto 0),
      reset => \^reset_out\,
      trigger => clk
    );
reset_out_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => reset_out_INST_0_i_1_n_0,
      I1 => reset_out_INST_0_i_2_n_0,
      I2 => reset_out_INST_0_i_3_n_0,
      I3 => reset_out_INST_0_i_4_n_0,
      I4 => reset_out_INST_0_i_5_n_0,
      I5 => reset_out_INST_0_i_6_n_0,
      O => \^reset_out\
    );
reset_out_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => clk_cycles(24),
      I1 => clk_cycles(25),
      I2 => clk_cycles(22),
      I3 => clk_cycles(23),
      I4 => clk_cycles(21),
      I5 => clk_cycles(20),
      O => reset_out_INST_0_i_1_n_0
    );
reset_out_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => clk_cycles(18),
      I1 => clk_cycles(19),
      I2 => clk_cycles(16),
      I3 => clk_cycles(17),
      I4 => clk_cycles(15),
      I5 => clk_cycles(14),
      O => reset_out_INST_0_i_2_n_0
    );
reset_out_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => clk_cycles(30),
      I1 => clk_cycles(31),
      I2 => clk_cycles(28),
      I3 => clk_cycles(29),
      I4 => clk_cycles(27),
      I5 => clk_cycles(26),
      O => reset_out_INST_0_i_3_n_0
    );
reset_out_INST_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => clk_cycles(7),
      I1 => clk_cycles(6),
      I2 => clk_cycles(5),
      O => reset_out_INST_0_i_4_n_0
    );
reset_out_INST_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => clk_cycles(4),
      I1 => clk_cycles(3),
      I2 => clk_cycles(9),
      I3 => clk_cycles(8),
      O => reset_out_INST_0_i_5_n_0
    );
reset_out_INST_0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => clk_cycles(11),
      I1 => clk_cycles(10),
      I2 => clk_cycles(13),
      I3 => clk_cycles(12),
      O => reset_out_INST_0_i_6_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_reset_enable__5\ is
  port (
    clk : in STD_LOGIC;
    reset_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_reset_enable__5\ : entity is "reset_enable";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_reset_enable__5\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_reset_enable__5\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_reset_enable__5\ is
  signal clk_cycles : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^reset_out\ : STD_LOGIC;
  signal reset_out_INST_0_i_1_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_2_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_3_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_4_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_5_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_6_n_0 : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of nolabel_line91 : label is std.standard.true;
begin
  reset_out <= \^reset_out\;
nolabel_line91: entity work.\AES_PowerMon_Power_Monitor_0_0_counter__43\
     port map (
      count(31 downto 0) => clk_cycles(31 downto 0),
      reset => \^reset_out\,
      trigger => clk
    );
reset_out_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => reset_out_INST_0_i_1_n_0,
      I1 => reset_out_INST_0_i_2_n_0,
      I2 => reset_out_INST_0_i_3_n_0,
      I3 => reset_out_INST_0_i_4_n_0,
      I4 => reset_out_INST_0_i_5_n_0,
      I5 => reset_out_INST_0_i_6_n_0,
      O => \^reset_out\
    );
reset_out_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => clk_cycles(24),
      I1 => clk_cycles(25),
      I2 => clk_cycles(22),
      I3 => clk_cycles(23),
      I4 => clk_cycles(21),
      I5 => clk_cycles(20),
      O => reset_out_INST_0_i_1_n_0
    );
reset_out_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => clk_cycles(18),
      I1 => clk_cycles(19),
      I2 => clk_cycles(16),
      I3 => clk_cycles(17),
      I4 => clk_cycles(15),
      I5 => clk_cycles(14),
      O => reset_out_INST_0_i_2_n_0
    );
reset_out_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => clk_cycles(30),
      I1 => clk_cycles(31),
      I2 => clk_cycles(28),
      I3 => clk_cycles(29),
      I4 => clk_cycles(27),
      I5 => clk_cycles(26),
      O => reset_out_INST_0_i_3_n_0
    );
reset_out_INST_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => clk_cycles(7),
      I1 => clk_cycles(6),
      I2 => clk_cycles(5),
      O => reset_out_INST_0_i_4_n_0
    );
reset_out_INST_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => clk_cycles(4),
      I1 => clk_cycles(3),
      I2 => clk_cycles(9),
      I3 => clk_cycles(8),
      O => reset_out_INST_0_i_5_n_0
    );
reset_out_INST_0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => clk_cycles(11),
      I1 => clk_cycles(10),
      I2 => clk_cycles(13),
      I3 => clk_cycles(12),
      O => reset_out_INST_0_i_6_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_reset_enable__6\ is
  port (
    clk : in STD_LOGIC;
    reset_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_reset_enable__6\ : entity is "reset_enable";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_reset_enable__6\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_reset_enable__6\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_reset_enable__6\ is
  signal clk_cycles : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^reset_out\ : STD_LOGIC;
  signal reset_out_INST_0_i_1_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_2_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_3_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_4_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_5_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_6_n_0 : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of nolabel_line91 : label is std.standard.true;
begin
  reset_out <= \^reset_out\;
nolabel_line91: entity work.\AES_PowerMon_Power_Monitor_0_0_counter__47\
     port map (
      count(31 downto 0) => clk_cycles(31 downto 0),
      reset => \^reset_out\,
      trigger => clk
    );
reset_out_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => reset_out_INST_0_i_1_n_0,
      I1 => reset_out_INST_0_i_2_n_0,
      I2 => reset_out_INST_0_i_3_n_0,
      I3 => reset_out_INST_0_i_4_n_0,
      I4 => reset_out_INST_0_i_5_n_0,
      I5 => reset_out_INST_0_i_6_n_0,
      O => \^reset_out\
    );
reset_out_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => clk_cycles(24),
      I1 => clk_cycles(25),
      I2 => clk_cycles(22),
      I3 => clk_cycles(23),
      I4 => clk_cycles(21),
      I5 => clk_cycles(20),
      O => reset_out_INST_0_i_1_n_0
    );
reset_out_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => clk_cycles(18),
      I1 => clk_cycles(19),
      I2 => clk_cycles(16),
      I3 => clk_cycles(17),
      I4 => clk_cycles(15),
      I5 => clk_cycles(14),
      O => reset_out_INST_0_i_2_n_0
    );
reset_out_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => clk_cycles(30),
      I1 => clk_cycles(31),
      I2 => clk_cycles(28),
      I3 => clk_cycles(29),
      I4 => clk_cycles(27),
      I5 => clk_cycles(26),
      O => reset_out_INST_0_i_3_n_0
    );
reset_out_INST_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => clk_cycles(7),
      I1 => clk_cycles(6),
      I2 => clk_cycles(5),
      O => reset_out_INST_0_i_4_n_0
    );
reset_out_INST_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => clk_cycles(4),
      I1 => clk_cycles(3),
      I2 => clk_cycles(9),
      I3 => clk_cycles(8),
      O => reset_out_INST_0_i_5_n_0
    );
reset_out_INST_0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => clk_cycles(11),
      I1 => clk_cycles(10),
      I2 => clk_cycles(13),
      I3 => clk_cycles(12),
      O => reset_out_INST_0_i_6_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_reset_enable__7\ is
  port (
    clk : in STD_LOGIC;
    reset_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_reset_enable__7\ : entity is "reset_enable";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_reset_enable__7\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_reset_enable__7\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_reset_enable__7\ is
  signal clk_cycles : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^reset_out\ : STD_LOGIC;
  signal reset_out_INST_0_i_1_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_2_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_3_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_4_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_5_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_6_n_0 : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of nolabel_line91 : label is std.standard.true;
begin
  reset_out <= \^reset_out\;
nolabel_line91: entity work.\AES_PowerMon_Power_Monitor_0_0_counter__51\
     port map (
      count(31 downto 0) => clk_cycles(31 downto 0),
      reset => \^reset_out\,
      trigger => clk
    );
reset_out_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => reset_out_INST_0_i_1_n_0,
      I1 => reset_out_INST_0_i_2_n_0,
      I2 => reset_out_INST_0_i_3_n_0,
      I3 => reset_out_INST_0_i_4_n_0,
      I4 => reset_out_INST_0_i_5_n_0,
      I5 => reset_out_INST_0_i_6_n_0,
      O => \^reset_out\
    );
reset_out_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => clk_cycles(24),
      I1 => clk_cycles(25),
      I2 => clk_cycles(22),
      I3 => clk_cycles(23),
      I4 => clk_cycles(21),
      I5 => clk_cycles(20),
      O => reset_out_INST_0_i_1_n_0
    );
reset_out_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => clk_cycles(18),
      I1 => clk_cycles(19),
      I2 => clk_cycles(16),
      I3 => clk_cycles(17),
      I4 => clk_cycles(15),
      I5 => clk_cycles(14),
      O => reset_out_INST_0_i_2_n_0
    );
reset_out_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => clk_cycles(30),
      I1 => clk_cycles(31),
      I2 => clk_cycles(28),
      I3 => clk_cycles(29),
      I4 => clk_cycles(27),
      I5 => clk_cycles(26),
      O => reset_out_INST_0_i_3_n_0
    );
reset_out_INST_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => clk_cycles(7),
      I1 => clk_cycles(6),
      I2 => clk_cycles(5),
      O => reset_out_INST_0_i_4_n_0
    );
reset_out_INST_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => clk_cycles(4),
      I1 => clk_cycles(3),
      I2 => clk_cycles(9),
      I3 => clk_cycles(8),
      O => reset_out_INST_0_i_5_n_0
    );
reset_out_INST_0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => clk_cycles(11),
      I1 => clk_cycles(10),
      I2 => clk_cycles(13),
      I3 => clk_cycles(12),
      O => reset_out_INST_0_i_6_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_reset_enable__8\ is
  port (
    clk : in STD_LOGIC;
    reset_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_reset_enable__8\ : entity is "reset_enable";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_reset_enable__8\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_reset_enable__8\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_reset_enable__8\ is
  signal clk_cycles : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^reset_out\ : STD_LOGIC;
  signal reset_out_INST_0_i_1_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_2_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_3_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_4_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_5_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_6_n_0 : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of nolabel_line91 : label is std.standard.true;
begin
  reset_out <= \^reset_out\;
nolabel_line91: entity work.\AES_PowerMon_Power_Monitor_0_0_counter__55\
     port map (
      count(31 downto 0) => clk_cycles(31 downto 0),
      reset => \^reset_out\,
      trigger => clk
    );
reset_out_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => reset_out_INST_0_i_1_n_0,
      I1 => reset_out_INST_0_i_2_n_0,
      I2 => reset_out_INST_0_i_3_n_0,
      I3 => reset_out_INST_0_i_4_n_0,
      I4 => reset_out_INST_0_i_5_n_0,
      I5 => reset_out_INST_0_i_6_n_0,
      O => \^reset_out\
    );
reset_out_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => clk_cycles(24),
      I1 => clk_cycles(25),
      I2 => clk_cycles(22),
      I3 => clk_cycles(23),
      I4 => clk_cycles(21),
      I5 => clk_cycles(20),
      O => reset_out_INST_0_i_1_n_0
    );
reset_out_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => clk_cycles(18),
      I1 => clk_cycles(19),
      I2 => clk_cycles(16),
      I3 => clk_cycles(17),
      I4 => clk_cycles(15),
      I5 => clk_cycles(14),
      O => reset_out_INST_0_i_2_n_0
    );
reset_out_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => clk_cycles(30),
      I1 => clk_cycles(31),
      I2 => clk_cycles(28),
      I3 => clk_cycles(29),
      I4 => clk_cycles(27),
      I5 => clk_cycles(26),
      O => reset_out_INST_0_i_3_n_0
    );
reset_out_INST_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => clk_cycles(7),
      I1 => clk_cycles(6),
      I2 => clk_cycles(5),
      O => reset_out_INST_0_i_4_n_0
    );
reset_out_INST_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => clk_cycles(4),
      I1 => clk_cycles(3),
      I2 => clk_cycles(9),
      I3 => clk_cycles(8),
      O => reset_out_INST_0_i_5_n_0
    );
reset_out_INST_0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => clk_cycles(11),
      I1 => clk_cycles(10),
      I2 => clk_cycles(13),
      I3 => clk_cycles(12),
      O => reset_out_INST_0_i_6_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_reset_enable__9\ is
  port (
    clk : in STD_LOGIC;
    reset_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_reset_enable__9\ : entity is "reset_enable";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_reset_enable__9\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_reset_enable__9\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_reset_enable__9\ is
  signal clk_cycles : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^reset_out\ : STD_LOGIC;
  signal reset_out_INST_0_i_1_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_2_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_3_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_4_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_5_n_0 : STD_LOGIC;
  signal reset_out_INST_0_i_6_n_0 : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of nolabel_line91 : label is std.standard.true;
begin
  reset_out <= \^reset_out\;
nolabel_line91: entity work.\AES_PowerMon_Power_Monitor_0_0_counter__59\
     port map (
      count(31 downto 0) => clk_cycles(31 downto 0),
      reset => \^reset_out\,
      trigger => clk
    );
reset_out_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => reset_out_INST_0_i_1_n_0,
      I1 => reset_out_INST_0_i_2_n_0,
      I2 => reset_out_INST_0_i_3_n_0,
      I3 => reset_out_INST_0_i_4_n_0,
      I4 => reset_out_INST_0_i_5_n_0,
      I5 => reset_out_INST_0_i_6_n_0,
      O => \^reset_out\
    );
reset_out_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => clk_cycles(24),
      I1 => clk_cycles(25),
      I2 => clk_cycles(22),
      I3 => clk_cycles(23),
      I4 => clk_cycles(21),
      I5 => clk_cycles(20),
      O => reset_out_INST_0_i_1_n_0
    );
reset_out_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => clk_cycles(18),
      I1 => clk_cycles(19),
      I2 => clk_cycles(16),
      I3 => clk_cycles(17),
      I4 => clk_cycles(15),
      I5 => clk_cycles(14),
      O => reset_out_INST_0_i_2_n_0
    );
reset_out_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => clk_cycles(30),
      I1 => clk_cycles(31),
      I2 => clk_cycles(28),
      I3 => clk_cycles(29),
      I4 => clk_cycles(27),
      I5 => clk_cycles(26),
      O => reset_out_INST_0_i_3_n_0
    );
reset_out_INST_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => clk_cycles(7),
      I1 => clk_cycles(6),
      I2 => clk_cycles(5),
      O => reset_out_INST_0_i_4_n_0
    );
reset_out_INST_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => clk_cycles(4),
      I1 => clk_cycles(3),
      I2 => clk_cycles(9),
      I3 => clk_cycles(8),
      O => reset_out_INST_0_i_5_n_0
    );
reset_out_INST_0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => clk_cycles(11),
      I1 => clk_cycles(10),
      I2 => clk_cycles(13),
      I3 => clk_cycles(12),
      O => reset_out_INST_0_i_6_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_PowerMon_Power_Monitor_0_0_ring_osc is
  port (
    enable : in STD_LOGIC;
    osc : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_PowerMon_Power_Monitor_0_0_ring_osc : entity is "ring_osc";
  attribute dont_touch : string;
  attribute dont_touch of AES_PowerMon_Power_Monitor_0_0_ring_osc : entity is "yes";
end AES_PowerMon_Power_Monitor_0_0_ring_osc;

architecture STRUCTURE of AES_PowerMon_Power_Monitor_0_0_ring_osc is
  signal and_out : STD_LOGIC;
  signal \^osc\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of nolabel_line77 : label is std.standard.true;
  attribute DONT_TOUCH_boolean of nolabel_line78 : label is std.standard.true;
begin
  osc <= \^osc\;
nolabel_line77: entity work.AES_PowerMon_Power_Monitor_0_0_and_1
     port map (
      a => enable,
      b => \^osc\,
      \out\ => and_out
    );
nolabel_line78: entity work.AES_PowerMon_Power_Monitor_0_0_inv_1
     port map (
      \in\ => and_out,
      \out\ => \^osc\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_ring_osc__1\ is
  port (
    enable : in STD_LOGIC;
    osc : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_ring_osc__1\ : entity is "ring_osc";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_ring_osc__1\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_ring_osc__1\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_ring_osc__1\ is
  signal and_out : STD_LOGIC;
  signal \^osc\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of nolabel_line77 : label is std.standard.true;
  attribute DONT_TOUCH_boolean of nolabel_line78 : label is std.standard.true;
begin
  osc <= \^osc\;
nolabel_line77: entity work.\AES_PowerMon_Power_Monitor_0_0_and_1__1\
     port map (
      a => enable,
      b => \^osc\,
      \out\ => and_out
    );
nolabel_line78: entity work.\AES_PowerMon_Power_Monitor_0_0_inv_1__1\
     port map (
      \in\ => and_out,
      \out\ => \^osc\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_ring_osc__2\ is
  port (
    enable : in STD_LOGIC;
    osc : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_ring_osc__2\ : entity is "ring_osc";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_ring_osc__2\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_ring_osc__2\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_ring_osc__2\ is
  signal and_out : STD_LOGIC;
  signal \^osc\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of nolabel_line77 : label is std.standard.true;
  attribute DONT_TOUCH_boolean of nolabel_line78 : label is std.standard.true;
begin
  osc <= \^osc\;
nolabel_line77: entity work.\AES_PowerMon_Power_Monitor_0_0_and_1__2\
     port map (
      a => enable,
      b => \^osc\,
      \out\ => and_out
    );
nolabel_line78: entity work.\AES_PowerMon_Power_Monitor_0_0_inv_1__2\
     port map (
      \in\ => and_out,
      \out\ => \^osc\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_ring_osc__3\ is
  port (
    enable : in STD_LOGIC;
    osc : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_ring_osc__3\ : entity is "ring_osc";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_ring_osc__3\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_ring_osc__3\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_ring_osc__3\ is
  signal and_out : STD_LOGIC;
  signal \^osc\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of nolabel_line77 : label is std.standard.true;
  attribute DONT_TOUCH_boolean of nolabel_line78 : label is std.standard.true;
begin
  osc <= \^osc\;
nolabel_line77: entity work.\AES_PowerMon_Power_Monitor_0_0_and_1__3\
     port map (
      a => enable,
      b => \^osc\,
      \out\ => and_out
    );
nolabel_line78: entity work.\AES_PowerMon_Power_Monitor_0_0_inv_1__3\
     port map (
      \in\ => and_out,
      \out\ => \^osc\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_ring_osc__4\ is
  port (
    enable : in STD_LOGIC;
    osc : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_ring_osc__4\ : entity is "ring_osc";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_ring_osc__4\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_ring_osc__4\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_ring_osc__4\ is
  signal and_out : STD_LOGIC;
  signal \^osc\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of nolabel_line77 : label is std.standard.true;
  attribute DONT_TOUCH_boolean of nolabel_line78 : label is std.standard.true;
begin
  osc <= \^osc\;
nolabel_line77: entity work.\AES_PowerMon_Power_Monitor_0_0_and_1__4\
     port map (
      a => enable,
      b => \^osc\,
      \out\ => and_out
    );
nolabel_line78: entity work.\AES_PowerMon_Power_Monitor_0_0_inv_1__4\
     port map (
      \in\ => and_out,
      \out\ => \^osc\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_ring_osc__5\ is
  port (
    enable : in STD_LOGIC;
    osc : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_ring_osc__5\ : entity is "ring_osc";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_ring_osc__5\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_ring_osc__5\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_ring_osc__5\ is
  signal and_out : STD_LOGIC;
  signal \^osc\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of nolabel_line77 : label is std.standard.true;
  attribute DONT_TOUCH_boolean of nolabel_line78 : label is std.standard.true;
begin
  osc <= \^osc\;
nolabel_line77: entity work.\AES_PowerMon_Power_Monitor_0_0_and_1__5\
     port map (
      a => enable,
      b => \^osc\,
      \out\ => and_out
    );
nolabel_line78: entity work.\AES_PowerMon_Power_Monitor_0_0_inv_1__5\
     port map (
      \in\ => and_out,
      \out\ => \^osc\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_ring_osc__6\ is
  port (
    enable : in STD_LOGIC;
    osc : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_ring_osc__6\ : entity is "ring_osc";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_ring_osc__6\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_ring_osc__6\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_ring_osc__6\ is
  signal and_out : STD_LOGIC;
  signal \^osc\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of nolabel_line77 : label is std.standard.true;
  attribute DONT_TOUCH_boolean of nolabel_line78 : label is std.standard.true;
begin
  osc <= \^osc\;
nolabel_line77: entity work.\AES_PowerMon_Power_Monitor_0_0_and_1__6\
     port map (
      a => enable,
      b => \^osc\,
      \out\ => and_out
    );
nolabel_line78: entity work.\AES_PowerMon_Power_Monitor_0_0_inv_1__6\
     port map (
      \in\ => and_out,
      \out\ => \^osc\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_ring_osc__7\ is
  port (
    enable : in STD_LOGIC;
    osc : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_ring_osc__7\ : entity is "ring_osc";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_ring_osc__7\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_ring_osc__7\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_ring_osc__7\ is
  signal and_out : STD_LOGIC;
  signal \^osc\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of nolabel_line77 : label is std.standard.true;
  attribute DONT_TOUCH_boolean of nolabel_line78 : label is std.standard.true;
begin
  osc <= \^osc\;
nolabel_line77: entity work.\AES_PowerMon_Power_Monitor_0_0_and_1__7\
     port map (
      a => enable,
      b => \^osc\,
      \out\ => and_out
    );
nolabel_line78: entity work.\AES_PowerMon_Power_Monitor_0_0_inv_1__7\
     port map (
      \in\ => and_out,
      \out\ => \^osc\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_ring_osc__8\ is
  port (
    enable : in STD_LOGIC;
    osc : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_ring_osc__8\ : entity is "ring_osc";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_ring_osc__8\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_ring_osc__8\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_ring_osc__8\ is
  signal and_out : STD_LOGIC;
  signal \^osc\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of nolabel_line77 : label is std.standard.true;
  attribute DONT_TOUCH_boolean of nolabel_line78 : label is std.standard.true;
begin
  osc <= \^osc\;
nolabel_line77: entity work.\AES_PowerMon_Power_Monitor_0_0_and_1__8\
     port map (
      a => enable,
      b => \^osc\,
      \out\ => and_out
    );
nolabel_line78: entity work.\AES_PowerMon_Power_Monitor_0_0_inv_1__8\
     port map (
      \in\ => and_out,
      \out\ => \^osc\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_ring_osc__9\ is
  port (
    enable : in STD_LOGIC;
    osc : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_ring_osc__9\ : entity is "ring_osc";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_ring_osc__9\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_ring_osc__9\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_ring_osc__9\ is
  signal and_out : STD_LOGIC;
  signal \^osc\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of nolabel_line77 : label is std.standard.true;
  attribute DONT_TOUCH_boolean of nolabel_line78 : label is std.standard.true;
begin
  osc <= \^osc\;
nolabel_line77: entity work.\AES_PowerMon_Power_Monitor_0_0_and_1__9\
     port map (
      a => enable,
      b => \^osc\,
      \out\ => and_out
    );
nolabel_line78: entity work.\AES_PowerMon_Power_Monitor_0_0_inv_1__9\
     port map (
      \in\ => and_out,
      \out\ => \^osc\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_PowerMon_Power_Monitor_0_0_freq_ro is
  port (
    clk : in STD_LOGIC;
    ro_enable : in STD_LOGIC;
    freq : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_PowerMon_Power_Monitor_0_0_freq_ro : entity is "freq_ro";
  attribute dont_touch : string;
  attribute dont_touch of AES_PowerMon_Power_Monitor_0_0_freq_ro : entity is "yes";
end AES_PowerMon_Power_Monitor_0_0_freq_ro;

architecture STRUCTURE of AES_PowerMon_Power_Monitor_0_0_freq_ro is
  signal internal_reset : STD_LOGIC;
  signal ro_out : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of nolabel_line64 : label is std.standard.true;
  attribute DONT_TOUCH_boolean of nolabel_line65 : label is std.standard.true;
  attribute DONT_TOUCH_boolean of nolabel_line66 : label is std.standard.true;
begin
nolabel_line64: entity work.AES_PowerMon_Power_Monitor_0_0_ring_osc
     port map (
      enable => ro_enable,
      osc => ro_out
    );
nolabel_line65: entity work.AES_PowerMon_Power_Monitor_0_0_reset_enable
     port map (
      clk => clk,
      reset_out => internal_reset
    );
nolabel_line66: entity work.AES_PowerMon_Power_Monitor_0_0_counter
     port map (
      count(31 downto 0) => freq(31 downto 0),
      reset => internal_reset,
      trigger => ro_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_freq_ro__1\ is
  port (
    clk : in STD_LOGIC;
    ro_enable : in STD_LOGIC;
    freq : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_freq_ro__1\ : entity is "freq_ro";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_freq_ro__1\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_freq_ro__1\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_freq_ro__1\ is
  signal internal_reset : STD_LOGIC;
  signal ro_out : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of nolabel_line64 : label is std.standard.true;
  attribute DONT_TOUCH_boolean of nolabel_line65 : label is std.standard.true;
  attribute DONT_TOUCH_boolean of nolabel_line66 : label is std.standard.true;
begin
nolabel_line64: entity work.\AES_PowerMon_Power_Monitor_0_0_ring_osc__1\
     port map (
      enable => ro_enable,
      osc => ro_out
    );
nolabel_line65: entity work.\AES_PowerMon_Power_Monitor_0_0_reset_enable__1\
     port map (
      clk => clk,
      reset_out => internal_reset
    );
nolabel_line66: entity work.\AES_PowerMon_Power_Monitor_0_0_counter__25\
     port map (
      count(31 downto 0) => freq(31 downto 0),
      reset => internal_reset,
      trigger => ro_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_freq_ro__2\ is
  port (
    clk : in STD_LOGIC;
    ro_enable : in STD_LOGIC;
    freq : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_freq_ro__2\ : entity is "freq_ro";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_freq_ro__2\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_freq_ro__2\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_freq_ro__2\ is
  signal internal_reset : STD_LOGIC;
  signal ro_out : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of nolabel_line64 : label is std.standard.true;
  attribute DONT_TOUCH_boolean of nolabel_line65 : label is std.standard.true;
  attribute DONT_TOUCH_boolean of nolabel_line66 : label is std.standard.true;
begin
nolabel_line64: entity work.\AES_PowerMon_Power_Monitor_0_0_ring_osc__2\
     port map (
      enable => ro_enable,
      osc => ro_out
    );
nolabel_line65: entity work.\AES_PowerMon_Power_Monitor_0_0_reset_enable__2\
     port map (
      clk => clk,
      reset_out => internal_reset
    );
nolabel_line66: entity work.\AES_PowerMon_Power_Monitor_0_0_counter__29\
     port map (
      count(31 downto 0) => freq(31 downto 0),
      reset => internal_reset,
      trigger => ro_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_freq_ro__3\ is
  port (
    clk : in STD_LOGIC;
    ro_enable : in STD_LOGIC;
    freq : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_freq_ro__3\ : entity is "freq_ro";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_freq_ro__3\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_freq_ro__3\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_freq_ro__3\ is
  signal internal_reset : STD_LOGIC;
  signal ro_out : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of nolabel_line64 : label is std.standard.true;
  attribute DONT_TOUCH_boolean of nolabel_line65 : label is std.standard.true;
  attribute DONT_TOUCH_boolean of nolabel_line66 : label is std.standard.true;
begin
nolabel_line64: entity work.\AES_PowerMon_Power_Monitor_0_0_ring_osc__3\
     port map (
      enable => ro_enable,
      osc => ro_out
    );
nolabel_line65: entity work.\AES_PowerMon_Power_Monitor_0_0_reset_enable__3\
     port map (
      clk => clk,
      reset_out => internal_reset
    );
nolabel_line66: entity work.\AES_PowerMon_Power_Monitor_0_0_counter__33\
     port map (
      count(31 downto 0) => freq(31 downto 0),
      reset => internal_reset,
      trigger => ro_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_freq_ro__4\ is
  port (
    clk : in STD_LOGIC;
    ro_enable : in STD_LOGIC;
    freq : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_freq_ro__4\ : entity is "freq_ro";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_freq_ro__4\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_freq_ro__4\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_freq_ro__4\ is
  signal internal_reset : STD_LOGIC;
  signal ro_out : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of nolabel_line64 : label is std.standard.true;
  attribute DONT_TOUCH_boolean of nolabel_line65 : label is std.standard.true;
  attribute DONT_TOUCH_boolean of nolabel_line66 : label is std.standard.true;
begin
nolabel_line64: entity work.\AES_PowerMon_Power_Monitor_0_0_ring_osc__4\
     port map (
      enable => ro_enable,
      osc => ro_out
    );
nolabel_line65: entity work.\AES_PowerMon_Power_Monitor_0_0_reset_enable__4\
     port map (
      clk => clk,
      reset_out => internal_reset
    );
nolabel_line66: entity work.\AES_PowerMon_Power_Monitor_0_0_counter__37\
     port map (
      count(31 downto 0) => freq(31 downto 0),
      reset => internal_reset,
      trigger => ro_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_freq_ro__5\ is
  port (
    clk : in STD_LOGIC;
    ro_enable : in STD_LOGIC;
    freq : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_freq_ro__5\ : entity is "freq_ro";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_freq_ro__5\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_freq_ro__5\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_freq_ro__5\ is
  signal internal_reset : STD_LOGIC;
  signal ro_out : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of nolabel_line64 : label is std.standard.true;
  attribute DONT_TOUCH_boolean of nolabel_line65 : label is std.standard.true;
  attribute DONT_TOUCH_boolean of nolabel_line66 : label is std.standard.true;
begin
nolabel_line64: entity work.\AES_PowerMon_Power_Monitor_0_0_ring_osc__5\
     port map (
      enable => ro_enable,
      osc => ro_out
    );
nolabel_line65: entity work.\AES_PowerMon_Power_Monitor_0_0_reset_enable__5\
     port map (
      clk => clk,
      reset_out => internal_reset
    );
nolabel_line66: entity work.\AES_PowerMon_Power_Monitor_0_0_counter__41\
     port map (
      count(31 downto 0) => freq(31 downto 0),
      reset => internal_reset,
      trigger => ro_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_freq_ro__6\ is
  port (
    clk : in STD_LOGIC;
    ro_enable : in STD_LOGIC;
    freq : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_freq_ro__6\ : entity is "freq_ro";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_freq_ro__6\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_freq_ro__6\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_freq_ro__6\ is
  signal internal_reset : STD_LOGIC;
  signal ro_out : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of nolabel_line64 : label is std.standard.true;
  attribute DONT_TOUCH_boolean of nolabel_line65 : label is std.standard.true;
  attribute DONT_TOUCH_boolean of nolabel_line66 : label is std.standard.true;
begin
nolabel_line64: entity work.\AES_PowerMon_Power_Monitor_0_0_ring_osc__6\
     port map (
      enable => ro_enable,
      osc => ro_out
    );
nolabel_line65: entity work.\AES_PowerMon_Power_Monitor_0_0_reset_enable__6\
     port map (
      clk => clk,
      reset_out => internal_reset
    );
nolabel_line66: entity work.\AES_PowerMon_Power_Monitor_0_0_counter__45\
     port map (
      count(31 downto 0) => freq(31 downto 0),
      reset => internal_reset,
      trigger => ro_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_freq_ro__7\ is
  port (
    clk : in STD_LOGIC;
    ro_enable : in STD_LOGIC;
    freq : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_freq_ro__7\ : entity is "freq_ro";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_freq_ro__7\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_freq_ro__7\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_freq_ro__7\ is
  signal internal_reset : STD_LOGIC;
  signal ro_out : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of nolabel_line64 : label is std.standard.true;
  attribute DONT_TOUCH_boolean of nolabel_line65 : label is std.standard.true;
  attribute DONT_TOUCH_boolean of nolabel_line66 : label is std.standard.true;
begin
nolabel_line64: entity work.\AES_PowerMon_Power_Monitor_0_0_ring_osc__7\
     port map (
      enable => ro_enable,
      osc => ro_out
    );
nolabel_line65: entity work.\AES_PowerMon_Power_Monitor_0_0_reset_enable__7\
     port map (
      clk => clk,
      reset_out => internal_reset
    );
nolabel_line66: entity work.\AES_PowerMon_Power_Monitor_0_0_counter__49\
     port map (
      count(31 downto 0) => freq(31 downto 0),
      reset => internal_reset,
      trigger => ro_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_freq_ro__8\ is
  port (
    clk : in STD_LOGIC;
    ro_enable : in STD_LOGIC;
    freq : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_freq_ro__8\ : entity is "freq_ro";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_freq_ro__8\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_freq_ro__8\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_freq_ro__8\ is
  signal internal_reset : STD_LOGIC;
  signal ro_out : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of nolabel_line64 : label is std.standard.true;
  attribute DONT_TOUCH_boolean of nolabel_line65 : label is std.standard.true;
  attribute DONT_TOUCH_boolean of nolabel_line66 : label is std.standard.true;
begin
nolabel_line64: entity work.\AES_PowerMon_Power_Monitor_0_0_ring_osc__8\
     port map (
      enable => ro_enable,
      osc => ro_out
    );
nolabel_line65: entity work.\AES_PowerMon_Power_Monitor_0_0_reset_enable__8\
     port map (
      clk => clk,
      reset_out => internal_reset
    );
nolabel_line66: entity work.\AES_PowerMon_Power_Monitor_0_0_counter__53\
     port map (
      count(31 downto 0) => freq(31 downto 0),
      reset => internal_reset,
      trigger => ro_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \AES_PowerMon_Power_Monitor_0_0_freq_ro__9\ is
  port (
    clk : in STD_LOGIC;
    ro_enable : in STD_LOGIC;
    freq : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \AES_PowerMon_Power_Monitor_0_0_freq_ro__9\ : entity is "freq_ro";
  attribute dont_touch : string;
  attribute dont_touch of \AES_PowerMon_Power_Monitor_0_0_freq_ro__9\ : entity is "yes";
end \AES_PowerMon_Power_Monitor_0_0_freq_ro__9\;

architecture STRUCTURE of \AES_PowerMon_Power_Monitor_0_0_freq_ro__9\ is
  signal internal_reset : STD_LOGIC;
  signal ro_out : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of nolabel_line64 : label is std.standard.true;
  attribute DONT_TOUCH_boolean of nolabel_line65 : label is std.standard.true;
  attribute DONT_TOUCH_boolean of nolabel_line66 : label is std.standard.true;
begin
nolabel_line64: entity work.\AES_PowerMon_Power_Monitor_0_0_ring_osc__9\
     port map (
      enable => ro_enable,
      osc => ro_out
    );
nolabel_line65: entity work.\AES_PowerMon_Power_Monitor_0_0_reset_enable__9\
     port map (
      clk => clk,
      reset_out => internal_reset
    );
nolabel_line66: entity work.\AES_PowerMon_Power_Monitor_0_0_counter__57\
     port map (
      count(31 downto 0) => freq(31 downto 0),
      reset => internal_reset,
      trigger => ro_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_PowerMon_Power_Monitor_0_0_Power_Monitor is
  port (
    clk : in STD_LOGIC;
    enable : in STD_LOGIC;
    avg_ro_freq : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of AES_PowerMon_Power_Monitor_0_0_Power_Monitor : entity is "Power_Monitor";
  attribute dont_touch : string;
  attribute dont_touch of AES_PowerMon_Power_Monitor_0_0_Power_Monitor : entity is "yes";
end AES_PowerMon_Power_Monitor_0_0_Power_Monitor;

architecture STRUCTURE of AES_PowerMon_Power_Monitor_0_0_Power_Monitor is
  signal clks : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal enables : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \power_readings[0]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \power_readings[0]\ : signal is std.standard.true;
  signal \power_readings[1]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute DONT_TOUCH_boolean of \power_readings[1]\ : signal is std.standard.true;
  signal \power_readings[2]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute DONT_TOUCH_boolean of \power_readings[2]\ : signal is std.standard.true;
  signal \power_readings[3]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute DONT_TOUCH_boolean of \power_readings[3]\ : signal is std.standard.true;
  signal \power_readings[4]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute DONT_TOUCH_boolean of \power_readings[4]\ : signal is std.standard.true;
  signal \power_readings[5]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute DONT_TOUCH_boolean of \power_readings[5]\ : signal is std.standard.true;
  signal \power_readings[6]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute DONT_TOUCH_boolean of \power_readings[6]\ : signal is std.standard.true;
  signal \power_readings[7]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute DONT_TOUCH_boolean of \power_readings[7]\ : signal is std.standard.true;
  signal \power_readings[8]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute DONT_TOUCH_boolean of \power_readings[8]\ : signal is std.standard.true;
  signal \power_readings[9]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute DONT_TOUCH_boolean of \power_readings[9]\ : signal is std.standard.true;
  attribute DONT_TOUCH_boolean of \RO[0]\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \RO[1]\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \RO[2]\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \RO[3]\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \RO[4]\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \RO[5]\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \RO[6]\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \RO[7]\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \RO[8]\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \RO[9]\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of bingbong : label is std.standard.true;
  attribute DONT_TOUCH_boolean of clk_expand : label is std.standard.true;
  attribute DONT_TOUCH_boolean of enable_exapand : label is std.standard.true;
  attribute dont_touch of avg_ro_freq : signal is "yes";
begin
\RO[0]\: entity work.AES_PowerMon_Power_Monitor_0_0_freq_ro
     port map (
      clk => clks(0),
      freq(31 downto 0) => \power_readings[0]\(31 downto 0),
      ro_enable => enables(0)
    );
\RO[1]\: entity work.\AES_PowerMon_Power_Monitor_0_0_freq_ro__9\
     port map (
      clk => clks(1),
      freq(31 downto 0) => \power_readings[1]\(31 downto 0),
      ro_enable => enables(1)
    );
\RO[2]\: entity work.\AES_PowerMon_Power_Monitor_0_0_freq_ro__8\
     port map (
      clk => clks(2),
      freq(31 downto 0) => \power_readings[2]\(31 downto 0),
      ro_enable => enables(2)
    );
\RO[3]\: entity work.\AES_PowerMon_Power_Monitor_0_0_freq_ro__7\
     port map (
      clk => clks(3),
      freq(31 downto 0) => \power_readings[3]\(31 downto 0),
      ro_enable => enables(3)
    );
\RO[4]\: entity work.\AES_PowerMon_Power_Monitor_0_0_freq_ro__6\
     port map (
      clk => clks(4),
      freq(31 downto 0) => \power_readings[4]\(31 downto 0),
      ro_enable => enables(4)
    );
\RO[5]\: entity work.\AES_PowerMon_Power_Monitor_0_0_freq_ro__5\
     port map (
      clk => clks(5),
      freq(31 downto 0) => \power_readings[5]\(31 downto 0),
      ro_enable => enables(5)
    );
\RO[6]\: entity work.\AES_PowerMon_Power_Monitor_0_0_freq_ro__4\
     port map (
      clk => clks(6),
      freq(31 downto 0) => \power_readings[6]\(31 downto 0),
      ro_enable => enables(6)
    );
\RO[7]\: entity work.\AES_PowerMon_Power_Monitor_0_0_freq_ro__3\
     port map (
      clk => clks(7),
      freq(31 downto 0) => \power_readings[7]\(31 downto 0),
      ro_enable => enables(7)
    );
\RO[8]\: entity work.\AES_PowerMon_Power_Monitor_0_0_freq_ro__2\
     port map (
      clk => clks(8),
      freq(31 downto 0) => \power_readings[8]\(31 downto 0),
      ro_enable => enables(8)
    );
\RO[9]\: entity work.\AES_PowerMon_Power_Monitor_0_0_freq_ro__1\
     port map (
      clk => clks(9),
      freq(31 downto 0) => \power_readings[9]\(31 downto 0),
      ro_enable => enables(9)
    );
bingbong: entity work.AES_PowerMon_Power_Monitor_0_0_calc_avg
     port map (
      power_avg(31 downto 0) => avg_ro_freq(31 downto 0),
      \power_readings[0]\(31 downto 0) => \power_readings[0]\(31 downto 0),
      \power_readings[1]\(31 downto 0) => \power_readings[1]\(31 downto 0),
      \power_readings[2]\(31 downto 0) => \power_readings[2]\(31 downto 0),
      \power_readings[3]\(31 downto 0) => \power_readings[3]\(31 downto 0),
      \power_readings[4]\(31 downto 0) => \power_readings[4]\(31 downto 0),
      \power_readings[5]\(31 downto 0) => \power_readings[5]\(31 downto 0),
      \power_readings[6]\(31 downto 0) => \power_readings[6]\(31 downto 0),
      \power_readings[7]\(31 downto 0) => \power_readings[7]\(31 downto 0),
      \power_readings[8]\(31 downto 0) => \power_readings[8]\(31 downto 0),
      \power_readings[9]\(31 downto 0) => \power_readings[9]\(31 downto 0)
    );
clk_expand: entity work.AES_PowerMon_Power_Monitor_0_0_one_to_100
     port map (
      \in\ => clk,
      \out\(9 downto 0) => clks(9 downto 0)
    );
enable_exapand: entity work.\AES_PowerMon_Power_Monitor_0_0_one_to_100__1\
     port map (
      \in\ => enable,
      \out\(9 downto 0) => enables(9 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity AES_PowerMon_Power_Monitor_0_0 is
  port (
    clk : in STD_LOGIC;
    enable : in STD_LOGIC;
    avg_ro_freq : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of AES_PowerMon_Power_Monitor_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of AES_PowerMon_Power_Monitor_0_0 : entity is "AES_PowerMon_Power_Monitor_0_0,Power_Monitor,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of AES_PowerMon_Power_Monitor_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of AES_PowerMon_Power_Monitor_0_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of AES_PowerMon_Power_Monitor_0_0 : entity is "Power_Monitor,Vivado 2022.1";
end AES_PowerMon_Power_Monitor_0_0;

architecture STRUCTURE of AES_PowerMon_Power_Monitor_0_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN AES_PowerMon_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
begin
inst: entity work.AES_PowerMon_Power_Monitor_0_0_Power_Monitor
     port map (
      avg_ro_freq(31 downto 0) => avg_ro_freq(31 downto 0),
      clk => clk,
      enable => enable
    );
end STRUCTURE;
