['and.b32', '%r4', '%r3', '-2']
['setp.ne.s32', '%p1', '%r5', '1']
['@', '%p1', 'bra', 'BB0_2']
['and.b32', '%r4', '%r3', '-2']
['setp.ne.s32', '%p1', '%r5', '1']
['@', '%p1', 'bra', 'BB0_2']
[BMCResult] Abstraction:GPU_ptx
Model:
(define-fun %rd1_0_ () (_ BitVec 64)
  #x0000000000000000)
(define-fun %tid.x_1_ () (_ BitVec 32)
  #x08000000)
(define-fun pc_1_ () (_ BitVec 32)
  #x00000000)
(define-fun %rd1_1_ () (_ BitVec 64)
  #x0000000000000000)
(define-fun %rd4_check_52_ () (_ BitVec 64)
  #x0000000000000004)
(define-fun predicate_bit_ () Bool
  true)
(define-fun pc_0_ () (_ BitVec 32)
  #x00000000)
(define-fun %tid.x_0_ () (_ BitVec 32)
  #x00000000)
Frames Eval:
<Frame 1>
pc_1: #x00000004
pc_0: #x00000004
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x08000000
%tid.x_0: #x00000000
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_check_52: #x0000000000000004
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0000000000000000
%rd1_0: #x0000000000000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%rd4+4_log_44: %rd4+4_log_44_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: %r2_1_
%r2_0: %r2_0_
%r1_1: #x08000000
%r1_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 2>
pc_1: #x00000008
pc_0: #x00000008
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x08000000
%tid.x_0: #x00000000
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_check_52: #x0000000000000004
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0000000000000000
%rd1_0: #x0000000000000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%rd4+4_log_44: %rd4+4_log_44_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: %r3_1_
%r3_0: %r3_0_
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x08000000
%r1_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 3>
pc_1: #x0000000c
pc_0: #x0000000c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x08000000
%tid.x_0: #x00000000
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_check_52: #x0000000000000004
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0000000000000000
%rd1_0: #x0000000000000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%rd4+4_log_44: %rd4+4_log_44_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: %r5_1_
%r5_0: %r5_0_
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x08000000
%r3_0: #x00000000
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x08000000
%r1_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 4>
pc_1: #x00000010
pc_0: #x00000010
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x08000000
%tid.x_0: #x00000000
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_check_52: #x0000000000000004
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: %rd2_1_
%rd2_0: %rd2_0_
%rd1_1: #x0000000000000000
%rd1_0: #x0000000000000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%rd4+4_log_44: %rd4+4_log_44_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: (bvadd #x08000000 (bvmul #xffffffff %r4_1_))
%r5_0: (bvmul #xffffffff %r4_0_)
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x08000000
%r3_0: #x00000000
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x08000000
%r1_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 5>
pc_1: #x00000014
pc_0: #x00000014
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x08000000
%tid.x_0: #x00000000
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_check_52: #x0000000000000004
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd3_1: %rd3_1_
%rd3_0: %rd3_0_
%rd2_1: #x0000000000000000
%rd2_0: #x0000000000000000
%rd1_1: #x0000000000000000
%rd1_0: #x0000000000000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%rd4+4_log_44: %rd4+4_log_44_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: (bvadd #x08000000 (bvmul #xffffffff %r4_1_))
%r5_0: (bvmul #xffffffff %r4_0_)
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x08000000
%r3_0: #x00000000
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x08000000
%r1_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 6>
pc_1: #x00000018
pc_0: #x00000018
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x08000000
%tid.x_0: #x00000000
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_check_52: #x0000000000000004
%rd4_1: %rd4_1_
%rd4_0: %rd4_0_
%rd3_1: #x0000000020000000
%rd3_0: #x0000000000000000
%rd2_1: #x0000000000000000
%rd2_0: #x0000000000000000
%rd1_1: #x0000000000000000
%rd1_0: #x0000000000000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%rd4+4_log_44: %rd4+4_log_44_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: (bvadd #x08000000 (bvmul #xffffffff %r4_1_))
%r5_0: (bvmul #xffffffff %r4_0_)
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x08000000
%r3_0: #x00000000
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x08000000
%r1_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 7>
pc_1: #x0000001c
pc_0: #x0000001c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x08000000
%tid.x_0: #x00000000
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_check_52: #x0000000000000004
%rd4_1: #x0000000020000000
%rd4_0: #x0000000000000000
%rd3_1: #x0000000020000000
%rd3_0: #x0000000000000000
%rd2_1: #x0000000000000000
%rd2_0: #x0000000000000000
%rd1_1: #x0000000000000000
%rd1_0: #x0000000000000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%rd4+4_log_44: %rd4+4_log_44_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: (bvadd #x08000000 (bvmul #xffffffff %r4_1_))
%r5_0: (bvmul #xffffffff %r4_0_)
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x08000000
%r3_0: #x00000000
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x08000000
%r1_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 8>
pc_1: #x00000020
pc_0: #x00000020
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x08000000
%tid.x_0: #x00000000
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_check_52: #x0000000000000004
%rd4_1: #x0000000020000000
%rd4_0: #x0000000000000000
%rd3_1: #x0000000020000000
%rd3_0: #x0000000000000000
%rd2_1: #x0000000000000000
%rd2_0: #x0000000000000000
%rd1_1: #x0000000000000000
%rd1_0: #x0000000000000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%rd4+4_log_44: %rd4+4_log_44_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: (bvadd #x08000000 (bvmul #xffffffff %r4_1_))
%r5_0: (bvmul #xffffffff %r4_0_)
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x08000000
%r3_0: #x00000000
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x08000000
%r1_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 9>
pc_1: #x00000024
pc_0: #x00000024
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x08000000
%tid.x_0: #x00000000
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_check_52: #x0000000000000004
%rd4_1: #x0000000020000000
%rd4_0: #x0000000000000000
%rd3_1: #x0000000020000000
%rd3_0: #x0000000000000000
%rd2_1: #x0000000000000000
%rd2_0: #x0000000000000000
%rd1_1: #x0000000000000000
%rd1_0: #x0000000000000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%rd4+4_log_44: %rd4+4_log_44_
%r8_1: %r8_1_
%r8_0: %r8_0_
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: (bvadd #x08000000 (bvmul #xffffffff %r4_1_))
%r5_0: (bvmul #xffffffff %r4_0_)
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x08000000
%r3_0: #x00000000
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x08000000
%r1_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 10>
pc_1: #x00000028
pc_0: #x00000028
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x08000000
%tid.x_0: #x00000000
%rd4_log_52: %rd4_log_52_
%rd4_log_40: %rd4_log_40_
%rd4_check_52: #x0000000000000004
%rd4_1: #x0000000020000000
%rd4_0: #x0000000000000000
%rd3_1: #x0000000020000000
%rd3_0: #x0000000000000000
%rd2_1: #x0000000000000000
%rd2_0: #x0000000000000000
%rd1_1: #x0000000000000000
%rd1_0: #x0000000000000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%rd4+4_log_44: %rd4+4_log_44_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: (bvadd #x08000000 (bvmul #xffffffff %r4_1_))
%r5_0: (bvmul #xffffffff %r4_0_)
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x08000000
%r3_0: #x00000000
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x08000000
%r1_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 11>
pc_1: #x0000002c
pc_0: #x0000002c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x08000000
%tid.x_0: #x00000000
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0000000000000000
%rd4_check_52: #x0000000000000004
%rd4_1: #x0000000020000000
%rd4_0: #x0000000000000000
%rd3_1: #x0000000020000000
%rd3_0: #x0000000000000000
%rd2_1: #x0000000000000000
%rd2_0: #x0000000000000000
%rd1_1: #x0000000000000000
%rd1_0: #x0000000000000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%rd4+4_log_44: %rd4+4_log_44_
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: (bvadd #x08000000 (bvmul #xffffffff %r4_1_))
%r5_0: (bvmul #xffffffff %r4_0_)
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x08000000
%r3_0: #x00000000
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x08000000
%r1_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: true
<Frame 12>
pc_1: #x0000002c
pc_0: #x0000002c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x08000000
%tid.x_0: #x00000000
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0000000000000000
%rd4_check_52: #x0000000000000004
%rd4_1: #x0000000020000000
%rd4_0: #x0000000000000000
%rd3_1: #x0000000020000000
%rd3_0: #x0000000000000000
%rd2_1: #x0000000000000000
%rd2_0: #x0000000000000000
%rd1_1: #x0000000000000000
%rd1_0: #x0000000000000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%rd4+4_log_44: #x0000000000000004
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: (bvadd #x08000000 (bvmul #xffffffff %r4_1_))
%r5_0: (bvmul #xffffffff %r4_0_)
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x08000000
%r3_0: #x00000000
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x08000000
%r1_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: (and (not (= %rd4+4_log_44_ #x0000000000000004))
     (not (= %rd4_log_52_ #x0000000000000004)))
<Frame 13>
pc_1: #x0000002c
pc_0: #x0000002c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x08000000
%tid.x_0: #x00000000
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0000000000000000
%rd4_check_52: #x0000000000000004
%rd4_1: #x0000000020000000
%rd4_0: #x0000000000000000
%rd3_1: #x0000000020000000
%rd3_0: #x0000000000000000
%rd2_1: #x0000000000000000
%rd2_0: #x0000000000000000
%rd1_1: #x0000000000000000
%rd1_0: #x0000000000000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%rd4+4_log_44: #x0000000000000004
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: (bvadd #x08000000 (bvmul #xffffffff %r4_1_))
%r5_0: (bvmul #xffffffff %r4_0_)
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x08000000
%r3_0: #x00000000
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x08000000
%r1_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 14>
pc_1: #x0000002c
pc_0: #x0000002c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x08000000
%tid.x_0: #x00000000
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0000000000000000
%rd4_check_52: #x0000000000000004
%rd4_1: #x0000000020000000
%rd4_0: #x0000000000000000
%rd3_1: #x0000000020000000
%rd3_0: #x0000000000000000
%rd2_1: #x0000000000000000
%rd2_0: #x0000000000000000
%rd1_1: #x0000000000000000
%rd1_0: #x0000000000000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%rd4+4_log_44: #x0000000000000004
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: (bvadd #x08000000 (bvmul #xffffffff %r4_1_))
%r5_0: (bvmul #xffffffff %r4_0_)
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x08000000
%r3_0: #x00000000
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x08000000
%r1_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 15>
pc_1: #x0000002c
pc_0: #x0000002c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x08000000
%tid.x_0: #x00000000
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0000000000000000
%rd4_check_52: #x0000000000000004
%rd4_1: #x0000000020000000
%rd4_0: #x0000000000000000
%rd3_1: #x0000000020000000
%rd3_0: #x0000000000000000
%rd2_1: #x0000000000000000
%rd2_0: #x0000000000000000
%rd1_1: #x0000000000000000
%rd1_0: #x0000000000000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%rd4+4_log_44: #x0000000000000004
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: (bvadd #x08000000 (bvmul #xffffffff %r4_1_))
%r5_0: (bvmul #xffffffff %r4_0_)
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x08000000
%r3_0: #x00000000
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x08000000
%r1_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 16>
pc_1: #x0000002c
pc_0: #x0000002c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x08000000
%tid.x_0: #x00000000
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0000000000000000
%rd4_check_52: #x0000000000000004
%rd4_1: #x0000000020000000
%rd4_0: #x0000000000000000
%rd3_1: #x0000000020000000
%rd3_0: #x0000000000000000
%rd2_1: #x0000000000000000
%rd2_0: #x0000000000000000
%rd1_1: #x0000000000000000
%rd1_0: #x0000000000000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%rd4+4_log_44: #x0000000000000004
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: (bvadd #x08000000 (bvmul #xffffffff %r4_1_))
%r5_0: (bvmul #xffffffff %r4_0_)
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x08000000
%r3_0: #x00000000
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x08000000
%r1_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 17>
pc_1: #x0000002c
pc_0: #x0000002c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x08000000
%tid.x_0: #x00000000
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0000000000000000
%rd4_check_52: #x0000000000000004
%rd4_1: #x0000000020000000
%rd4_0: #x0000000000000000
%rd3_1: #x0000000020000000
%rd3_0: #x0000000000000000
%rd2_1: #x0000000000000000
%rd2_0: #x0000000000000000
%rd1_1: #x0000000000000000
%rd1_0: #x0000000000000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%rd4+4_log_44: #x0000000000000004
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: (bvadd #x08000000 (bvmul #xffffffff %r4_1_))
%r5_0: (bvmul #xffffffff %r4_0_)
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x08000000
%r3_0: #x00000000
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x08000000
%r1_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 18>
pc_1: #x0000002c
pc_0: #x0000002c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x08000000
%tid.x_0: #x00000000
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0000000000000000
%rd4_check_52: #x0000000000000004
%rd4_1: #x0000000020000000
%rd4_0: #x0000000000000000
%rd3_1: #x0000000020000000
%rd3_0: #x0000000000000000
%rd2_1: #x0000000000000000
%rd2_0: #x0000000000000000
%rd1_1: #x0000000000000000
%rd1_0: #x0000000000000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%rd4+4_log_44: #x0000000000000004
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: (bvadd #x08000000 (bvmul #xffffffff %r4_1_))
%r5_0: (bvmul #xffffffff %r4_0_)
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x08000000
%r3_0: #x00000000
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x08000000
%r1_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 19>
pc_1: #x0000002c
pc_0: #x0000002c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x08000000
%tid.x_0: #x00000000
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0000000000000000
%rd4_check_52: #x0000000000000004
%rd4_1: #x0000000020000000
%rd4_0: #x0000000000000000
%rd3_1: #x0000000020000000
%rd3_0: #x0000000000000000
%rd2_1: #x0000000000000000
%rd2_0: #x0000000000000000
%rd1_1: #x0000000000000000
%rd1_0: #x0000000000000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%rd4+4_log_44: #x0000000000000004
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: (bvadd #x08000000 (bvmul #xffffffff %r4_1_))
%r5_0: (bvmul #xffffffff %r4_0_)
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x08000000
%r3_0: #x00000000
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x08000000
%r1_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
<Frame 20>
pc_1: #x0000002c
pc_0: #x0000002c
_Z6branchPi_param_0_1: _Z6branchPi_param_0_1_
_Z6branchPi_param_0_0: _Z6branchPi_param_0_0_
%tid.x_1: #x08000000
%tid.x_0: #x00000000
%rd4_log_52: %rd4_log_52_
%rd4_log_40: #x0000000000000000
%rd4_check_52: #x0000000000000004
%rd4_1: #x0000000020000000
%rd4_0: #x0000000000000000
%rd3_1: #x0000000020000000
%rd3_0: #x0000000000000000
%rd2_1: #x0000000000000000
%rd2_0: #x0000000000000000
%rd1_1: #x0000000000000000
%rd1_0: #x0000000000000000
%rd0_1: %rd0_1_
%rd0_0: %rd0_0_
%rd4+4_log_44: #x0000000000000004
%r8_1: (bvadd %r6_1_ %r7_1_)
%r8_0: (bvadd %r6_0_ %r7_0_)
%r7_1: %r7_1_
%r7_0: %r7_0_
%r6_1: %r6_1_
%r6_0: %r6_0_
%r5_1: (bvadd #x08000000 (bvmul #xffffffff %r4_1_))
%r5_0: (bvmul #xffffffff %r4_0_)
%r4_1: %r4_1_
%r4_0: %r4_0_
%r3_1: #x08000000
%r3_0: #x00000000
%r2_1: #x00000000
%r2_0: #x00000000
%r1_1: #x08000000
%r1_0: #x00000000
%r0_1: %r0_1_
%r0_0: %r0_0_
%p1_1: %p1_1_
%p1_0: %p1_0_
%p0_1: %p0_1_
%p0_0: %p0_0_
predicate_bit: false
False
