/***************************************
* Auto generated by BFGen, do not edit *
***************************************/

/*
   bfgen -o cdefs -I defs/cc26xx/adi_4_aux.bf cdefs_use_reg_comment=0          \
     cdefs_use_field_comment=0 cdefs_use_field_get=2 cdefs_use_field_set=2     \
     cdefs_use_field_shift=1 cdefs_use_field_shifted_mask=1                    \
     cdefs_use_field_shifter=0 cdefs_use_reg_comment=0                         \
     cdefs_use_value_comment=0 doc_field_doc_column=0                          \
     doc_field_longname_column=0 doc_lsb_on_left=0 doc_reg_address_column=0    \
     doc_reg_direction_column=0 doc_reg_doc_column=0 doc_reg_longname_column=0 \
     doc_split_width=0
*/

#ifndef _CC26XX_AUX_ADI4_BFGEN_DEFS_
#define _CC26XX_AUX_ADI4_BFGEN_DEFS_

#define CC26XX_AUX_ADI4_MUX0_ADDR                    0x00000000
  #define CC26XX_AUX_ADI4_MUX0_COMPA_REF           0x0f
  #define CC26XX_AUX_ADI4_MUX0_COMPA_REF_SHIFT     0
  #define CC26XX_AUX_ADI4_MUX0_COMPA_REF_SET(x, v) do { (x) = (((x) & ~0xf) | ((CC26XX_AUX_ADI4_MUX0_COMPA_REF_##v) << 0)); } while(0)
  #define CC26XX_AUX_ADI4_MUX0_COMPA_REF_GET(x)    (((x) >> 0) & 0xf)
    #define CC26XX_AUX_ADI4_MUX0_COMPA_REF_NC        0x00000000
    #define CC26XX_AUX_ADI4_MUX0_COMPA_REF_VDD1P2V   0x00000001
    #define CC26XX_AUX_ADI4_MUX0_COMPA_REF_VSSA      0x00000002
    #define CC26XX_AUX_ADI4_MUX0_COMPA_REF_VDDA3P3V  0x00000004
    #define CC26XX_AUX_ADI4_MUX0_COMPA_REF_ADCVREFP  0x00000008
  #define CC26XX_AUX_ADI4_MUX0_COMPA_IN            0xf0
  #define CC26XX_AUX_ADI4_MUX0_COMPA_IN_SHIFT      4
  #define CC26XX_AUX_ADI4_MUX0_COMPA_IN_SET(x, v)  do { (x) = (((x) & ~0xf0) | ((CC26XX_AUX_ADI4_MUX0_COMPA_IN_##v) << 4)); } while(0)
  #define CC26XX_AUX_ADI4_MUX0_COMPA_IN_GET(x)     (((x) >> 4) & 0xf)
    #define CC26XX_AUX_ADI4_MUX0_COMPA_IN_NC         0x00000000
    #define CC26XX_AUX_ADI4_MUX0_COMPA_IN_ATEST0     0x00000001
    #define CC26XX_AUX_ADI4_MUX0_COMPA_IN_ATEST1     0x00000002
    #define CC26XX_AUX_ADI4_MUX0_COMPA_IN_FCAP0      0x00000004
    #define CC26XX_AUX_ADI4_MUX0_COMPA_IN_FCAP1      0x00000008

#define CC26XX_AUX_ADI4_MUX1_ADDR                    0x00000001
  #define CC26XX_AUX_ADI4_MUX1_COMPA_IN            0xff
  #define CC26XX_AUX_ADI4_MUX1_COMPA_IN_SHIFT      0
  #define CC26XX_AUX_ADI4_MUX1_COMPA_IN_SET(x, v)  do { (x) = (((x) & ~0xff) | ((CC26XX_AUX_ADI4_MUX1_COMPA_IN_##v) << 0)); } while(0)
  #define CC26XX_AUX_ADI4_MUX1_COMPA_IN_GET(x)     (((x) >> 0) & 0xff)
    #define CC26XX_AUX_ADI4_MUX1_COMPA_IN_NC         0x00000000
    #define CC26XX_AUX_ADI4_MUX1_COMPA_IN_AUXIO7     0x00000001
    #define CC26XX_AUX_ADI4_MUX1_COMPA_IN_AUXIO6     0x00000002
    #define CC26XX_AUX_ADI4_MUX1_COMPA_IN_AUXIO5     0x00000004
    #define CC26XX_AUX_ADI4_MUX1_COMPA_IN_AUXIO4     0x00000008
    #define CC26XX_AUX_ADI4_MUX1_COMPA_IN_AUXIO3     0x0000000a
    #define CC26XX_AUX_ADI4_MUX1_COMPA_IN_AUXIO2     0x00000014
    #define CC26XX_AUX_ADI4_MUX1_COMPA_IN_AUXIO1     0x00000028
    #define CC26XX_AUX_ADI4_MUX1_COMPA_IN_AUXIO0     0x00000050

#define CC26XX_AUX_ADI4_MUX2_ADDR                    0x00000002
  #define CC26XX_AUX_ADI4_MUX2_COMPB_REF           0x07
  #define CC26XX_AUX_ADI4_MUX2_COMPB_REF_SHIFT     0
  #define CC26XX_AUX_ADI4_MUX2_COMPB_REF_SET(x, v) do { (x) = (((x) & ~0x7) | ((CC26XX_AUX_ADI4_MUX2_COMPB_REF_##v) << 0)); } while(0)
  #define CC26XX_AUX_ADI4_MUX2_COMPB_REF_GET(x)    (((x) >> 0) & 0x7)
    #define CC26XX_AUX_ADI4_MUX2_COMPB_REF_NC        0x00000000
    #define CC26XX_AUX_ADI4_MUX2_COMPB_REF_VDD1P2V   0x00000001
    #define CC26XX_AUX_ADI4_MUX2_COMPB_REF_VSSA      0x00000002
    #define CC26XX_AUX_ADI4_MUX2_COMPB_REF_VDDA3P3V  0x00000004
  #define CC26XX_AUX_ADI4_MUX2_ADCCOMPB_IN         0xf8
  #define CC26XX_AUX_ADI4_MUX2_ADCCOMPB_IN_SHIFT   3
  #define CC26XX_AUX_ADI4_MUX2_ADCCOMPB_IN_SET(x, v) do { (x) = (((x) & ~0xf8) | ((CC26XX_AUX_ADI4_MUX2_ADCCOMPB_IN_##v) << 3)); } while(0)
  #define CC26XX_AUX_ADI4_MUX2_ADCCOMPB_IN_GET(x)  (((x) >> 3) & 0x1f)
    #define CC26XX_AUX_ADI4_MUX2_ADCCOMPB_IN_NC      0x00000000
    #define CC26XX_AUX_ADI4_MUX2_ADCCOMPB_IN_ATEST0  0x00000001
    #define CC26XX_AUX_ADI4_MUX2_ADCCOMPB_IN_ATEST1  0x00000002
    #define CC26XX_AUX_ADI4_MUX2_ADCCOMPB_IN_VDD1P2V 0x00000004
    #define CC26XX_AUX_ADI4_MUX2_ADCCOMPB_IN_VSSA    0x00000008
    #define CC26XX_AUX_ADI4_MUX2_ADCCOMPB_IN_VDDA3P3V 0x0000000a

#define CC26XX_AUX_ADI4_MUX3_ADDR                    0x00000003
  #define CC26XX_AUX_ADI4_MUX3_ADCCOMPB_IN         0xff
  #define CC26XX_AUX_ADI4_MUX3_ADCCOMPB_IN_SHIFT   0
  #define CC26XX_AUX_ADI4_MUX3_ADCCOMPB_IN_SET(x, v) do { (x) = (((x) & ~0xff) | ((CC26XX_AUX_ADI4_MUX3_ADCCOMPB_IN_##v) << 0)); } while(0)
  #define CC26XX_AUX_ADI4_MUX3_ADCCOMPB_IN_GET(x)  (((x) >> 0) & 0xff)
    #define CC26XX_AUX_ADI4_MUX3_ADCCOMPB_IN_NC      0x00000000
    #define CC26XX_AUX_ADI4_MUX3_ADCCOMPB_IN_AUXIO7  0x00000001
    #define CC26XX_AUX_ADI4_MUX3_ADCCOMPB_IN_AUXIO6  0x00000002
    #define CC26XX_AUX_ADI4_MUX3_ADCCOMPB_IN_AUXIO5  0x00000004
    #define CC26XX_AUX_ADI4_MUX3_ADCCOMPB_IN_AUXIO4  0x00000008
    #define CC26XX_AUX_ADI4_MUX3_ADCCOMPB_IN_AUXIO3  0x0000000a
    #define CC26XX_AUX_ADI4_MUX3_ADCCOMPB_IN_AUXIO2  0x00000014
    #define CC26XX_AUX_ADI4_MUX3_ADCCOMPB_IN_AUXIO1  0x00000028
    #define CC26XX_AUX_ADI4_MUX3_ADCCOMPB_IN_AUXIO0  0x00000050

#define CC26XX_AUX_ADI4_ISRC_ADDR                    0x00000004
  #define CC26XX_AUX_ADI4_ISRC_EN                  0x01
  #define CC26XX_AUX_ADI4_ISRC_EN_SHIFT            0
  #define CC26XX_AUX_ADI4_ISRC_BIAS_DIS            0x02
  #define CC26XX_AUX_ADI4_ISRC_BIAS_DIS_SHIFT      1
  #define CC26XX_AUX_ADI4_ISRC_TRIM                0xfc
  #define CC26XX_AUX_ADI4_ISRC_TRIM_SHIFT          2
  #define CC26XX_AUX_ADI4_ISRC_TRIM_SET(x, v)      do { (x) = (((x) & ~0xfc) | ((CC26XX_AUX_ADI4_ISRC_TRIM_##v) << 2)); } while(0)
  #define CC26XX_AUX_ADI4_ISRC_TRIM_GET(x)         (((x) >> 2) & 0x3f)
    #define CC26XX_AUX_ADI4_ISRC_TRIM_NC             0x00000000
    #define CC26XX_AUX_ADI4_ISRC_TRIM_0P25U          0x00000001
    #define CC26XX_AUX_ADI4_ISRC_TRIM_0P5U           0x00000002
    #define CC26XX_AUX_ADI4_ISRC_TRIM_1P0U           0x00000004
    #define CC26XX_AUX_ADI4_ISRC_TRIM_2P0U           0x00000008
    #define CC26XX_AUX_ADI4_ISRC_TRIM_4P5U           0x0000000a
    #define CC26XX_AUX_ADI4_ISRC_TRIM_11P75U         0x00000014

#define CC26XX_AUX_ADI4_COMP_ADDR                    0x00000005
  #define CC26XX_AUX_ADI4_COMP_COMPA_EN            0x01
  #define CC26XX_AUX_ADI4_COMP_COMPA_EN_SHIFT      0
  #define CC26XX_AUX_ADI4_COMP_COMPA_IPTAT_DIS     0x02
  #define CC26XX_AUX_ADI4_COMP_COMPA_IPTAT_DIS_SHIFT 1
  #define CC26XX_AUX_ADI4_COMP_COMPB_EN            0x04
  #define CC26XX_AUX_ADI4_COMP_COMPB_EN_SHIFT      2
  #define CC26XX_AUX_ADI4_COMP_COMPB_TRIM          0x38
  #define CC26XX_AUX_ADI4_COMP_COMPB_TRIM_SHIFT    3
  #define CC26XX_AUX_ADI4_COMP_COMPB_TRIM_SET(x, v) do { (x) = (((x) & ~0x38) | ((CC26XX_AUX_ADI4_COMP_COMPB_TRIM_##v) << 3)); } while(0)
  #define CC26XX_AUX_ADI4_COMP_COMPB_TRIM_GET(x)   (((x) >> 3) & 0x7)
    #define CC26XX_AUX_ADI4_COMP_COMPB_TRIM_DIV1     0x00000000
    #define CC26XX_AUX_ADI4_COMP_COMPB_TRIM_DIV2     0x00000001
    #define CC26XX_AUX_ADI4_COMP_COMPB_TRIM_DIV3     0x00000003
    #define CC26XX_AUX_ADI4_COMP_COMPB_TRIM_DIV4     0x00000007
  #define CC26XX_AUX_ADI4_COMP_COMPA_REF_CURR_EN   0x40
  #define CC26XX_AUX_ADI4_COMP_COMPA_REF_CURR_EN_SHIFT 6
  #define CC26XX_AUX_ADI4_COMP_COMPA_REF_RES_EN    0x80
  #define CC26XX_AUX_ADI4_COMP_COMPA_REF_RES_EN_SHIFT 7

#define CC26XX_AUX_ADI4_ADC0_ADDR                    0x00000008
  #define CC26XX_AUX_ADI4_ADC0_EN                  0x01
  #define CC26XX_AUX_ADI4_ADC0_EN_SHIFT            0
  #define CC26XX_AUX_ADI4_ADC0_RESET_N             0x02
  #define CC26XX_AUX_ADI4_ADC0_RESET_N_SHIFT       1
  #define CC26XX_AUX_ADI4_ADC0_IREF_DIS            0x04
  #define CC26XX_AUX_ADI4_ADC0_IREF_DIS_SHIFT      2
  #define CC26XX_AUX_ADI4_ADC0_SMPL_CYCLE_EXP      0x78
  #define CC26XX_AUX_ADI4_ADC0_SMPL_CYCLE_EXP_SHIFT 3
  #define CC26XX_AUX_ADI4_ADC0_SMPL_CYCLE_EXP_SET(x, v) do { (x) = (((x) & ~0x78) | ((v) << 3)); } while(0)
  #define CC26XX_AUX_ADI4_ADC0_SMPL_CYCLE_EXP_GET(x) (((x) >> 3) & 0xf)
  #define CC26XX_AUX_ADI4_ADC0_SMPL_MODE           0x80
  #define CC26XX_AUX_ADI4_ADC0_SMPL_MODE_SHIFT     7

#define CC26XX_AUX_ADI4_ADC1_ADDR                    0x00000009
  #define CC26XX_AUX_ADI4_ADC1_SCALE_DIS           0x01
  #define CC26XX_AUX_ADI4_ADC1_SCALE_DIS_SHIFT     0
  #define CC26XX_AUX_ADI4_ADC1_COMP_SETTLE         0x06
  #define CC26XX_AUX_ADI4_ADC1_COMP_SETTLE_SHIFT   1
  #define CC26XX_AUX_ADI4_ADC1_COMP_SETTLE_SET(x, v) do { (x) = (((x) & ~0x6) | ((CC26XX_AUX_ADI4_ADC1_COMP_SETTLE_##v) << 1)); } while(0)
  #define CC26XX_AUX_ADI4_ADC1_COMP_SETTLE_GET(x)  (((x) >> 1) & 0x3)
    #define CC26XX_AUX_ADI4_ADC1_COMP_SETTLE_3_PERIODS 0x00000000
    #define CC26XX_AUX_ADI4_ADC1_COMP_SETTLE_7_PERIODS 0x00000001
    #define CC26XX_AUX_ADI4_ADC1_COMP_SETTLE_11_PERIODS 0x00000002
    #define CC26XX_AUX_ADI4_ADC1_COMP_SETTLE_15_PERIODS 0x00000003
  #define CC26XX_AUX_ADI4_ADC1_DEBUG_EN            0x08
  #define CC26XX_AUX_ADI4_ADC1_DEBUG_EN_SHIFT      3
  #define CC26XX_AUX_ADI4_ADC1_VMID_ON_IDLE        0x10
  #define CC26XX_AUX_ADI4_ADC1_VMID_ON_IDLE_SHIFT  4

#define CC26XX_AUX_ADI4_ADCREF0_ADDR                 0x0000000a
  #define CC26XX_AUX_ADI4_ADCREF0_EN               0x01
  #define CC26XX_AUX_ADI4_ADCREF0_EN_SHIFT         0
  #define CC26XX_AUX_ADI4_ADCREF0_IVREF_DIS        0x02
  #define CC26XX_AUX_ADI4_ADCREF0_IVREF_DIS_SHIFT  1
  #define CC26XX_AUX_ADI4_ADCREF0_IREF_DIS         0x04
  #define CC26XX_AUX_ADI4_ADCREF0_IREF_DIS_SHIFT   2
  #define CC26XX_AUX_ADI4_ADCREF0_SRC              0x08
  #define CC26XX_AUX_ADI4_ADCREF0_SRC_SHIFT        3
  #define CC26XX_AUX_ADI4_ADCREF0_EXT              0x10
  #define CC26XX_AUX_ADI4_ADCREF0_EXT_SHIFT        4
  #define CC26XX_AUX_ADI4_ADCREF0_IOMUX            0x20
  #define CC26XX_AUX_ADI4_ADCREF0_IOMUX_SHIFT      5
  #define CC26XX_AUX_ADI4_ADCREF0_REF_ON_IDLE      0x40
  #define CC26XX_AUX_ADI4_ADCREF0_REF_ON_IDLE_SHIFT 6

#define CC26XX_AUX_ADI4_ADCREF1_ADDR                 0x0000000b
  #define CC26XX_AUX_ADI4_ADCREF1_VTRIM            0x3f
  #define CC26XX_AUX_ADI4_ADCREF1_VTRIM_SHIFT      0
  #define CC26XX_AUX_ADI4_ADCREF1_VTRIM_SET(x, v)  do { (x) = (((x) & ~0x3f) | ((v) << 0)); } while(0)
  #define CC26XX_AUX_ADI4_ADCREF1_VTRIM_GET(x)     (((x) >> 0) & 0x3f)
  #define CC26XX_AUX_ADI4_ADCREF1_ITRIM            0xc0
  #define CC26XX_AUX_ADI4_ADCREF1_ITRIM_SHIFT      6
  #define CC26XX_AUX_ADI4_ADCREF1_ITRIM_SET(x, v)  do { (x) = (((x) & ~0xc0) | ((v) << 6)); } while(0)
  #define CC26XX_AUX_ADI4_ADCREF1_ITRIM_GET(x)     (((x) >> 6) & 0x3)

#endif

