Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Dec  7 02:30:13 2024
| Host         : ArchDesktop running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file serialInterface_timing_summary_routed.rpt -pb serialInterface_timing_summary_routed.pb -rpx serialInterface_timing_summary_routed.rpx -warn_on_violation
| Design       : serialInterface
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.391        0.000                      0                  124        0.159        0.000                      0                  124        4.500        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.391        0.000                      0                  124        0.159        0.000                      0                  124        4.500        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.391ns  (required time - arrival time)
  Source:                 countReceiveCycles_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countBitsReceived_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 1.146ns (26.376%)  route 3.199ns (73.624%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X2Y26          FDCE                                         r  countReceiveCycles_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.478     5.619 f  countReceiveCycles_reg[19]/Q
                         net (fo=2, routed)           0.708     6.327    countReceiveCycles_reg_n_0_[19]
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.296     6.623 f  receiveRegister[6]_i_4/O
                         net (fo=1, routed)           0.483     7.106    receiveRegister[6]_i_4_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I3_O)        0.124     7.230 f  receiveRegister[6]_i_2/O
                         net (fo=9, routed)           0.546     7.775    receiveRegister[6]_i_2_n_0
    SLICE_X4Y24          LUT4 (Prop_lut4_I1_O)        0.124     7.899 f  countBitsReceived[3]_i_3/O
                         net (fo=24, routed)          1.084     8.983    countBitsReceived[3]_i_3_n_0
    SLICE_X1Y25          LUT4 (Prop_lut4_I0_O)        0.124     9.107 r  countBitsReceived[3]_i_1/O
                         net (fo=4, routed)           0.379     9.486    countBitsReceived[3]_i_1_n_0
    SLICE_X0Y25          FDCE                                         r  countBitsReceived_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  countBitsReceived_reg[0]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y25          FDCE (Setup_fdce_C_CE)      -0.205    14.877    countBitsReceived_reg[0]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -9.486    
  -------------------------------------------------------------------
                         slack                                  5.391    

Slack (MET) :             5.391ns  (required time - arrival time)
  Source:                 countReceiveCycles_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countBitsReceived_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 1.146ns (26.376%)  route 3.199ns (73.624%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X2Y26          FDCE                                         r  countReceiveCycles_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.478     5.619 f  countReceiveCycles_reg[19]/Q
                         net (fo=2, routed)           0.708     6.327    countReceiveCycles_reg_n_0_[19]
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.296     6.623 f  receiveRegister[6]_i_4/O
                         net (fo=1, routed)           0.483     7.106    receiveRegister[6]_i_4_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I3_O)        0.124     7.230 f  receiveRegister[6]_i_2/O
                         net (fo=9, routed)           0.546     7.775    receiveRegister[6]_i_2_n_0
    SLICE_X4Y24          LUT4 (Prop_lut4_I1_O)        0.124     7.899 f  countBitsReceived[3]_i_3/O
                         net (fo=24, routed)          1.084     8.983    countBitsReceived[3]_i_3_n_0
    SLICE_X1Y25          LUT4 (Prop_lut4_I0_O)        0.124     9.107 r  countBitsReceived[3]_i_1/O
                         net (fo=4, routed)           0.379     9.486    countBitsReceived[3]_i_1_n_0
    SLICE_X0Y25          FDCE                                         r  countBitsReceived_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  countBitsReceived_reg[1]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y25          FDCE (Setup_fdce_C_CE)      -0.205    14.877    countBitsReceived_reg[1]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -9.486    
  -------------------------------------------------------------------
                         slack                                  5.391    

Slack (MET) :             5.391ns  (required time - arrival time)
  Source:                 countReceiveCycles_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countBitsReceived_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 1.146ns (26.376%)  route 3.199ns (73.624%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X2Y26          FDCE                                         r  countReceiveCycles_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.478     5.619 f  countReceiveCycles_reg[19]/Q
                         net (fo=2, routed)           0.708     6.327    countReceiveCycles_reg_n_0_[19]
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.296     6.623 f  receiveRegister[6]_i_4/O
                         net (fo=1, routed)           0.483     7.106    receiveRegister[6]_i_4_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I3_O)        0.124     7.230 f  receiveRegister[6]_i_2/O
                         net (fo=9, routed)           0.546     7.775    receiveRegister[6]_i_2_n_0
    SLICE_X4Y24          LUT4 (Prop_lut4_I1_O)        0.124     7.899 f  countBitsReceived[3]_i_3/O
                         net (fo=24, routed)          1.084     8.983    countBitsReceived[3]_i_3_n_0
    SLICE_X1Y25          LUT4 (Prop_lut4_I0_O)        0.124     9.107 r  countBitsReceived[3]_i_1/O
                         net (fo=4, routed)           0.379     9.486    countBitsReceived[3]_i_1_n_0
    SLICE_X0Y25          FDCE                                         r  countBitsReceived_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  countBitsReceived_reg[2]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y25          FDCE (Setup_fdce_C_CE)      -0.205    14.877    countBitsReceived_reg[2]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -9.486    
  -------------------------------------------------------------------
                         slack                                  5.391    

Slack (MET) :             5.391ns  (required time - arrival time)
  Source:                 countReceiveCycles_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countBitsReceived_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 1.146ns (26.376%)  route 3.199ns (73.624%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X2Y26          FDCE                                         r  countReceiveCycles_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.478     5.619 f  countReceiveCycles_reg[19]/Q
                         net (fo=2, routed)           0.708     6.327    countReceiveCycles_reg_n_0_[19]
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.296     6.623 f  receiveRegister[6]_i_4/O
                         net (fo=1, routed)           0.483     7.106    receiveRegister[6]_i_4_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I3_O)        0.124     7.230 f  receiveRegister[6]_i_2/O
                         net (fo=9, routed)           0.546     7.775    receiveRegister[6]_i_2_n_0
    SLICE_X4Y24          LUT4 (Prop_lut4_I1_O)        0.124     7.899 f  countBitsReceived[3]_i_3/O
                         net (fo=24, routed)          1.084     8.983    countBitsReceived[3]_i_3_n_0
    SLICE_X1Y25          LUT4 (Prop_lut4_I0_O)        0.124     9.107 r  countBitsReceived[3]_i_1/O
                         net (fo=4, routed)           0.379     9.486    countBitsReceived[3]_i_1_n_0
    SLICE_X0Y25          FDCE                                         r  countBitsReceived_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  countBitsReceived_reg[3]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y25          FDCE (Setup_fdce_C_CE)      -0.205    14.877    countBitsReceived_reg[3]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -9.486    
  -------------------------------------------------------------------
                         slack                                  5.391    

Slack (MET) :             5.590ns  (required time - arrival time)
  Source:                 countTransmitCycles_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countTransmitCycles_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 2.119ns (51.716%)  route 1.978ns (48.284%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.622     5.143    clk_IBUF_BUFG
    SLICE_X4Y29          FDCE                                         r  countTransmitCycles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.456     5.599 r  countTransmitCycles_reg[1]/Q
                         net (fo=3, routed)           0.658     6.258    countTransmitCycles_reg_n_0_[1]
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.914 r  countTransmitCycles_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.914    countTransmitCycles_reg[4]_i_2_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.028 r  countTransmitCycles_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.028    countTransmitCycles_reg[8]_i_2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.142 r  countTransmitCycles_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.142    countTransmitCycles_reg[12]_i_2_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.256 r  countTransmitCycles_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.256    countTransmitCycles_reg[16]_i_2_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.590 r  countTransmitCycles_reg[19]_i_5/O[1]
                         net (fo=1, routed)           0.974     8.564    countTransmitCycles_reg[19]_i_5_n_6
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.331     8.895 r  countTransmitCycles[18]_i_1/O
                         net (fo=1, routed)           0.346     9.241    p_1_in[18]
    SLICE_X4Y31          FDCE                                         r  countTransmitCycles_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  countTransmitCycles_reg[18]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X4Y31          FDCE (Setup_fdce_C_D)       -0.255    14.831    countTransmitCycles_reg[18]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                  5.590    

Slack (MET) :             5.698ns  (required time - arrival time)
  Source:                 countReceiveCycles_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countReceiveCycles_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 1.146ns (26.357%)  route 3.202ns (73.643%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X2Y26          FDCE                                         r  countReceiveCycles_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.478     5.619 r  countReceiveCycles_reg[19]/Q
                         net (fo=2, routed)           0.708     6.327    countReceiveCycles_reg_n_0_[19]
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.296     6.623 r  receiveRegister[6]_i_4/O
                         net (fo=1, routed)           0.483     7.106    receiveRegister[6]_i_4_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I3_O)        0.124     7.230 r  receiveRegister[6]_i_2/O
                         net (fo=9, routed)           0.546     7.775    receiveRegister[6]_i_2_n_0
    SLICE_X4Y24          LUT4 (Prop_lut4_I1_O)        0.124     7.899 r  countBitsReceived[3]_i_3/O
                         net (fo=24, routed)          1.466     9.365    countBitsReceived[3]_i_3_n_0
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.124     9.489 r  countReceiveCycles[15]_i_1/O
                         net (fo=1, routed)           0.000     9.489    countReceiveCycles[15]_i_1_n_0
    SLICE_X2Y26          FDCE                                         r  countReceiveCycles_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X2Y26          FDCE                                         r  countReceiveCycles_reg[15]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X2Y26          FDCE (Setup_fdce_C_D)        0.081    15.187    countReceiveCycles_reg[15]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  5.698    

Slack (MET) :             5.707ns  (required time - arrival time)
  Source:                 countReceiveCycles_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countReceiveCycles_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.174ns (26.829%)  route 3.202ns (73.171%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X2Y26          FDCE                                         r  countReceiveCycles_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.478     5.619 r  countReceiveCycles_reg[19]/Q
                         net (fo=2, routed)           0.708     6.327    countReceiveCycles_reg_n_0_[19]
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.296     6.623 r  receiveRegister[6]_i_4/O
                         net (fo=1, routed)           0.483     7.106    receiveRegister[6]_i_4_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I3_O)        0.124     7.230 r  receiveRegister[6]_i_2/O
                         net (fo=9, routed)           0.546     7.775    receiveRegister[6]_i_2_n_0
    SLICE_X4Y24          LUT4 (Prop_lut4_I1_O)        0.124     7.899 r  countBitsReceived[3]_i_3/O
                         net (fo=24, routed)          1.466     9.365    countBitsReceived[3]_i_3_n_0
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.152     9.517 r  countReceiveCycles[16]_i_1/O
                         net (fo=1, routed)           0.000     9.517    countReceiveCycles[16]_i_1_n_0
    SLICE_X2Y26          FDCE                                         r  countReceiveCycles_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X2Y26          FDCE                                         r  countReceiveCycles_reg[16]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X2Y26          FDCE (Setup_fdce_C_D)        0.118    15.224    countReceiveCycles_reg[16]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                          -9.517    
  -------------------------------------------------------------------
                         slack                                  5.707    

Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 countTransmitCycles_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugPtr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.952ns (23.613%)  route 3.080ns (76.387%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X4Y32          FDCE                                         r  countTransmitCycles_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  countTransmitCycles_reg[16]/Q
                         net (fo=2, routed)           0.820     6.424    countTransmitCycles_reg_n_0_[16]
    SLICE_X4Y32          LUT4 (Prop_lut4_I1_O)        0.124     6.548 f  countTransmitCycles[19]_i_7/O
                         net (fo=2, routed)           0.434     6.982    countTransmitCycles[19]_i_7_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     7.106 f  countBitsTransmitted[3]_i_4/O
                         net (fo=1, routed)           0.421     7.527    countBitsTransmitted[3]_i_4_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I4_O)        0.124     7.651 f  countBitsTransmitted[3]_i_3/O
                         net (fo=2, routed)           0.871     8.521    countBitsTransmitted[3]_i_3_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I0_O)        0.124     8.645 r  debugPtr[8]_i_1/O
                         net (fo=9, routed)           0.533     9.179    debugPtr[8]_i_1_n_0
    SLICE_X6Y30          FDCE                                         r  debugPtr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.506    14.847    clk_IBUF_BUFG
    SLICE_X6Y30          FDCE                                         r  debugPtr_reg[3]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X6Y30          FDCE (Setup_fdce_C_CE)      -0.169    14.916    debugPtr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  5.737    

Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 countTransmitCycles_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugPtr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.952ns (23.613%)  route 3.080ns (76.387%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X4Y32          FDCE                                         r  countTransmitCycles_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  countTransmitCycles_reg[16]/Q
                         net (fo=2, routed)           0.820     6.424    countTransmitCycles_reg_n_0_[16]
    SLICE_X4Y32          LUT4 (Prop_lut4_I1_O)        0.124     6.548 f  countTransmitCycles[19]_i_7/O
                         net (fo=2, routed)           0.434     6.982    countTransmitCycles[19]_i_7_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     7.106 f  countBitsTransmitted[3]_i_4/O
                         net (fo=1, routed)           0.421     7.527    countBitsTransmitted[3]_i_4_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I4_O)        0.124     7.651 f  countBitsTransmitted[3]_i_3/O
                         net (fo=2, routed)           0.871     8.521    countBitsTransmitted[3]_i_3_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I0_O)        0.124     8.645 r  debugPtr[8]_i_1/O
                         net (fo=9, routed)           0.533     9.179    debugPtr[8]_i_1_n_0
    SLICE_X6Y30          FDCE                                         r  debugPtr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.506    14.847    clk_IBUF_BUFG
    SLICE_X6Y30          FDCE                                         r  debugPtr_reg[4]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X6Y30          FDCE (Setup_fdce_C_CE)      -0.169    14.916    debugPtr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  5.737    

Slack (MET) :             5.866ns  (required time - arrival time)
  Source:                 countReceiveCycles_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveRegister_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 1.022ns (26.506%)  route 2.834ns (73.494%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X2Y26          FDCE                                         r  countReceiveCycles_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.478     5.619 f  countReceiveCycles_reg[19]/Q
                         net (fo=2, routed)           0.708     6.327    countReceiveCycles_reg_n_0_[19]
    SLICE_X2Y26          LUT4 (Prop_lut4_I0_O)        0.296     6.623 f  receiveRegister[6]_i_4/O
                         net (fo=1, routed)           0.483     7.106    receiveRegister[6]_i_4_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I3_O)        0.124     7.230 f  receiveRegister[6]_i_2/O
                         net (fo=9, routed)           0.878     8.108    receiveRegister[6]_i_2_n_0
    SLICE_X1Y24          LUT6 (Prop_lut6_I0_O)        0.124     8.232 r  receiveRegister[5]_i_1/O
                         net (fo=1, routed)           0.765     8.997    p_0_in[5]
    SLICE_X1Y24          FDCE                                         r  receiveRegister_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.502    14.843    clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  receiveRegister_reg[5]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y24          FDCE (Setup_fdce_C_CE)      -0.205    14.863    receiveRegister_reg[5]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  5.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 countBitsReceived_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopBitReceived_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.671%)  route 0.077ns (29.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  countBitsReceived_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  countBitsReceived_reg[3]/Q
                         net (fo=10, routed)          0.077     1.683    countBitsReceived_reg_n_0_[3]
    SLICE_X1Y25          LUT6 (Prop_lut6_I3_O)        0.045     1.728 r  stopBitReceived_i_1/O
                         net (fo=1, routed)           0.000     1.728    stopBitReceived_i_1_n_0
    SLICE_X1Y25          FDRE                                         r  stopBitReceived_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.850     1.977    clk_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  stopBitReceived_reg/C
                         clock pessimism             -0.499     1.478    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.091     1.569    stopBitReceived_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 debugPtr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugPtr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.690%)  route 0.154ns (45.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X4Y30          FDCE                                         r  debugPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  debugPtr_reg[0]/Q
                         net (fo=11, routed)          0.154     1.763    debugPtr_reg_n_0_[0]
    SLICE_X6Y30          LUT6 (Prop_lut6_I1_O)        0.045     1.808 r  debugPtr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.808    debugPtr[3]_i_1_n_0
    SLICE_X6Y30          FDCE                                         r  debugPtr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X6Y30          FDCE                                         r  debugPtr_reg[3]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X6Y30          FDCE (Hold_fdce_C_D)         0.121     1.603    debugPtr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 debugPtr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugPtr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.370%)  route 0.156ns (45.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X4Y30          FDCE                                         r  debugPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  debugPtr_reg[0]/Q
                         net (fo=11, routed)          0.156     1.765    debugPtr_reg_n_0_[0]
    SLICE_X6Y30          LUT6 (Prop_lut6_I1_O)        0.045     1.810 r  debugPtr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.810    debugPtr[4]_i_1_n_0
    SLICE_X6Y30          FDCE                                         r  debugPtr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X6Y30          FDCE                                         r  debugPtr_reg[4]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X6Y30          FDCE (Hold_fdce_C_D)         0.120     1.602    debugPtr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 debugPtr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugPtr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.155%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X7Y30          FDCE                                         r  debugPtr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.128     1.596 r  debugPtr_reg[7]/Q
                         net (fo=3, routed)           0.083     1.679    debugPtr_reg_n_0_[7]
    SLICE_X7Y30          LUT6 (Prop_lut6_I2_O)        0.099     1.778 r  debugPtr[8]_i_2/O
                         net (fo=1, routed)           0.000     1.778    debugPtr[8]_i_2_n_0
    SLICE_X7Y30          FDCE                                         r  debugPtr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X7Y30          FDCE                                         r  debugPtr_reg[8]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X7Y30          FDCE (Hold_fdce_C_D)         0.092     1.560    debugPtr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 debugPtr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugPtr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.227ns (67.755%)  route 0.108ns (32.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X4Y30          FDCE                                         r  debugPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.128     1.596 r  debugPtr_reg[1]/Q
                         net (fo=9, routed)           0.108     1.704    debugPtr_reg_n_0_[1]
    SLICE_X4Y30          LUT5 (Prop_lut5_I1_O)        0.099     1.803 r  debugPtr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.803    debugPtr[2]_i_1_n_0
    SLICE_X4Y30          FDCE                                         r  debugPtr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X4Y30          FDCE                                         r  debugPtr_reg[2]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X4Y30          FDCE (Hold_fdce_C_D)         0.092     1.560    debugPtr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 countBitsReceived_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countBitsReceived_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.227ns (67.657%)  route 0.109ns (32.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  countBitsReceived_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.128     1.593 r  countBitsReceived_reg[1]/Q
                         net (fo=12, routed)          0.109     1.702    countBitsReceived_reg_n_0_[1]
    SLICE_X0Y25          LUT6 (Prop_lut6_I3_O)        0.099     1.801 r  countBitsReceived[2]_i_1/O
                         net (fo=1, routed)           0.000     1.801    countBitsReceived[2]_i_1_n_0
    SLICE_X0Y25          FDCE                                         r  countBitsReceived_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.850     1.977    clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  countBitsReceived_reg[2]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X0Y25          FDCE (Hold_fdce_C_D)         0.092     1.557    countBitsReceived_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 stopBitReceived_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countBitsReceived_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.189ns (51.534%)  route 0.178ns (48.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  stopBitReceived_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 f  stopBitReceived_reg/Q
                         net (fo=28, routed)          0.178     1.784    stopBitReceived_reg_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.048     1.832 r  countBitsReceived[1]_i_1/O
                         net (fo=1, routed)           0.000     1.832    countBitsReceived[1]_i_1_n_0
    SLICE_X0Y25          FDCE                                         r  countBitsReceived_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.850     1.977    clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  countBitsReceived_reg[1]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X0Y25          FDCE (Hold_fdce_C_D)         0.107     1.585    countBitsReceived_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 countBitsTransmitted_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countBitsTransmitted_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.121%)  route 0.158ns (45.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X5Y30          FDCE                                         r  countBitsTransmitted_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.141     1.609 f  countBitsTransmitted_reg[0]/Q
                         net (fo=9, routed)           0.158     1.767    countBitsTransmitted_reg_n_0_[0]
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.045     1.812 r  countBitsTransmitted[0]_i_1/O
                         net (fo=1, routed)           0.000     1.812    countBitsTransmitted[0]_i_1_n_0
    SLICE_X5Y30          FDCE                                         r  countBitsTransmitted_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X5Y30          FDCE                                         r  countBitsTransmitted_reg[0]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X5Y30          FDCE (Hold_fdce_C_D)         0.092     1.560    countBitsTransmitted_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 countBitsTransmitted_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countBitsTransmitted_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.964%)  route 0.159ns (46.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X5Y30          FDCE                                         r  countBitsTransmitted_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  countBitsTransmitted_reg[0]/Q
                         net (fo=9, routed)           0.159     1.768    countBitsTransmitted_reg_n_0_[0]
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.045     1.813 r  countBitsTransmitted[3]_i_2/O
                         net (fo=1, routed)           0.000     1.813    countBitsTransmitted[3]_i_2_n_0
    SLICE_X5Y30          FDCE                                         r  countBitsTransmitted_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X5Y30          FDCE                                         r  countBitsTransmitted_reg[3]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X5Y30          FDCE (Hold_fdce_C_D)         0.091     1.559    countBitsTransmitted_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 debugPtr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugPtr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X7Y30          FDCE                                         r  debugPtr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  debugPtr_reg[6]/Q
                         net (fo=4, routed)           0.179     1.789    debugPtr_reg_n_0_[6]
    SLICE_X7Y30          LUT5 (Prop_lut5_I1_O)        0.042     1.831 r  debugPtr[7]_i_1/O
                         net (fo=1, routed)           0.000     1.831    debugPtr[7]_i_1_n_0
    SLICE_X7Y30          FDCE                                         r  debugPtr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X7Y30          FDCE                                         r  debugPtr_reg[7]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X7Y30          FDCE (Hold_fdce_C_D)         0.107     1.575    debugPtr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y25    countBitsReceived_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y25    countBitsReceived_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y25    countBitsReceived_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y25    countBitsReceived_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y30    countBitsTransmitted_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y28    countBitsTransmitted_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y28    countBitsTransmitted_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y30    countBitsTransmitted_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y23    countReceiveCycles_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    countBitsReceived_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    countBitsReceived_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    countBitsReceived_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    countBitsReceived_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    countBitsReceived_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    countBitsReceived_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    countBitsReceived_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    countBitsReceived_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y30    countBitsTransmitted_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y30    countBitsTransmitted_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    countBitsReceived_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    countBitsReceived_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    countBitsReceived_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    countBitsReceived_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    countBitsReceived_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    countBitsReceived_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    countBitsReceived_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    countBitsReceived_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y30    countBitsTransmitted_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y30    countBitsTransmitted_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debugSignals[5]
                            (input port)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.491ns  (logic 5.232ns (45.531%)  route 6.259ns (54.469%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  debugSignals[5] (IN)
                         net (fo=0)                   0.000     0.000    debugSignals[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  debugSignals_IBUF[5]_inst/O
                         net (fo=1, routed)           1.569     3.035    debugSignals_IBUF[5]
    SLICE_X0Y12          LUT6 (Prop_lut6_I0_O)        0.124     3.159 r  tx_OBUF_inst_i_6/O
                         net (fo=1, routed)           1.137     4.297    tx_OBUF_inst_i_6_n_0
    SLICE_X1Y28          LUT6 (Prop_lut6_I4_O)        0.124     4.421 r  tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.552     7.973    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    11.491 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.491    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debugSignals[1]
                            (input port)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.351ns  (logic 1.538ns (45.896%)  route 1.813ns (54.104%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  debugSignals[1] (IN)
                         net (fo=0)                   0.000     0.000    debugSignals[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  debugSignals_IBUF[1]_inst/O
                         net (fo=1, routed)           0.336     0.565    debugSignals_IBUF[1]
    SLICE_X0Y12          LUT6 (Prop_lut6_I1_O)        0.045     0.610 r  tx_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.449     1.059    tx_OBUF_inst_i_6_n_0
    SLICE_X1Y28          LUT6 (Prop_lut6_I4_O)        0.045     1.104 r  tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.028     2.133    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     3.351 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.351    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debugPtr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.612ns  (logic 5.654ns (41.535%)  route 7.958ns (58.465%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X4Y30          FDCE                                         r  debugPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  debugPtr_reg[0]/Q
                         net (fo=11, routed)          0.997     6.597    debugPtr_reg_n_0_[0]
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     6.721 r  tx_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.000     6.721    tx_OBUF_inst_i_14_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.301 r  tx_OBUF_inst_i_9/O[2]
                         net (fo=1, routed)           0.818     8.119    PCOUT[2]
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.302     8.421 r  tx_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000     8.421    tx_OBUF_inst_i_10_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.669 r  tx_OBUF_inst_i_7/O[2]
                         net (fo=2, routed)           1.395    10.064    tx_OBUF_inst_i_7_n_5
    SLICE_X0Y12          LUT6 (Prop_lut6_I3_O)        0.302    10.366 r  tx_OBUF_inst_i_4/O
                         net (fo=1, routed)           1.197    11.562    tx_OBUF_inst_i_4_n_0
    SLICE_X1Y28          LUT6 (Prop_lut6_I2_O)        0.124    11.686 r  tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.552    15.239    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    18.756 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    18.756    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiveRegister_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.529ns  (logic 3.957ns (60.605%)  route 2.572ns (39.395%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X1Y22          FDCE                                         r  receiveRegister_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  receiveRegister_reg[7]/Q
                         net (fo=1, routed)           2.572     8.170    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.671 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.671    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiveRegister_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.441ns  (logic 3.962ns (61.510%)  route 2.479ns (38.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X1Y23          FDCE                                         r  receiveRegister_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.456     5.597 r  receiveRegister_reg[6]/Q
                         net (fo=1, routed)           2.479     8.077    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.583 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.583    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiveRegister_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.295ns  (logic 3.961ns (62.914%)  route 2.335ns (37.086%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X3Y24          FDCE                                         r  receiveRegister_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  receiveRegister_reg[0]/Q
                         net (fo=1, routed)           2.335     7.930    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.435 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.435    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiveRegister_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.258ns  (logic 3.970ns (63.443%)  route 2.288ns (36.557%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  receiveRegister_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  receiveRegister_reg[5]/Q
                         net (fo=1, routed)           2.288     7.883    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    11.398 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.398    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiveRegister_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.091ns  (logic 3.986ns (65.432%)  route 2.106ns (34.568%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  receiveRegister_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  receiveRegister_reg[1]/Q
                         net (fo=1, routed)           2.106     7.704    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.234 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.234    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiveRegister_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.702ns  (logic 3.965ns (69.525%)  route 1.738ns (30.475%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  receiveRegister_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  receiveRegister_reg[4]/Q
                         net (fo=1, routed)           1.738     7.333    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    10.842 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.842    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiveRegister_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.694ns  (logic 3.965ns (69.633%)  route 1.729ns (30.367%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  receiveRegister_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  receiveRegister_reg[3]/Q
                         net (fo=1, routed)           1.729     7.327    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    10.836 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.836    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiveRegister_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.686ns  (logic 3.957ns (69.590%)  route 1.729ns (30.410%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  receiveRegister_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.456     5.597 r  receiveRegister_reg[2]/Q
                         net (fo=1, routed)           1.729     7.326    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    10.827 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.827    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 receiveRegister_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.699ns  (logic 1.343ns (79.043%)  route 0.356ns (20.957%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  receiveRegister_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  receiveRegister_reg[2]/Q
                         net (fo=1, routed)           0.356     1.963    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.165 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.165    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiveRegister_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.707ns  (logic 1.351ns (79.141%)  route 0.356ns (20.859%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  receiveRegister_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  receiveRegister_reg[3]/Q
                         net (fo=1, routed)           0.356     1.965    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.175 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.175    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiveRegister_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.723ns  (logic 1.351ns (78.414%)  route 0.372ns (21.586%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  receiveRegister_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  receiveRegister_reg[4]/Q
                         net (fo=1, routed)           0.372     1.978    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.188 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.188    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiveRegister_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.372ns (72.448%)  route 0.522ns (27.552%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  receiveRegister_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  receiveRegister_reg[1]/Q
                         net (fo=1, routed)           0.522     2.131    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.361 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.361    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiveRegister_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.952ns  (logic 1.347ns (69.015%)  route 0.605ns (30.985%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X3Y24          FDCE                                         r  receiveRegister_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  receiveRegister_reg[0]/Q
                         net (fo=1, routed)           0.605     2.211    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.417 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.417    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiveRegister_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.956ns  (logic 1.357ns (69.338%)  route 0.600ns (30.662%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  receiveRegister_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  receiveRegister_reg[5]/Q
                         net (fo=1, routed)           0.600     2.206    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.422 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.422    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiveRegister_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.023ns  (logic 1.348ns (66.661%)  route 0.674ns (33.339%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X1Y23          FDCE                                         r  receiveRegister_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  receiveRegister_reg[6]/Q
                         net (fo=1, routed)           0.674     2.281    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.489 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.489    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiveRegister_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.038ns  (logic 1.343ns (65.897%)  route 0.695ns (34.103%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X1Y22          FDCE                                         r  receiveRegister_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  receiveRegister_reg[7]/Q
                         net (fo=1, routed)           0.695     2.304    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.506 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.506    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 countBitsTransmitted_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.772ns  (logic 1.450ns (52.299%)  route 1.322ns (47.701%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X5Y28          FDCE                                         r  countBitsTransmitted_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  countBitsTransmitted_reg[1]/Q
                         net (fo=9, routed)           0.180     1.788    countBitsTransmitted_reg_n_0_[1]
    SLICE_X5Y28          LUT4 (Prop_lut4_I0_O)        0.045     1.833 r  tx_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.114     1.946    tx_OBUF_inst_i_5_n_0
    SLICE_X1Y28          LUT6 (Prop_lut6_I3_O)        0.045     1.991 r  tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.028     3.019    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     4.238 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.238    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           168 Endpoints
Min Delay           168 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            countTransmitCycles_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.507ns  (logic 1.609ns (24.728%)  route 4.898ns (75.272%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  debugMode_IBUF_inst/O
                         net (fo=37, routed)          3.872     5.328    debugMode_IBUF
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.153     5.481 r  countTransmitCycles[19]_i_1/O
                         net (fo=20, routed)          1.026     6.507    countTransmitCycles[19]_i_1_n_0
    SLICE_X4Y32          FDCE                                         r  countTransmitCycles_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.509     4.850    clk_IBUF_BUFG
    SLICE_X4Y32          FDCE                                         r  countTransmitCycles_reg[16]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            countTransmitCycles_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.507ns  (logic 1.609ns (24.728%)  route 4.898ns (75.272%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  debugMode_IBUF_inst/O
                         net (fo=37, routed)          3.872     5.328    debugMode_IBUF
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.153     5.481 r  countTransmitCycles[19]_i_1/O
                         net (fo=20, routed)          1.026     6.507    countTransmitCycles[19]_i_1_n_0
    SLICE_X4Y32          FDCE                                         r  countTransmitCycles_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.509     4.850    clk_IBUF_BUFG
    SLICE_X4Y32          FDCE                                         r  countTransmitCycles_reg[17]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            countTransmitCycles_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.482ns  (logic 1.609ns (24.826%)  route 4.873ns (75.174%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  debugMode_IBUF_inst/O
                         net (fo=37, routed)          3.872     5.328    debugMode_IBUF
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.153     5.481 r  countTransmitCycles[19]_i_1/O
                         net (fo=20, routed)          1.001     6.482    countTransmitCycles[19]_i_1_n_0
    SLICE_X2Y29          FDCE                                         r  countTransmitCycles_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.508     4.849    clk_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  countTransmitCycles_reg[4]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            countTransmitCycles_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.482ns  (logic 1.609ns (24.826%)  route 4.873ns (75.174%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  debugMode_IBUF_inst/O
                         net (fo=37, routed)          3.872     5.328    debugMode_IBUF
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.153     5.481 r  countTransmitCycles[19]_i_1/O
                         net (fo=20, routed)          1.001     6.482    countTransmitCycles[19]_i_1_n_0
    SLICE_X2Y29          FDCE                                         r  countTransmitCycles_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.508     4.849    clk_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  countTransmitCycles_reg[5]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            countTransmitCycles_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.482ns  (logic 1.609ns (24.826%)  route 4.873ns (75.174%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  debugMode_IBUF_inst/O
                         net (fo=37, routed)          3.872     5.328    debugMode_IBUF
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.153     5.481 r  countTransmitCycles[19]_i_1/O
                         net (fo=20, routed)          1.001     6.482    countTransmitCycles[19]_i_1_n_0
    SLICE_X2Y29          FDCE                                         r  countTransmitCycles_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.508     4.849    clk_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  countTransmitCycles_reg[6]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            countTransmitCycles_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.372ns  (logic 1.580ns (24.798%)  route 4.792ns (75.202%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  debugMode_IBUF_inst/O
                         net (fo=37, routed)          4.792     6.248    debugMode_IBUF
    SLICE_X2Y31          LUT5 (Prop_lut5_I3_O)        0.124     6.372 r  countTransmitCycles[9]_i_1/O
                         net (fo=1, routed)           0.000     6.372    p_1_in[9]
    SLICE_X2Y31          FDCE                                         r  countTransmitCycles_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.509     4.850    clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  countTransmitCycles_reg[9]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            countTransmitCycles_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.331ns  (logic 1.609ns (25.416%)  route 4.722ns (74.584%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  debugMode_IBUF_inst/O
                         net (fo=37, routed)          3.872     5.328    debugMode_IBUF
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.153     5.481 r  countTransmitCycles[19]_i_1/O
                         net (fo=20, routed)          0.850     6.331    countTransmitCycles[19]_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  countTransmitCycles_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.509     4.850    clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  countTransmitCycles_reg[11]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            countTransmitCycles_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.331ns  (logic 1.609ns (25.416%)  route 4.722ns (74.584%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  debugMode_IBUF_inst/O
                         net (fo=37, routed)          3.872     5.328    debugMode_IBUF
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.153     5.481 r  countTransmitCycles[19]_i_1/O
                         net (fo=20, routed)          0.850     6.331    countTransmitCycles[19]_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  countTransmitCycles_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.509     4.850    clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  countTransmitCycles_reg[12]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            countTransmitCycles_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.331ns  (logic 1.609ns (25.416%)  route 4.722ns (74.584%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  debugMode_IBUF_inst/O
                         net (fo=37, routed)          3.872     5.328    debugMode_IBUF
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.153     5.481 r  countTransmitCycles[19]_i_1/O
                         net (fo=20, routed)          0.850     6.331    countTransmitCycles[19]_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  countTransmitCycles_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.509     4.850    clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  countTransmitCycles_reg[9]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            countTransmitCycles_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.214ns  (logic 1.580ns (25.428%)  route 4.634ns (74.572%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  debugMode_IBUF_inst/O
                         net (fo=37, routed)          4.634     6.090    debugMode_IBUF
    SLICE_X2Y31          LUT5 (Prop_lut5_I3_O)        0.124     6.214 r  countTransmitCycles[11]_i_1/O
                         net (fo=1, routed)           0.000     6.214    p_1_in[11]
    SLICE_X2Y31          FDCE                                         r  countTransmitCycles_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.509     4.850    clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  countTransmitCycles_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            receiveRegister_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.210ns (27.138%)  route 0.563ns (72.862%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=68, routed)          0.563     0.772    reset_IBUF
    SLICE_X1Y22          FDCE                                         f  receiveRegister_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X1Y22          FDCE                                         r  receiveRegister_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            receiveRegister_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.776ns  (logic 0.210ns (26.985%)  route 0.567ns (73.015%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=68, routed)          0.567     0.776    reset_IBUF
    SLICE_X0Y22          FDCE                                         f  receiveRegister_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  receiveRegister_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            countReceiveCycles_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.210ns (25.790%)  route 0.603ns (74.210%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=68, routed)          0.603     0.812    reset_IBUF
    SLICE_X2Y23          FDCE                                         f  countReceiveCycles_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  countReceiveCycles_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            countReceiveCycles_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.210ns (25.790%)  route 0.603ns (74.210%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=68, routed)          0.603     0.812    reset_IBUF
    SLICE_X2Y23          FDCE                                         f  countReceiveCycles_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  countReceiveCycles_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            countReceiveCycles_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.210ns (25.790%)  route 0.603ns (74.210%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=68, routed)          0.603     0.812    reset_IBUF
    SLICE_X2Y23          FDCE                                         f  countReceiveCycles_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  countReceiveCycles_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            countReceiveCycles_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.210ns (25.790%)  route 0.603ns (74.210%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=68, routed)          0.603     0.812    reset_IBUF
    SLICE_X2Y23          FDCE                                         f  countReceiveCycles_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  countReceiveCycles_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            countReceiveCycles_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.210ns (25.790%)  route 0.603ns (74.210%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=68, routed)          0.603     0.812    reset_IBUF
    SLICE_X2Y23          FDCE                                         f  countReceiveCycles_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  countReceiveCycles_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            countReceiveCycles_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.210ns (25.790%)  route 0.603ns (74.210%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=68, routed)          0.603     0.812    reset_IBUF
    SLICE_X2Y23          FDCE                                         f  countReceiveCycles_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  countReceiveCycles_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            receiveRegister_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.837ns  (logic 0.210ns (25.038%)  route 0.627ns (74.962%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=68, routed)          0.627     0.837    reset_IBUF
    SLICE_X1Y23          FDCE                                         f  receiveRegister_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X1Y23          FDCE                                         r  receiveRegister_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            receiveRegister_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.210ns (24.908%)  route 0.632ns (75.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=68, routed)          0.632     0.841    reset_IBUF
    SLICE_X0Y23          FDCE                                         f  receiveRegister_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  receiveRegister_reg[2]/C





