{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727687732251 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727687732251 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 30 03:15:32 2024 " "Processing started: Mon Sep 30 03:15:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727687732251 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687732251 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687732251 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727687732465 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727687732465 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "contadorXY.sv(8) " "Verilog HDL information at contadorXY.sv(8): always construct contains both blocking and non-blocking assignments" {  } { { "contadorXY.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/contadorXY.sv" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727687736913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorxy.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorxy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contadorXY " "Found entity 1: contadorXY" {  } { { "contadorXY.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/contadorXY.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727687736913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687736913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorvga.sv 1 1 " "Found 1 design units, including 1 entities, in source file controladorvga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controladorVGA " "Found entity 1: controladorVGA" {  } { { "controladorVGA.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/controladorVGA.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727687736914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687736914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file rectgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rectgen " "Found entity 1: rectgen" {  } { { "rectgen.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/rectgen.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727687736916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687736916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/VGA.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727687736916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687736916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorclk.sv 1 1 " "Found 1 design units, including 1 entities, in source file divisorclk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divisorClk " "Found entity 1: divisorClk" {  } { { "divisorClk.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/divisorClk.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727687736917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687736917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lineas.sv 1 1 " "Found 1 design units, including 1 entities, in source file lineas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lineas " "Found entity 1: lineas" {  } { { "lineas.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/lineas.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727687736918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687736918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxseleccionador.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxseleccionador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxSeleccionador " "Found entity 1: muxSeleccionador" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/muxSeleccionador.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727687736919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687736919 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "regfile1x24b.sv(14) " "Verilog HDL information at regfile1x24b.sv(14): always construct contains both blocking and non-blocking assignments" {  } { { "regfile1x24b.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/regfile1x24b.sv" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727687736920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile1x24b.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile1x24b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile1x24b " "Found entity 1: regfile1x24b" {  } { { "regfile1x24b.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/regfile1x24b.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727687736920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687736920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controltop.sv 1 1 " "Found 1 design units, including 1 entities, in source file controltop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlTOP " "Found entity 1: controlTOP" {  } { { "controlTOP.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/controlTOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727687736921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687736921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_9a1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_9a1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9a1 " "Found entity 1: mux_9a1" {  } { { "mux_9a1.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/mux_9a1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727687736921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687736921 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "spriteCircle.sv " "Can't analyze file -- file spriteCircle.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1727687736922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_circle.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_circle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_Circle " "Found entity 1: ROM_Circle" {  } { { "ROM_Circle.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/ROM_Circle.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727687736923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687736923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriteposition.sv 1 1 " "Found 1 design units, including 1 entities, in source file spriteposition.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spritePosition " "Found entity 1: spritePosition" {  } { { "spritePosition.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/spritePosition.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727687736924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687736924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_x.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_X " "Found entity 1: ROM_X" {  } { { "ROM_X.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/ROM_X.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727687736925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687736925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_x.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_X " "Found entity 1: sprite_X" {  } { { "sprite_X.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/sprite_X.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727687736925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687736925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turnos.sv 1 1 " "Found 1 design units, including 1 entities, in source file turnos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Turnos " "Found entity 1: Turnos" {  } { { "Turnos.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/Turnos.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727687736926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687736926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonbouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file buttonbouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 buttonBouncer " "Found entity 1: buttonBouncer" {  } { { "buttonBouncer.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/buttonBouncer.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727687736927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687736927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mover.sv 1 1 " "Found 1 design units, including 1 entities, in source file mover.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mover " "Found entity 1: Mover" {  } { { "Mover.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/Mover.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727687736928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687736928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ganador.sv 1 1 " "Found 1 design units, including 1 entities, in source file ganador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ganador " "Found entity 1: Ganador" {  } { { "Ganador.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/Ganador.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727687736933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687736933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lineaganadoragen.sv 1 1 " "Found 1 design units, including 1 entities, in source file lineaganadoragen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lineaGanadoraGen " "Found entity 1: lineaGanadoraGen" {  } { { "lineaGanadoraGen.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/lineaGanadoraGen.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727687736934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687736934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxseleccionadorganador.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxseleccionadorganador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxSeleccionadorGanador " "Found entity 1: muxSeleccionadorGanador" {  } { { "muxSeleccionadorGanador.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/muxSeleccionadorGanador.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727687736934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687736934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_x_ganador.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_x_ganador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_X_Ganador " "Found entity 1: sprite_X_Ganador" {  } { { "sprite_X_Ganador.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/sprite_X_Ganador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727687736935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687736935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriteposition_ganador.sv 1 1 " "Found 1 design units, including 1 entities, in source file spriteposition_ganador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spritePosition_Ganador " "Found entity 1: spritePosition_Ganador" {  } { { "spritePosition_Ganador.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/spritePosition_Ganador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727687736936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687736936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_x_ganador.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_x_ganador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_X_Ganador " "Found entity 1: ROM_X_Ganador" {  } { { "ROM_X_Ganador.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/ROM_X_Ganador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727687736936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687736936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_circle_ganador.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_circle_ganador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_Circle_Ganador " "Found entity 1: sprite_Circle_Ganador" {  } { { "sprite_Circle_Ganador.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/sprite_Circle_Ganador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727687736937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687736937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_circle_ganador.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_circle_ganador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_Circle_Ganador " "Found entity 1: ROM_Circle_Ganador" {  } { { "ROM_Circle_Ganador.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/ROM_Circle_Ganador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727687736938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687736938 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "temporizador.sv(21) " "Verilog HDL information at temporizador.sv(21): always construct contains both blocking and non-blocking assignments" {  } { { "temporizador.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/temporizador.sv" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727687736939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador.sv 1 1 " "Found 1 design units, including 1 entities, in source file temporizador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Found entity 1: temporizador" {  } { { "temporizador.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/temporizador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727687736939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687736939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/LFSR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727687736940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687736940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_empate.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_empate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_Empate " "Found entity 1: sprite_Empate" {  } { { "sprite_Empate.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/sprite_Empate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727687736941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687736941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_empate.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_empate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_Empate " "Found entity 1: ROM_Empate" {  } { { "ROM_Empate.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/ROM_Empate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727687736941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687736941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriteposition_empate.sv 1 1 " "Found 1 design units, including 1 entities, in source file spriteposition_empate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spritePosition_Empate " "Found entity 1: spritePosition_Empate" {  } { { "spritePosition_Empate.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/spritePosition_Empate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727687736942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687736942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testgato.sv 1 1 " "Found 1 design units, including 1 entities, in source file testgato.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestGato " "Found entity 1: TestGato" {  } { { "TestGato.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/TestGato.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727687736948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687736948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ganador2.sv 1 1 " "Found 1 design units, including 1 entities, in source file ganador2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ganador2 " "Found entity 1: Ganador2" {  } { { "Ganador2.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/Ganador2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727687736949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687736949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "always_ganador.sv 1 1 " "Found 1 design units, including 1 entities, in source file always_ganador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 always_ganador " "Found entity 1: always_ganador" {  } { { "always_ganador.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/always_ganador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727687736950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687736950 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "boton_Sel_lo controlTOP.sv(8) " "Verilog HDL Implicit Net warning at controlTOP.sv(8): created implicit net for \"boton_Sel_lo\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/controlTOP.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687736950 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "boton_Casilla_lo controlTOP.sv(9) " "Verilog HDL Implicit Net warning at controlTOP.sv(9): created implicit net for \"boton_Casilla_lo\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/controlTOP.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687736950 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "guardado controlTOP.sv(22) " "Verilog HDL Implicit Net warning at controlTOP.sv(22): created implicit net for \"guardado\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/controlTOP.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687736950 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tiempo controlTOP.sv(26) " "Verilog HDL Implicit Net warning at controlTOP.sv(26): created implicit net for \"tiempo\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/controlTOP.sv" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687736950 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "posicion_ra controlTOP.sv(26) " "Verilog HDL Implicit Net warning at controlTOP.sv(26): created implicit net for \"posicion_ra\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/controlTOP.sv" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687736950 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "visblelineas controlTOP.sv(85) " "Verilog HDL Implicit Net warning at controlTOP.sv(85): created implicit net for \"visblelineas\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/controlTOP.sv" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687736950 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lineas controlTOP.sv(104) " "Verilog HDL Implicit Net warning at controlTOP.sv(104): created implicit net for \"lineas\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/controlTOP.sv" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687736950 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sq_on spritePosition.sv(10) " "Verilog HDL Implicit Net warning at spritePosition.sv(10): created implicit net for \"sq_on\"" {  } { { "spritePosition.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/spritePosition.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687736950 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "level_out Turnos.sv(3) " "Verilog HDL Implicit Net warning at Turnos.sv(3): created implicit net for \"level_out\"" {  } { { "Turnos.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/Turnos.sv" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687736950 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sq_on spritePosition_Ganador.sv(9) " "Verilog HDL Implicit Net warning at spritePosition_Ganador.sv(9): created implicit net for \"sq_on\"" {  } { { "spritePosition_Ganador.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/spritePosition_Ganador.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687736950 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sq_on spritePosition_Empate.sv(9) " "Verilog HDL Implicit Net warning at spritePosition_Empate.sv(9): created implicit net for \"sq_on\"" {  } { { "spritePosition_Empate.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/spritePosition_Empate.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687736950 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Ganador2.sv(4) " "Verilog HDL Instantiation warning at Ganador2.sv(4): instance has no name" {  } { { "Ganador2.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/Ganador2.sv" 4 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1727687736952 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "controlTOP.sv(106) " "Verilog HDL Instantiation warning at controlTOP.sv(106): instance has no name" {  } { { "controlTOP.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/controlTOP.sv" 106 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1727687736952 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727687736972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorClk divisorClk:dv " "Elaborating entity \"divisorClk\" for hierarchy \"divisorClk:dv\"" {  } { { "VGA.sv" "dv" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/VGA.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687736973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controladorVGA controladorVGA:cntVGA " "Elaborating entity \"controladorVGA\" for hierarchy \"controladorVGA:cntVGA\"" {  } { { "VGA.sv" "cntVGA" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/VGA.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687736974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorXY controladorVGA:cntVGA\|contadorXY:CXY " "Elaborating entity \"contadorXY\" for hierarchy \"controladorVGA:cntVGA\|contadorXY:CXY\"" {  } { { "controladorvga.sv" "CXY" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/controladorvga.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687736974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlTOP controlTOP:control " "Elaborating entity \"controlTOP\" for hierarchy \"controlTOP:control\"" {  } { { "VGA.sv" "control" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/VGA.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687736975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttonBouncer controlTOP:control\|buttonBouncer:bouncer_Sel " "Elaborating entity \"buttonBouncer\" for hierarchy \"controlTOP:control\|buttonBouncer:bouncer_Sel\"" {  } { { "controltop.sv" "bouncer_Sel" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/controltop.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687736976 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 buttonbouncer.sv(55) " "Verilog HDL assignment warning at buttonbouncer.sv(55): truncated value with size 32 to match size of target (11)" {  } { { "buttonbouncer.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/buttonbouncer.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727687736977 "|VGA|controlTOP:control|buttonBouncer:bouncer_Sel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Turnos controlTOP:control\|Turnos:turno " "Elaborating entity \"Turnos\" for hierarchy \"controlTOP:control\|Turnos:turno\"" {  } { { "controltop.sv" "turno" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/controltop.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687736977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mover controlTOP:control\|Mover:move " "Elaborating entity \"Mover\" for hierarchy \"controlTOP:control\|Mover:move\"" {  } { { "controltop.sv" "move" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/controltop.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687736978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rectgen controlTOP:control\|rectgen:seleccionador " "Elaborating entity \"rectgen\" for hierarchy \"controlTOP:control\|rectgen:seleccionador\"" {  } { { "controltop.sv" "seleccionador" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/controltop.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687736979 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(10) " "Verilog HDL assignment warning at rectgen.sv(10): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/rectgen.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727687736980 "|VGA|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(11) " "Verilog HDL assignment warning at rectgen.sv(11): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/rectgen.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727687736980 "|VGA|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(12) " "Verilog HDL assignment warning at rectgen.sv(12): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/rectgen.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727687736980 "|VGA|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(13) " "Verilog HDL assignment warning at rectgen.sv(13): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/rectgen.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727687736980 "|VGA|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(14) " "Verilog HDL assignment warning at rectgen.sv(14): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/rectgen.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727687736980 "|VGA|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(15) " "Verilog HDL assignment warning at rectgen.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/rectgen.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727687736980 "|VGA|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(16) " "Verilog HDL assignment warning at rectgen.sv(16): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/rectgen.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727687736980 "|VGA|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(17) " "Verilog HDL assignment warning at rectgen.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/rectgen.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727687736980 "|VGA|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(18) " "Verilog HDL assignment warning at rectgen.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/rectgen.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727687736980 "|VGA|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(19) " "Verilog HDL assignment warning at rectgen.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/rectgen.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727687736980 "|VGA|controlTOP:control|rectgen:seleccionador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporizador controlTOP:control\|temporizador:tempo " "Elaborating entity \"temporizador\" for hierarchy \"controlTOP:control\|temporizador:tempo\"" {  } { { "controltop.sv" "tempo" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/controltop.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687736981 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 temporizador.sv(74) " "Verilog HDL assignment warning at temporizador.sv(74): truncated value with size 32 to match size of target (4)" {  } { { "temporizador.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/temporizador.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727687736982 "|VGA|controlTOP:control|temporizador:tempo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 temporizador.sv(75) " "Verilog HDL assignment warning at temporizador.sv(75): truncated value with size 32 to match size of target (4)" {  } { { "temporizador.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/temporizador.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727687736982 "|VGA|controlTOP:control|temporizador:tempo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR controlTOP:control\|temporizador:tempo\|LFSR:lfsr " "Elaborating entity \"LFSR\" for hierarchy \"controlTOP:control\|temporizador:tempo\|LFSR:lfsr\"" {  } { { "temporizador.sv" "lfsr" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/temporizador.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687736982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile1x24b controlTOP:control\|regfile1x24b:memoria_Casillas " "Elaborating entity \"regfile1x24b\" for hierarchy \"controlTOP:control\|regfile1x24b:memoria_Casillas\"" {  } { { "controltop.sv" "memoria_Casillas" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/controltop.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687736983 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 regfile1x24b.sv(20) " "Verilog HDL assignment warning at regfile1x24b.sv(20): truncated value with size 32 to match size of target (2)" {  } { { "regfile1x24b.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/regfile1x24b.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727687736983 "|VGA|controlTOP:control|regfile1x24b:memoria_Casillas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 regfile1x24b.sv(29) " "Verilog HDL assignment warning at regfile1x24b.sv(29): truncated value with size 32 to match size of target (2)" {  } { { "regfile1x24b.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/regfile1x24b.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727687736983 "|VGA|controlTOP:control|regfile1x24b:memoria_Casillas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 regfile1x24b.sv(37) " "Verilog HDL assignment warning at regfile1x24b.sv(37): truncated value with size 32 to match size of target (4)" {  } { { "regfile1x24b.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/regfile1x24b.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727687736983 "|VGA|controlTOP:control|regfile1x24b:memoria_Casillas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxSeleccionador controlTOP:control\|muxSeleccionador:casilla0 " "Elaborating entity \"muxSeleccionador\" for hierarchy \"controlTOP:control\|muxSeleccionador:casilla0\"" {  } { { "controltop.sv" "casilla0" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/controltop.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687736983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_X controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1 " "Elaborating entity \"sprite_X\" for hierarchy \"controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\"" {  } { { "muxseleccionador.sv" "Jugador1" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/muxseleccionador.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687736985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_X controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\|ROM_X:rom " "Elaborating entity \"ROM_X\" for hierarchy \"controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\|ROM_X:rom\"" {  } { { "sprite_x.sv" "rom" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/sprite_x.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687736986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spritePosition controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\|spritePosition:position " "Elaborating entity \"spritePosition\" for hierarchy \"controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\|spritePosition:position\"" {  } { { "sprite_x.sv" "position" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/sprite_x.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687736986 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spriteposition.sv(6) " "Verilog HDL assignment warning at spriteposition.sv(6): truncated value with size 32 to match size of target (10)" {  } { { "spriteposition.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/spriteposition.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727687736987 "|VGA|controlTOP:control|muxSeleccionador:casilla0|sprite_X:Jugador1|spritePosition:position"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spriteposition.sv(7) " "Verilog HDL assignment warning at spriteposition.sv(7): truncated value with size 32 to match size of target (10)" {  } { { "spriteposition.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/spriteposition.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727687736987 "|VGA|controlTOP:control|muxSeleccionador:casilla0|sprite_X:Jugador1|spritePosition:position"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spriteposition.sv(8) " "Verilog HDL assignment warning at spriteposition.sv(8): truncated value with size 32 to match size of target (10)" {  } { { "spriteposition.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/spriteposition.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727687736987 "|VGA|controlTOP:control|muxSeleccionador:casilla0|sprite_X:Jugador1|spritePosition:position"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spriteposition.sv(9) " "Verilog HDL assignment warning at spriteposition.sv(9): truncated value with size 32 to match size of target (10)" {  } { { "spriteposition.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/spriteposition.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727687736987 "|VGA|controlTOP:control|muxSeleccionador:casilla0|sprite_X:Jugador1|spritePosition:position"}
{ "Warning" "WSGN_SEARCH_FILE" "sprite_circle.sv 1 1 " "Using design file sprite_circle.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_Circle " "Found entity 1: sprite_Circle" {  } { { "sprite_circle.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/sprite_circle.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727687736991 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727687736991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_Circle controlTOP:control\|muxSeleccionador:casilla0\|sprite_Circle:Jugador2 " "Elaborating entity \"sprite_Circle\" for hierarchy \"controlTOP:control\|muxSeleccionador:casilla0\|sprite_Circle:Jugador2\"" {  } { { "muxseleccionador.sv" "Jugador2" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/muxseleccionador.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687736992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_Circle controlTOP:control\|muxSeleccionador:casilla0\|sprite_Circle:Jugador2\|ROM_Circle:rom " "Elaborating entity \"ROM_Circle\" for hierarchy \"controlTOP:control\|muxSeleccionador:casilla0\|sprite_Circle:Jugador2\|ROM_Circle:rom\"" {  } { { "sprite_circle.sv" "rom" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/sprite_circle.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687736992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lineas controlTOP:control\|lineas:CuatroLineas " "Elaborating entity \"lineas\" for hierarchy \"controlTOP:control\|lineas:CuatroLineas\"" {  } { { "controltop.sv" "CuatroLineas" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/controltop.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687737004 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lineas.sv(5) " "Verilog HDL assignment warning at lineas.sv(5): truncated value with size 32 to match size of target (1)" {  } { { "lineas.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/lineas.sv" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727687737004 "|VGA|controlTOP:control|lineas:CuatroLineas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ganador2 controlTOP:control\|Ganador2:ganador_ " "Elaborating entity \"Ganador2\" for hierarchy \"controlTOP:control\|Ganador2:ganador_\"" {  } { { "controltop.sv" "ganador_" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/controltop.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687737005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "always_ganador controlTOP:control\|Ganador2:ganador_\|always_ganador:comb_3 " "Elaborating entity \"always_ganador\" for hierarchy \"controlTOP:control\|Ganador2:ganador_\|always_ganador:comb_3\"" {  } { { "ganador2.sv" "comb_3" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/ganador2.sv" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687737005 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 always_ganador.sv(6) " "Verilog HDL assignment warning at always_ganador.sv(6): truncated value with size 4 to match size of target (3)" {  } { { "always_ganador.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/always_ganador.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727687737006 "|VGA|controlTOP:control|Ganador2:ganador_|always_ganador:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lineaGanadoraGen controlTOP:control\|lineaGanadoraGen:lineaganadora " "Elaborating entity \"lineaGanadoraGen\" for hierarchy \"controlTOP:control\|lineaGanadoraGen:lineaganadora\"" {  } { { "controltop.sv" "lineaganadora" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/controltop.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687737006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxSeleccionadorGanador controlTOP:control\|muxSeleccionadorGanador:texto_ganador " "Elaborating entity \"muxSeleccionadorGanador\" for hierarchy \"controlTOP:control\|muxSeleccionadorGanador:texto_ganador\"" {  } { { "controltop.sv" "texto_ganador" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/controltop.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687737007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_X_Ganador controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_X_Ganador:Jugador1 " "Elaborating entity \"sprite_X_Ganador\" for hierarchy \"controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_X_Ganador:Jugador1\"" {  } { { "muxseleccionadorganador.sv" "Jugador1" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/muxseleccionadorganador.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687737009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_X_Ganador controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_X_Ganador:Jugador1\|ROM_X_Ganador:rom " "Elaborating entity \"ROM_X_Ganador\" for hierarchy \"controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_X_Ganador:Jugador1\|ROM_X_Ganador:rom\"" {  } { { "sprite_x_ganador.sv" "rom" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/sprite_x_ganador.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687737009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spritePosition_Ganador controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_X_Ganador:Jugador1\|spritePosition_Ganador:position " "Elaborating entity \"spritePosition_Ganador\" for hierarchy \"controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_X_Ganador:Jugador1\|spritePosition_Ganador:position\"" {  } { { "sprite_x_ganador.sv" "position" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/sprite_x_ganador.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687737011 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spriteposition_ganador.sv(6) " "Verilog HDL assignment warning at spriteposition_ganador.sv(6): truncated value with size 32 to match size of target (10)" {  } { { "spriteposition_ganador.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/spriteposition_ganador.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727687737011 "|VGA|controlTOP:control|muxSeleccionadorGanador:texto_ganador|sprite_X_Ganador:Jugador1|spritePosition_Ganador:position"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spriteposition_ganador.sv(8) " "Verilog HDL assignment warning at spriteposition_ganador.sv(8): truncated value with size 32 to match size of target (10)" {  } { { "spriteposition_ganador.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/spriteposition_ganador.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727687737012 "|VGA|controlTOP:control|muxSeleccionadorGanador:texto_ganador|sprite_X_Ganador:Jugador1|spritePosition_Ganador:position"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 spriteposition_ganador.sv(12) " "Verilog HDL assignment warning at spriteposition_ganador.sv(12): truncated value with size 10 to match size of target (4)" {  } { { "spriteposition_ganador.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/spriteposition_ganador.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727687737012 "|VGA|controlTOP:control|muxSeleccionadorGanador:texto_ganador|sprite_X_Ganador:Jugador1|spritePosition_Ganador:position"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 spriteposition_ganador.sv(13) " "Verilog HDL assignment warning at spriteposition_ganador.sv(13): truncated value with size 10 to match size of target (7)" {  } { { "spriteposition_ganador.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/spriteposition_ganador.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727687737012 "|VGA|controlTOP:control|muxSeleccionadorGanador:texto_ganador|sprite_X_Ganador:Jugador1|spritePosition_Ganador:position"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_Circle_Ganador controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_Circle_Ganador:Jugador2 " "Elaborating entity \"sprite_Circle_Ganador\" for hierarchy \"controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_Circle_Ganador:Jugador2\"" {  } { { "muxseleccionadorganador.sv" "Jugador2" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/muxseleccionadorganador.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687737012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_Circle_Ganador controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_Circle_Ganador:Jugador2\|ROM_Circle_Ganador:rom " "Elaborating entity \"ROM_Circle_Ganador\" for hierarchy \"controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_Circle_Ganador:Jugador2\|ROM_Circle_Ganador:rom\"" {  } { { "sprite_circle_ganador.sv" "rom" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/sprite_circle_ganador.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687737013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_Empate controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_Empate:empatados " "Elaborating entity \"sprite_Empate\" for hierarchy \"controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_Empate:empatados\"" {  } { { "muxseleccionadorganador.sv" "empatados" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/muxseleccionadorganador.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687737014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_Empate controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_Empate:empatados\|ROM_Empate:rom " "Elaborating entity \"ROM_Empate\" for hierarchy \"controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_Empate:empatados\|ROM_Empate:rom\"" {  } { { "sprite_empate.sv" "rom" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/sprite_empate.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687737015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spritePosition_Empate controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_Empate:empatados\|spritePosition_Empate:position " "Elaborating entity \"spritePosition_Empate\" for hierarchy \"controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_Empate:empatados\|spritePosition_Empate:position\"" {  } { { "sprite_empate.sv" "position" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/sprite_empate.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687737015 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spriteposition_empate.sv(6) " "Verilog HDL assignment warning at spriteposition_empate.sv(6): truncated value with size 32 to match size of target (10)" {  } { { "spriteposition_empate.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/spriteposition_empate.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727687737017 "|VGA|controlTOP:control|muxSeleccionadorGanador:texto_ganador|sprite_Empate:empatados|spritePosition_Empate:position"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spriteposition_empate.sv(8) " "Verilog HDL assignment warning at spriteposition_empate.sv(8): truncated value with size 32 to match size of target (10)" {  } { { "spriteposition_empate.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/spriteposition_empate.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727687737017 "|VGA|controlTOP:control|muxSeleccionadorGanador:texto_ganador|sprite_Empate:empatados|spritePosition_Empate:position"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 spriteposition_empate.sv(12) " "Verilog HDL assignment warning at spriteposition_empate.sv(12): truncated value with size 10 to match size of target (4)" {  } { { "spriteposition_empate.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/spriteposition_empate.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727687737017 "|VGA|controlTOP:control|muxSeleccionadorGanador:texto_ganador|sprite_Empate:empatados|spritePosition_Empate:position"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 spriteposition_empate.sv(13) " "Verilog HDL assignment warning at spriteposition_empate.sv(13): truncated value with size 10 to match size of target (8)" {  } { { "spriteposition_empate.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/spriteposition_empate.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727687737017 "|VGA|controlTOP:control|muxSeleccionadorGanador:texto_ganador|sprite_Empate:empatados|spritePosition_Empate:position"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9a1 controlTOP:control\|mux_9a1:comb_40 " "Elaborating entity \"mux_9a1\" for hierarchy \"controlTOP:control\|mux_9a1:comb_40\"" {  } { { "controltop.sv" "comb_40" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/controltop.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687737017 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "visible_lineaganadora mux_9a1.sv(11) " "Verilog HDL Always Construct warning at mux_9a1.sv(11): variable \"visible_lineaganadora\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/mux_9a1.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1727687737018 "|VGA|controlTOP:control|mux_9a1:comb_40"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "visible_texto mux_9a1.sv(11) " "Verilog HDL Always Construct warning at mux_9a1.sv(11): variable \"visible_texto\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/mux_9a1.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1727687737018 "|VGA|controlTOP:control|mux_9a1:comb_40"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb_texto mux_9a1.sv(14) " "Verilog HDL Always Construct warning at mux_9a1.sv(14): variable \"rgb_texto\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/mux_9a1.sv" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1727687737018 "|VGA|controlTOP:control|mux_9a1:comb_40"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb8 mux_9a1.sv(16) " "Verilog HDL Always Construct warning at mux_9a1.sv(16): variable \"rgb8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/mux_9a1.sv" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1727687737018 "|VGA|controlTOP:control|mux_9a1:comb_40"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb7 mux_9a1.sv(17) " "Verilog HDL Always Construct warning at mux_9a1.sv(17): variable \"rgb7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/mux_9a1.sv" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1727687737018 "|VGA|controlTOP:control|mux_9a1:comb_40"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb6 mux_9a1.sv(18) " "Verilog HDL Always Construct warning at mux_9a1.sv(18): variable \"rgb6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/mux_9a1.sv" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1727687737018 "|VGA|controlTOP:control|mux_9a1:comb_40"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb5 mux_9a1.sv(19) " "Verilog HDL Always Construct warning at mux_9a1.sv(19): variable \"rgb5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/mux_9a1.sv" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1727687737018 "|VGA|controlTOP:control|mux_9a1:comb_40"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb4 mux_9a1.sv(20) " "Verilog HDL Always Construct warning at mux_9a1.sv(20): variable \"rgb4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/mux_9a1.sv" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1727687737018 "|VGA|controlTOP:control|mux_9a1:comb_40"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb3 mux_9a1.sv(21) " "Verilog HDL Always Construct warning at mux_9a1.sv(21): variable \"rgb3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/mux_9a1.sv" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1727687737018 "|VGA|controlTOP:control|mux_9a1:comb_40"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb2 mux_9a1.sv(22) " "Verilog HDL Always Construct warning at mux_9a1.sv(22): variable \"rgb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/mux_9a1.sv" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1727687737018 "|VGA|controlTOP:control|mux_9a1:comb_40"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb1 mux_9a1.sv(23) " "Verilog HDL Always Construct warning at mux_9a1.sv(23): variable \"rgb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/mux_9a1.sv" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1727687737018 "|VGA|controlTOP:control|mux_9a1:comb_40"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb0 mux_9a1.sv(24) " "Verilog HDL Always Construct warning at mux_9a1.sv(24): variable \"rgb0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/mux_9a1.sv" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1727687737018 "|VGA|controlTOP:control|mux_9a1:comb_40"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb_texto mux_9a1.sv(28) " "Verilog HDL Always Construct warning at mux_9a1.sv(28): variable \"rgb_texto\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/mux_9a1.sv" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1727687737018 "|VGA|controlTOP:control|mux_9a1:comb_40"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "controlTOP:control\|contador_seleccionador\[1\] " "Net \"controlTOP:control\|contador_seleccionador\[1\]\" is missing source, defaulting to GND" {  } { { "controltop.sv" "contador_seleccionador\[1\]" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/controltop.sv" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1727687737087 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1727687737087 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "18 " "Found 18 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla8\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla8\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "rom_circle.sv" "Ram0" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/rom_circle.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1727687737317 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla8\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla8\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "rom_x.sv" "Ram0" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/rom_x.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1727687737317 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla7\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla7\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "rom_circle.sv" "Ram0" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/rom_circle.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1727687737317 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla7\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla7\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "rom_x.sv" "Ram0" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/rom_x.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1727687737317 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla6\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla6\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "rom_circle.sv" "Ram0" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/rom_circle.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1727687737317 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla6\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla6\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "rom_x.sv" "Ram0" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/rom_x.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1727687737317 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla5\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla5\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "rom_circle.sv" "Ram0" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/rom_circle.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1727687737317 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla5\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla5\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "rom_x.sv" "Ram0" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/rom_x.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1727687737317 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla4\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla4\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "rom_circle.sv" "Ram0" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/rom_circle.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1727687737317 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla4\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla4\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "rom_x.sv" "Ram0" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/rom_x.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1727687737317 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla3\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla3\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "rom_circle.sv" "Ram0" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/rom_circle.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1727687737317 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla3\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla3\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "rom_x.sv" "Ram0" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/rom_x.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1727687737317 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla2\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla2\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "rom_circle.sv" "Ram0" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/rom_circle.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1727687737317 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla2\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla2\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "rom_x.sv" "Ram0" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/rom_x.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1727687737317 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla1\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla1\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "rom_circle.sv" "Ram0" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/rom_circle.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1727687737317 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla1\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla1\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "rom_x.sv" "Ram0" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/rom_x.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1727687737317 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla0\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla0\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "rom_circle.sv" "Ram0" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/rom_circle.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1727687737317 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "rom_x.sv" "Ram0" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/rom_x.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1727687737317 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1727687737317 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "controlTOP:control\|temporizador:tempo\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"controlTOP:control\|temporizador:tempo\|Div0\"" {  } { { "temporizador.sv" "Div0" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/temporizador.sv" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727687738039 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "controlTOP:control\|temporizador:tempo\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"controlTOP:control\|temporizador:tempo\|Mod0\"" {  } { { "temporizador.sv" "Mod0" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/temporizador.sv" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727687738039 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "controlTOP:control\|temporizador:tempo\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"controlTOP:control\|temporizador:tempo\|Mod1\"" {  } { { "temporizador.sv" "Mod1" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/temporizador.sv" 75 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727687738039 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1727687738039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlTOP:control\|temporizador:tempo\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"controlTOP:control\|temporizador:tempo\|lpm_divide:Div0\"" {  } { { "temporizador.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/temporizador.sv" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687738061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlTOP:control\|temporizador:tempo\|lpm_divide:Div0 " "Instantiated megafunction \"controlTOP:control\|temporizador:tempo\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727687738061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727687738061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727687738061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727687738061 ""}  } { { "temporizador.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/temporizador.sv" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727687738061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/db/lpm_divide_ibm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727687738085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687738085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727687738091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687738091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/db/alt_u_div_mve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727687738109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687738109 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlTOP:control\|temporizador:tempo\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"controlTOP:control\|temporizador:tempo\|lpm_divide:Mod0\"" {  } { { "temporizador.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/temporizador.sv" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687738119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlTOP:control\|temporizador:tempo\|lpm_divide:Mod0 " "Instantiated megafunction \"controlTOP:control\|temporizador:tempo\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727687738119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727687738119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727687738119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727687738119 ""}  } { { "temporizador.sv" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/temporizador.sv" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727687738119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "C:/Users/jjsol.J1806/Desktop/Pasar/db/lpm_divide_l3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727687738141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687738141 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1727687738321 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727687739107 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727687739727 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jjsol.J1806/Desktop/Pasar/output_files/VGA.map.smsg " "Generated suppressed messages file C:/Users/jjsol.J1806/Desktop/Pasar/output_files/VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687739763 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727687739869 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727687739869 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1927 " "Implemented 1927 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727687739933 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727687739933 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1879 " "Implemented 1879 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727687739933 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727687739933 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4909 " "Peak virtual memory: 4909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727687739952 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 30 03:15:39 2024 " "Processing ended: Mon Sep 30 03:15:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727687739952 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727687739952 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727687739952 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727687739952 ""}
