# Image Downsampling Processor Design

This repository is about Verilog implementation of a image downsampling processor. 