BIN_OP_AND_uint1_t_uint1_t MaxInputWidth= 1 num_instances= 22 :
BIN_OP_AND_uint1_t_uint1_t main: rmii_rx_mac_instance MaxInputWidth= 1 num_instances= 2 :
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/BIN_OP_AND[rmii_eth_mac_h_l44_c28_71a7]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/BIN_OP_AND[rmii_eth_mac_h_l45_c23_261d]
BIN_OP_AND_uint1_t_uint1_t main: rmii_tx_mac_instance MaxInputWidth= 1 num_instances= 2 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/BIN_OP_AND[rmii_eth_mac_h_l201_c38_891e]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/BIN_OP_AND[rmii_eth_mac_h_l258_c28_ceea]
BIN_OP_AND_uint1_t_uint1_t main: rx_main MaxInputWidth= 1 num_instances= 10 :
rx_main/BIN_OP_AND[ethernet_top_c_l108_c30_5720]
rx_main/BIN_OP_AND[ethernet_top_c_l121_c29_5df8]
rx_main/BIN_OP_AND[ethernet_top_c_l121_c29_f348]
rx_main/BIN_OP_AND[ethernet_top_c_l142_c36_4a45]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/BIN_OP_AND[eth_8_h_l89_c18_f0b2]
rx_main/work_deserialize[ethernet_top_c_l128_c30_10de]/axis8_max_len_limiter[ethernet_top_c_l77_c36_35c2]/BIN_OP_AND[axis_h_l282_c631_ef36]
rx_main/work_deserialize[ethernet_top_c_l128_c30_10de]/axis8_max_len_limiter[ethernet_top_c_l77_c36_35c2]/BIN_OP_AND[axis_h_l282_c733_52f8]
rx_main/work_deserialize[ethernet_top_c_l128_c30_10de]/axis8_max_len_limiter[ethernet_top_c_l77_c36_35c2]/BIN_OP_AND[axis_h_l282_c733_9b6d]
rx_main/work_deserialize[ethernet_top_c_l128_c30_10de]/work_deserialize_type_byte_deserializer[ethernet_top_c_l77_c377_900a]/work_deserialize_type_byte_deserializer_deserializer_in_to_out[ethernet_top_c_l77_c1802_576e]/BIN_OP_AND[ethernet_top_c_l77_c725_361a]
rx_main/work_deserialize[ethernet_top_c_l128_c30_10de]/work_deserialize_type_byte_deserializer[ethernet_top_c_l77_c377_900a]/work_deserialize_type_byte_deserializer_deserializer_in_to_out[ethernet_top_c_l77_c1802_576e]/BIN_OP_AND[ethernet_top_c_l77_c806_aa4d]
BIN_OP_AND_uint1_t_uint1_t main: tx_main MaxInputWidth= 1 num_instances= 6 :
tx_main/BIN_OP_AND[ethernet_top_c_l168_c17_9134]
tx_main/BIN_OP_AND[ethernet_top_c_l180_c29_ef15]
tx_main/BIN_OP_AND[ethernet_top_c_l189_c37_471e]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/BIN_OP_AND[eth_8_h_l179_c8_e95b]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/BIN_OP_AND[eth_8_h_l199_c8_08aa]
tx_main/work_serialize[ethernet_top_c_l159_c26_b279]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_45b0]/BIN_OP_AND[ethernet_top_c_l78_c682_e74d]
BIN_OP_AND_uint1_t_uint1_t main: work_pipeline_handshake MaxInputWidth= 1 num_instances= 2 :
work_pipeline_handshake/BIN_OP_AND[ethernet_top_c_l72_c667_80e5]
work_pipeline_handshake/BIN_OP_AND_uint1_t_uint1_t_ethernet_top_c_l72_DUPLICATE_6e38

BIN_OP_AND_uint32_t_uint8_t MaxInputWidth= 32 num_instances= 2 :
BIN_OP_AND_uint32_t_uint8_t main: rmii_tx_mac_instance MaxInputWidth= 32 num_instances= 2 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/BIN_OP_AND[rmii_eth_mac_h_l251_c35_4698]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/BIN_OP_AND[rmii_eth_mac_h_l252_c35_681c]

BIN_OP_EQ_uint16_t_uint16_t MaxInputWidth= 16 num_instances= 1 :
BIN_OP_EQ_uint16_t_uint16_t main: rx_main MaxInputWidth= 16 num_instances= 1 :
rx_main/work_deserialize[ethernet_top_c_l128_c30_10de]/axis8_max_len_limiter[ethernet_top_c_l77_c36_35c2]/BIN_OP_EQ[axis_h_l282_c372_948c]

BIN_OP_EQ_uint16_t_uint2_t MaxInputWidth= 16 num_instances= 1 :
BIN_OP_EQ_uint16_t_uint2_t main: tx_main MaxInputWidth= 16 num_instances= 1 :
tx_main/work_serialize[ethernet_top_c_l159_c26_b279]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_45b0]/BIN_OP_EQ[ethernet_top_c_l78_c616_40a4]

BIN_OP_EQ_uint16_t_uint3_t MaxInputWidth= 16 num_instances= 1 :
BIN_OP_EQ_uint16_t_uint3_t main: tx_main MaxInputWidth= 16 num_instances= 1 :
tx_main/work_serialize[ethernet_top_c_l159_c26_b279]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_45b0]/BIN_OP_EQ[ethernet_top_c_l78_c995_95b3]

BIN_OP_EQ_uint16_t_uint4_t MaxInputWidth= 16 num_instances= 1 :
BIN_OP_EQ_uint16_t_uint4_t main: rx_main MaxInputWidth= 16 num_instances= 1 :
rx_main/work_deserialize[ethernet_top_c_l128_c30_10de]/work_deserialize_type_byte_deserializer[ethernet_top_c_l77_c377_900a]/work_deserialize_type_byte_deserializer_deserializer_in_to_out[ethernet_top_c_l77_c1802_576e]/BIN_OP_EQ[ethernet_top_c_l77_c1283_807c]

BIN_OP_EQ_uint2_t_uint2_t MaxInputWidth= 2 num_instances= 7 :
BIN_OP_EQ_uint2_t_uint2_t main: rmii_rx_mac_instance MaxInputWidth= 2 num_instances= 7 :
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/BIN_OP_EQ[rmii_eth_mac_h_l44_c53_b061]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/BIN_OP_EQ[rmii_eth_mac_h_l45_c48_d07e]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/BIN_OP_EQ[rmii_eth_mac_h_l48_c6_53ce]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/BIN_OP_EQ[rmii_eth_mac_h_l59_c11_4058]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/BIN_OP_EQ[rmii_eth_mac_h_l71_c11_c8a1]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/BIN_OP_EQ[rmii_eth_mac_h_l93_c11_b351]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/BIN_OP_EQ[rmii_eth_mac_h_l99_c10_3355]

BIN_OP_EQ_uint3_t_uint1_t MaxInputWidth= 3 num_instances= 2 :
BIN_OP_EQ_uint3_t_uint1_t main: rx_main MaxInputWidth= 3 num_instances= 2 :
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/BIN_OP_EQ[eth_8_h_l74_c10_e95f]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/BIN_OP_EQ[eth_8_h_l86_c37_5933]

BIN_OP_EQ_uint3_t_uint3_t MaxInputWidth= 3 num_instances= 17 :
BIN_OP_EQ_uint3_t_uint3_t main: rmii_rx_mac_instance MaxInputWidth= 3 num_instances= 1 :
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/BIN_OP_EQ[rmii_eth_mac_h_l43_c22_2bbe]
BIN_OP_EQ_uint3_t_uint3_t main: rmii_tx_mac_instance MaxInputWidth= 3 num_instances= 5 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/BIN_OP_EQ[rmii_eth_mac_h_l167_c6_6409]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/BIN_OP_EQ[rmii_eth_mac_h_l173_c11_7083]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/BIN_OP_EQ[rmii_eth_mac_h_l184_c11_99c9]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/BIN_OP_EQ[rmii_eth_mac_h_l194_c11_0f63]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/BIN_OP_EQ[rmii_eth_mac_h_l221_c11_55ef]
BIN_OP_EQ_uint3_t_uint3_t main: rx_main MaxInputWidth= 3 num_instances= 6 :
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/BIN_OP_EQ[eth_8_h_l51_c6_4d4d]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/BIN_OP_EQ[eth_8_h_l54_c10_f93b]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/BIN_OP_EQ[eth_8_h_l61_c12_a153]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/BIN_OP_EQ[eth_8_h_l64_c10_d6f6]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/BIN_OP_EQ[eth_8_h_l71_c12_d8bd]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/BIN_OP_EQ[eth_8_h_l83_c11_85c6]
BIN_OP_EQ_uint3_t_uint3_t main: tx_main MaxInputWidth= 3 num_instances= 5 :
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/BIN_OP_EQ[eth_8_h_l128_c6_fe00]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/BIN_OP_EQ[eth_8_h_l146_c12_e34d]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/BIN_OP_EQ[eth_8_h_l158_c12_f600]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/BIN_OP_EQ[eth_8_h_l172_c11_607c]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/BIN_OP_EQ[eth_8_h_l195_c11_f17c]

BIN_OP_EQ_uint48_t_uint48_t MaxInputWidth= 48 num_instances= 1 :
BIN_OP_EQ_uint48_t_uint48_t main: rx_main MaxInputWidth= 48 num_instances= 1 :
rx_main/BIN_OP_EQ[ethernet_top_c_l118_c23_150b]

BIN_OP_EQ_uint6_t_uint1_t MaxInputWidth= 6 num_instances= 2 :
BIN_OP_EQ_uint6_t_uint1_t main: tx_main MaxInputWidth= 6 num_instances= 2 :
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/BIN_OP_EQ[eth_8_h_l131_c10_02fa]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/BIN_OP_EQ[eth_8_h_l163_c10_2f56]

BIN_OP_EQ_uint6_t_uint3_t MaxInputWidth= 6 num_instances= 3 :
BIN_OP_EQ_uint6_t_uint3_t main: rmii_tx_mac_instance MaxInputWidth= 6 num_instances= 1 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/BIN_OP_EQ[rmii_eth_mac_h_l160_c32_1dc4]
BIN_OP_EQ_uint6_t_uint3_t main: tx_main MaxInputWidth= 6 num_instances= 2 :
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/BIN_OP_EQ[eth_8_h_l138_c12_d9e7]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/BIN_OP_EQ[eth_8_h_l151_c10_9b2c]

BIN_OP_EQ_uint6_t_uint5_t MaxInputWidth= 6 num_instances= 1 :
BIN_OP_EQ_uint6_t_uint5_t main: rmii_tx_mac_instance MaxInputWidth= 6 num_instances= 1 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/BIN_OP_EQ[rmii_eth_mac_h_l159_c26_33fa]

BIN_OP_EQ_uint6_t_uint6_t MaxInputWidth= 6 num_instances= 1 :
BIN_OP_EQ_uint6_t_uint6_t main: rmii_tx_mac_instance MaxInputWidth= 6 num_instances= 1 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/BIN_OP_EQ[rmii_eth_mac_h_l158_c31_8c24]

BIN_OP_INFERRED_MULT_int8_t_int8_t MaxInputWidth= 8 num_instances= 8 :
BIN_OP_INFERRED_MULT_int8_t_int8_t main: work_pipeline_no_handshake MaxInputWidth= 8 num_instances= 8 :
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_148a]/FOR_work_h_l63_c5_66c5_ITER_0_FOR_work_h_l65_c9_063c_ITER_0_FOR_work_h_l68_c13_6aa1_ITER_0_BIN_OP_INFERRED_MULT[work_h_l70_c41_27c9]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_148a]/FOR_work_h_l63_c5_66c5_ITER_0_FOR_work_h_l65_c9_063c_ITER_0_FOR_work_h_l68_c13_6aa1_ITER_1_BIN_OP_INFERRED_MULT[work_h_l70_c41_27c9]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_148a]/FOR_work_h_l63_c5_66c5_ITER_0_FOR_work_h_l65_c9_063c_ITER_1_FOR_work_h_l68_c13_6aa1_ITER_0_BIN_OP_INFERRED_MULT[work_h_l70_c41_27c9]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_148a]/FOR_work_h_l63_c5_66c5_ITER_0_FOR_work_h_l65_c9_063c_ITER_1_FOR_work_h_l68_c13_6aa1_ITER_1_BIN_OP_INFERRED_MULT[work_h_l70_c41_27c9]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_148a]/FOR_work_h_l63_c5_66c5_ITER_1_FOR_work_h_l65_c9_063c_ITER_0_FOR_work_h_l68_c13_6aa1_ITER_0_BIN_OP_INFERRED_MULT[work_h_l70_c41_27c9]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_148a]/FOR_work_h_l63_c5_66c5_ITER_1_FOR_work_h_l65_c9_063c_ITER_0_FOR_work_h_l68_c13_6aa1_ITER_1_BIN_OP_INFERRED_MULT[work_h_l70_c41_27c9]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_148a]/FOR_work_h_l63_c5_66c5_ITER_1_FOR_work_h_l65_c9_063c_ITER_1_FOR_work_h_l68_c13_6aa1_ITER_0_BIN_OP_INFERRED_MULT[work_h_l70_c41_27c9]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_148a]/FOR_work_h_l63_c5_66c5_ITER_1_FOR_work_h_l65_c9_063c_ITER_1_FOR_work_h_l68_c13_6aa1_ITER_1_BIN_OP_INFERRED_MULT[work_h_l70_c41_27c9]

BIN_OP_LTE_uint16_t_uint16_t MaxInputWidth= 16 num_instances= 1 :
BIN_OP_LTE_uint16_t_uint16_t main: rx_main MaxInputWidth= 16 num_instances= 1 :
rx_main/work_deserialize[ethernet_top_c_l128_c30_10de]/axis8_max_len_limiter[ethernet_top_c_l77_c36_35c2]/BIN_OP_LTE[axis_h_l282_c416_f620]

BIN_OP_LT_uint16_t_uint3_t MaxInputWidth= 16 num_instances= 1 :
BIN_OP_LT_uint16_t_uint3_t main: work_pipeline_handshake MaxInputWidth= 16 num_instances= 1 :
work_pipeline_handshake/BIN_OP_LT[ethernet_top_c_l72_c87_e9b6]

BIN_OP_LT_uint6_t_uint6_t MaxInputWidth= 6 num_instances= 1 :
BIN_OP_LT_uint6_t_uint6_t main: tx_main MaxInputWidth= 6 num_instances= 1 :
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/BIN_OP_LT[eth_8_h_l124_c32_640c]

BIN_OP_MINUS_uint16_t_uint1_t MaxInputWidth= 16 num_instances= 2 :
BIN_OP_MINUS_uint16_t_uint1_t main: rx_main MaxInputWidth= 16 num_instances= 1 :
rx_main/work_deserialize[ethernet_top_c_l128_c30_10de]/axis8_max_len_limiter[ethernet_top_c_l77_c36_35c2]/BIN_OP_MINUS[axis_h_l282_c336_48ec]
BIN_OP_MINUS_uint16_t_uint1_t main: work_pipeline_handshake MaxInputWidth= 16 num_instances= 1 :
work_pipeline_handshake/BIN_OP_MINUS[ethernet_top_c_l72_c719_4274]

BIN_OP_OR_uint1_t_uint1_t MaxInputWidth= 1 num_instances= 3 :
BIN_OP_OR_uint1_t_uint1_t main: rmii_eth_mac_rx_fifo_wr_skid_in MaxInputWidth= 1 num_instances= 1 :
rmii_eth_mac_rx_fifo_wr_skid_in/skid_buf_rmii_eth_mac_rx_fifo[rmii_eth_mac_c_l9_c81_3ca6]/BIN_OP_OR[rmii_eth_mac_c_l9_c949_2b1b]
BIN_OP_OR_uint1_t_uint1_t main: rmii_eth_mac_tx_fifo_rd_skid_out MaxInputWidth= 1 num_instances= 1 :
rmii_eth_mac_tx_fifo_rd_skid_out/skid_buf_rmii_eth_mac_tx_fifo[rmii_eth_mac_c_l14_c82_88ac]/BIN_OP_OR[rmii_eth_mac_c_l14_c949_f83f]
BIN_OP_OR_uint1_t_uint1_t main: tx_main MaxInputWidth= 1 num_instances= 1 :
tx_main/work_serialize[ethernet_top_c_l159_c26_b279]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_45b0]/BIN_OP_OR[ethernet_top_c_l78_c732_94f4]

BIN_OP_PLUS_int8_t_int16_t MaxInputWidth= 16 num_instances= 8 :
BIN_OP_PLUS_int8_t_int16_t main: work_pipeline_no_handshake MaxInputWidth= 16 num_instances= 8 :
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_148a]/FOR_work_h_l63_c5_66c5_ITER_0_FOR_work_h_l65_c9_063c_ITER_0_FOR_work_h_l68_c13_6aa1_ITER_0_BIN_OP_PLUS[work_h_l70_c17_4439]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_148a]/FOR_work_h_l63_c5_66c5_ITER_0_FOR_work_h_l65_c9_063c_ITER_0_FOR_work_h_l68_c13_6aa1_ITER_1_BIN_OP_PLUS[work_h_l70_c17_345f]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_148a]/FOR_work_h_l63_c5_66c5_ITER_0_FOR_work_h_l65_c9_063c_ITER_1_FOR_work_h_l68_c13_6aa1_ITER_0_BIN_OP_PLUS[work_h_l70_c17_b777]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_148a]/FOR_work_h_l63_c5_66c5_ITER_0_FOR_work_h_l65_c9_063c_ITER_1_FOR_work_h_l68_c13_6aa1_ITER_1_BIN_OP_PLUS[work_h_l70_c17_63a6]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_148a]/FOR_work_h_l63_c5_66c5_ITER_1_FOR_work_h_l65_c9_063c_ITER_0_FOR_work_h_l68_c13_6aa1_ITER_0_BIN_OP_PLUS[work_h_l70_c17_0ea4]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_148a]/FOR_work_h_l63_c5_66c5_ITER_1_FOR_work_h_l65_c9_063c_ITER_0_FOR_work_h_l68_c13_6aa1_ITER_1_BIN_OP_PLUS[work_h_l70_c17_439b]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_148a]/FOR_work_h_l63_c5_66c5_ITER_1_FOR_work_h_l65_c9_063c_ITER_1_FOR_work_h_l68_c13_6aa1_ITER_0_BIN_OP_PLUS[work_h_l70_c17_f436]
work_pipeline_no_handshake/work[ethernet_top_c_l72_c241_148a]/FOR_work_h_l63_c5_66c5_ITER_1_FOR_work_h_l65_c9_063c_ITER_1_FOR_work_h_l68_c13_6aa1_ITER_1_BIN_OP_PLUS[work_h_l70_c17_4806]

BIN_OP_PLUS_uint16_t_uint1_t MaxInputWidth= 16 num_instances= 4 :
BIN_OP_PLUS_uint16_t_uint1_t main: rx_main MaxInputWidth= 16 num_instances= 2 :
rx_main/work_deserialize[ethernet_top_c_l128_c30_10de]/axis8_max_len_limiter[ethernet_top_c_l77_c36_35c2]/BIN_OP_PLUS[axis_h_l282_c686_1973]
rx_main/work_deserialize[ethernet_top_c_l128_c30_10de]/work_deserialize_type_byte_deserializer[ethernet_top_c_l77_c377_900a]/work_deserialize_type_byte_deserializer_deserializer_in_to_out[ethernet_top_c_l77_c1802_576e]/BIN_OP_PLUS[ethernet_top_c_l77_c1258_6f65]
BIN_OP_PLUS_uint16_t_uint1_t main: tx_main MaxInputWidth= 16 num_instances= 1 :
tx_main/work_serialize[ethernet_top_c_l159_c26_b279]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_45b0]/BIN_OP_PLUS[ethernet_top_c_l78_c974_4a0a]
BIN_OP_PLUS_uint16_t_uint1_t main: work_pipeline_handshake MaxInputWidth= 16 num_instances= 1 :
work_pipeline_handshake/BIN_OP_PLUS[ethernet_top_c_l72_c645_3731]

BIN_OP_PLUS_uint25_t_uint1_t MaxInputWidth= 25 num_instances= 1 :
BIN_OP_PLUS_uint25_t_uint1_t main: blinky_main MaxInputWidth= 25 num_instances= 1 :
blinky_main/BIN_OP_PLUS[ethernet_top_c_l212_c3_f7f0]

BIN_OP_PLUS_uint2_t_uint1_t MaxInputWidth= 2 num_instances= 1 :
BIN_OP_PLUS_uint2_t_uint1_t main: rmii_rx_mac_instance MaxInputWidth= 2 num_instances= 1 :
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/BIN_OP_PLUS[rmii_eth_mac_h_l103_c9_29fd]

BIN_OP_PLUS_uint3_t_uint1_t MaxInputWidth= 3 num_instances= 4 :
BIN_OP_PLUS_uint3_t_uint1_t main: rx_main MaxInputWidth= 3 num_instances= 4 :
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/BIN_OP_PLUS[eth_8_h_l58_c9_e33e]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/BIN_OP_PLUS[eth_8_h_l68_c9_36ea]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/BIN_OP_PLUS[eth_8_h_l78_c9_7dc8]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/BIN_OP_PLUS[eth_8_h_l92_c9_e96c]

BIN_OP_PLUS_uint3_t_uint2_t MaxInputWidth= 3 num_instances= 2 :
BIN_OP_PLUS_uint3_t_uint2_t main: rmii_rx_mac_instance MaxInputWidth= 3 num_instances= 2 :
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/BIN_OP_PLUS[rmii_eth_mac_h_l108_c7_5e4c]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/BIN_OP_PLUS[rmii_eth_mac_h_l89_c9_c61a]

BIN_OP_PLUS_uint6_t_uint1_t MaxInputWidth= 6 num_instances= 5 :
BIN_OP_PLUS_uint6_t_uint1_t main: tx_main MaxInputWidth= 6 num_instances= 5 :
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/BIN_OP_PLUS[eth_8_h_l142_c11_aae5]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/BIN_OP_PLUS[eth_8_h_l155_c9_b025]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/BIN_OP_PLUS[eth_8_h_l167_c9_e46d]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/BIN_OP_PLUS[eth_8_h_l190_c9_5f8a]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/BIN_OP_PLUS[eth_8_h_l200_c7_5770]

BIN_OP_PLUS_uint6_t_uint2_t MaxInputWidth= 6 num_instances= 1 :
BIN_OP_PLUS_uint6_t_uint2_t main: rmii_tx_mac_instance MaxInputWidth= 6 num_instances= 1 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/BIN_OP_PLUS_uint6_t_uint2_t_rmii_eth_mac_h_l217_l232_l181_DUPLICATE_3da2

BIN_OP_XOR_uint32_t_uint32_t MaxInputWidth= 32 num_instances= 2 :
BIN_OP_XOR_uint32_t_uint32_t main: rmii_tx_mac_instance MaxInputWidth= 32 num_instances= 2 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/BIN_OP_XOR[rmii_eth_mac_h_l251_c12_fa44]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/BIN_OP_XOR[rmii_eth_mac_h_l252_c12_9470]

BIN_OP_XOR_uint32_t_uint8_t MaxInputWidth= 32 num_instances= 2 :
BIN_OP_XOR_uint32_t_uint8_t main: rmii_tx_mac_instance MaxInputWidth= 32 num_instances= 2 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/BIN_OP_XOR[rmii_eth_mac_h_l251_c35_bc1d]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/BIN_OP_XOR[rmii_eth_mac_h_l252_c35_8e1d]

CONST_SL_8_uint16_t MaxInputWidth= 16 num_instances= 1 :
CONST_SL_8_uint16_t main: tx_main MaxInputWidth= 16 num_instances= 1 :
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/CONST_SL_8[eth_8_h_l162_c26_e9e7]

CONST_SL_8_uint48_t MaxInputWidth= 48 num_instances= 2 :
CONST_SL_8_uint48_t main: tx_main MaxInputWidth= 48 num_instances= 2 :
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/CONST_SL_8[eth_8_h_l137_c26_de6d]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/CONST_SL_8[eth_8_h_l150_c24_73f9]

CONST_SR_0_uint8_t MaxInputWidth= 8 num_instances= 1 :
CONST_SR_0_uint8_t main: rmii_tx_mac_instance MaxInputWidth= 8 num_instances= 1 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/CONST_SR_0[rmii_eth_mac_h_l251_c42_9293]

CONST_SR_24_uint25_t MaxInputWidth= 25 num_instances= 1 :
CONST_SR_24_uint25_t main: blinky_main MaxInputWidth= 25 num_instances= 1 :
blinky_main/CONST_SR_24[ethernet_top_c_l209_c11_e1cf]

CONST_SR_2_uint32_t MaxInputWidth= 32 num_instances= 2 :
CONST_SR_2_uint32_t main: rmii_rx_mac_instance MaxInputWidth= 32 num_instances= 1 :
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/CONST_SR_2[rmii_eth_mac_h_l96_c44_c4e5]
CONST_SR_2_uint32_t main: rmii_tx_mac_instance MaxInputWidth= 32 num_instances= 1 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/CONST_SR_2[rmii_eth_mac_h_l233_c23_fafe]

CONST_SR_2_uint8_t MaxInputWidth= 8 num_instances= 1 :
CONST_SR_2_uint8_t main: rmii_tx_mac_instance MaxInputWidth= 8 num_instances= 1 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/CONST_SR_2[rmii_eth_mac_h_l218_c18_1de3]

CONST_SR_4_uint32_t MaxInputWidth= 32 num_instances= 2 :
CONST_SR_4_uint32_t main: rmii_tx_mac_instance MaxInputWidth= 32 num_instances= 2 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/CONST_SR_4[rmii_eth_mac_h_l251_c12_fe65]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/CONST_SR_4[rmii_eth_mac_h_l252_c12_d3ef]

CONST_SR_4_uint8_t MaxInputWidth= 8 num_instances= 1 :
CONST_SR_4_uint8_t main: rmii_tx_mac_instance MaxInputWidth= 8 num_instances= 1 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/CONST_SR_4[rmii_eth_mac_h_l252_c42_e697]

MUX_uint1_t_uint16_t_uint16_t MaxInputWidth= 16 num_instances= 15 :
MUX_uint1_t_uint16_t_uint16_t main: rx_main MaxInputWidth= 16 num_instances= 8 :
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/header_ethertype_MUX[eth_8_h_l61_c9_590e]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/header_ethertype_MUX[eth_8_h_l71_c9_bf81]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/header_ethertype_MUX[eth_8_h_l72_c5_7cf3]
rx_main/work_deserialize[ethernet_top_c_l128_c30_10de]/axis8_max_len_limiter[ethernet_top_c_l77_c36_35c2]/counter_MUX[axis_h_l282_c628_819c]
rx_main/work_deserialize[ethernet_top_c_l128_c30_10de]/axis8_max_len_limiter[ethernet_top_c_l77_c36_35c2]/counter_MUX[axis_h_l282_c675_cf87]
rx_main/work_deserialize[ethernet_top_c_l128_c30_10de]/axis8_max_len_limiter[ethernet_top_c_l77_c36_35c2]/counter_MUX[axis_h_l282_c730_ebf0]
rx_main/work_deserialize[ethernet_top_c_l128_c30_10de]/work_deserialize_type_byte_deserializer[ethernet_top_c_l77_c377_900a]/work_deserialize_type_byte_deserializer_deserializer_in_to_out[ethernet_top_c_l77_c1802_576e]/out_counter_MUX[ethernet_top_c_l77_c722_6cf8]
rx_main/work_deserialize[ethernet_top_c_l128_c30_10de]/work_deserialize_type_byte_deserializer[ethernet_top_c_l77_c377_900a]/work_deserialize_type_byte_deserializer_deserializer_in_to_out[ethernet_top_c_l77_c1802_576e]/out_counter_MUX[ethernet_top_c_l77_c803_f50c]
MUX_uint1_t_uint16_t_uint16_t main: tx_main MaxInputWidth= 16 num_instances= 5 :
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/header_ethertype_MUX[eth_8_h_l146_c9_6103]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/header_ethertype_MUX[eth_8_h_l158_c9_d80e]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/header_ethertype_MUX[eth_8_h_l161_c5_c771]
tx_main/work_serialize[ethernet_top_c_l159_c26_b279]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_45b0]/out_counter_MUX[ethernet_top_c_l78_c1059_65d1]
tx_main/work_serialize[ethernet_top_c_l159_c26_b279]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_45b0]/out_counter_MUX[ethernet_top_c_l78_c765_b76d]
MUX_uint1_t_uint16_t_uint16_t main: work_pipeline_handshake MaxInputWidth= 16 num_instances= 2 :
work_pipeline_handshake/fifo_count_MUX[ethernet_top_c_l72_c592_4bcd]
work_pipeline_handshake/fifo_count_MUX[ethernet_top_c_l72_c664_fd8b]

MUX_uint1_t_uint1_t_uint1_t MaxInputWidth= 1 num_instances= 58 :
MUX_uint1_t_uint1_t_uint1_t main: rmii_eth_mac_rx_fifo_wr_skid_in MaxInputWidth= 1 num_instances= 5 :
rmii_eth_mac_rx_fifo_wr_skid_in/skid_buf_rmii_eth_mac_rx_fifo[rmii_eth_mac_c_l9_c81_3ca6]/buff_valid_MUX[rmii_eth_mac_c_l9_c945_6e41]
rmii_eth_mac_rx_fifo_wr_skid_in/skid_buf_rmii_eth_mac_rx_fifo[rmii_eth_mac_c_l9_c81_3ca6]/buff_valid_MUX[rmii_eth_mac_c_l9_c993_121e]
rmii_eth_mac_rx_fifo_wr_skid_in/skid_buf_rmii_eth_mac_rx_fifo[rmii_eth_mac_c_l9_c81_3ca6]/output_is_skid_buff_MUX[rmii_eth_mac_c_l9_c945_6e41]
rmii_eth_mac_rx_fifo_wr_skid_in/skid_buf_rmii_eth_mac_rx_fifo[rmii_eth_mac_c_l9_c81_3ca6]/skid_buff_valid_MUX[rmii_eth_mac_c_l9_c945_6e41]
rmii_eth_mac_rx_fifo_wr_skid_in/skid_buf_rmii_eth_mac_rx_fifo[rmii_eth_mac_c_l9_c81_3ca6]/skid_buff_valid_MUX[rmii_eth_mac_c_l9_c993_121e]
MUX_uint1_t_uint1_t_uint1_t main: rmii_eth_mac_tx_fifo_rd_skid_out MaxInputWidth= 1 num_instances= 5 :
rmii_eth_mac_tx_fifo_rd_skid_out/skid_buf_rmii_eth_mac_tx_fifo[rmii_eth_mac_c_l14_c82_88ac]/buff_valid_MUX[rmii_eth_mac_c_l14_c945_481b]
rmii_eth_mac_tx_fifo_rd_skid_out/skid_buf_rmii_eth_mac_tx_fifo[rmii_eth_mac_c_l14_c82_88ac]/buff_valid_MUX[rmii_eth_mac_c_l14_c993_3169]
rmii_eth_mac_tx_fifo_rd_skid_out/skid_buf_rmii_eth_mac_tx_fifo[rmii_eth_mac_c_l14_c82_88ac]/output_is_skid_buff_MUX[rmii_eth_mac_c_l14_c945_481b]
rmii_eth_mac_tx_fifo_rd_skid_out/skid_buf_rmii_eth_mac_tx_fifo[rmii_eth_mac_c_l14_c82_88ac]/skid_buff_valid_MUX[rmii_eth_mac_c_l14_c945_481b]
rmii_eth_mac_tx_fifo_rd_skid_out/skid_buf_rmii_eth_mac_tx_fifo[rmii_eth_mac_c_l14_c82_88ac]/skid_buff_valid_MUX[rmii_eth_mac_c_l14_c993_3169]
MUX_uint1_t_uint1_t_uint1_t main: rmii_rx_mac_instance MaxInputWidth= 1 num_instances= 15 :
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/err_MUX[rmii_eth_mac_h_l48_c3_bef6]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/err_MUX[rmii_eth_mac_h_l54_c5_0acc]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/err_MUX[rmii_eth_mac_h_l59_c8_8d8d]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/err_MUX[rmii_eth_mac_h_l60_c5_084e]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/err_MUX[rmii_eth_mac_h_l63_c10_f9cc]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/last_MUX[rmii_eth_mac_h_l48_c3_bef6]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/last_MUX[rmii_eth_mac_h_l59_c8_8d8d]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/last_MUX[rmii_eth_mac_h_l71_c8_0252]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/last_MUX[rmii_eth_mac_h_l72_c5_e1c4]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/last_MUX[rmii_eth_mac_h_l75_c7_ec8b]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/last_MUX[rmii_eth_mac_h_l82_c9_e0b8]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/valid_MUX[rmii_eth_mac_h_l48_c3_bef6]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/valid_MUX[rmii_eth_mac_h_l59_c8_8d8d]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/valid_MUX[rmii_eth_mac_h_l71_c8_0252]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/valid_MUX[rmii_eth_mac_h_l72_c5_e1c4]
MUX_uint1_t_uint1_t_uint1_t main: rmii_tx_mac_instance MaxInputWidth= 1 num_instances= 10 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/last_byte_reg_MUX[rmii_eth_mac_h_l167_c3_e0cd]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/last_byte_reg_MUX[rmii_eth_mac_h_l173_c8_948e]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/last_byte_reg_MUX[rmii_eth_mac_h_l184_c8_da19]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/last_byte_reg_MUX[rmii_eth_mac_h_l194_c8_575b]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/last_byte_reg_MUX[rmii_eth_mac_h_l202_c5_5b54]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/last_byte_reg_MUX[rmii_eth_mac_h_l203_c7_efba]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/o_tx_mac_input_ready_MUX[rmii_eth_mac_h_l202_c5_5b54]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/o_tx_mac_input_ready_MUX[rmii_eth_mac_h_l203_c7_efba]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/o_tx_mac_output_valid_MUX[rmii_eth_mac_h_l221_c8_2420]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/reset_crc_MUX[rmii_eth_mac_h_l167_c3_e0cd]
MUX_uint1_t_uint1_t_uint1_t main: rx_main MaxInputWidth= 1 num_instances= 16 :
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/o_frame_data_start_of_payload_MUX[eth_8_h_l51_c3_8b25]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/o_frame_data_start_of_payload_MUX[eth_8_h_l61_c9_590e]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/o_frame_data_start_of_payload_MUX[eth_8_h_l71_c9_bf81]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/o_frame_data_start_of_payload_MUX[eth_8_h_l83_c8_1dd8]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/o_frame_valid_MUX[eth_8_h_l51_c3_8b25]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/o_frame_valid_MUX[eth_8_h_l61_c9_590e]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/o_frame_valid_MUX[eth_8_h_l71_c9_bf81]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/o_frame_valid_MUX[eth_8_h_l83_c8_1dd8]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/o_overflow_MUX[eth_8_h_l51_c3_8b25]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/o_overflow_MUX[eth_8_h_l61_c9_590e]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/o_overflow_MUX[eth_8_h_l71_c9_bf81]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/o_overflow_MUX[eth_8_h_l83_c8_1dd8]
rx_main/work_deserialize[ethernet_top_c_l128_c30_10de]/axis8_max_len_limiter[ethernet_top_c_l77_c36_35c2]/o_out_stream_data_tlast_MUX[axis_h_l282_c587_2162]
rx_main/work_deserialize[ethernet_top_c_l128_c30_10de]/work_deserialize_type_byte_deserializer[ethernet_top_c_l77_c377_900a]/work_deserialize_type_byte_deserializer_deserializer_in_to_out[ethernet_top_c_l77_c1802_576e]/out_buffer_valid_MUX[ethernet_top_c_l77_c1280_2bdf]
rx_main/work_deserialize[ethernet_top_c_l128_c30_10de]/work_deserialize_type_byte_deserializer[ethernet_top_c_l77_c377_900a]/work_deserialize_type_byte_deserializer_deserializer_in_to_out[ethernet_top_c_l77_c1802_576e]/out_buffer_valid_MUX[ethernet_top_c_l77_c722_6cf8]
rx_main/work_deserialize[ethernet_top_c_l128_c30_10de]/work_deserialize_type_byte_deserializer[ethernet_top_c_l77_c377_900a]/work_deserialize_type_byte_deserializer_deserializer_in_to_out[ethernet_top_c_l77_c1802_576e]/out_buffer_valid_MUX[ethernet_top_c_l77_c803_f50c]
MUX_uint1_t_uint1_t_uint1_t main: tx_main MaxInputWidth= 1 num_instances= 7 :
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/MUX[eth_8_h_l176_c29_4f89]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/o_mac_axis_data_tlast_MUX[eth_8_h_l195_c8_3c8b]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/o_mac_axis_valid_MUX[eth_8_h_l130_c5_1846]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/o_mac_axis_valid_MUX[eth_8_h_l195_c8_3c8b]
tx_main/work_serialize[ethernet_top_c_l159_c26_b279]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_45b0]/in_buffer_valid_MUX[ethernet_top_c_l78_c1059_65d1]
tx_main/work_serialize[ethernet_top_c_l159_c26_b279]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_45b0]/in_buffer_valid_MUX[ethernet_top_c_l78_c765_b76d]
tx_main/work_serialize[ethernet_top_c_l159_c26_b279]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_45b0]/in_buffer_valid_MUX[ethernet_top_c_l78_c992_9a74]

MUX_uint1_t_uint2_t_uint2_t MaxInputWidth= 2 num_instances= 7 :
MUX_uint1_t_uint2_t_uint2_t main: rmii_rx_mac_instance MaxInputWidth= 2 num_instances= 6 :
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/byte_counter_MUX[rmii_eth_mac_h_l48_c3_bef6]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/byte_counter_MUX[rmii_eth_mac_h_l59_c8_8d8d]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/byte_counter_MUX[rmii_eth_mac_h_l71_c8_0252]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/byte_counter_MUX[rmii_eth_mac_h_l93_c8_956c]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/byte_counter_MUX[rmii_eth_mac_h_l98_c5_6205]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/byte_counter_MUX[rmii_eth_mac_h_l99_c7_d6a9]
MUX_uint1_t_uint2_t_uint2_t main: rmii_tx_mac_instance MaxInputWidth= 2 num_instances= 1 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/o_tx_mac_output_data_MUX[rmii_eth_mac_h_l221_c8_2420]

MUX_uint1_t_uint32_t_uint32_t MaxInputWidth= 32 num_instances= 12 :
MUX_uint1_t_uint32_t_uint32_t main: rmii_rx_mac_instance MaxInputWidth= 32 num_instances= 4 :
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/fcs_reg_MUX[rmii_eth_mac_h_l48_c3_bef6]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/fcs_reg_MUX[rmii_eth_mac_h_l59_c8_8d8d]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/fcs_reg_MUX[rmii_eth_mac_h_l71_c8_0252]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/fcs_reg_MUX[rmii_eth_mac_h_l93_c8_956c]
MUX_uint1_t_uint32_t_uint32_t main: rmii_tx_mac_instance MaxInputWidth= 32 num_instances= 8 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/crc_MUX[rmii_eth_mac_h_l250_c3_7dab]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/crc_MUX[rmii_eth_mac_h_l254_c3_a0a9]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/crc_shift_reg_MUX[rmii_eth_mac_h_l167_c3_e0cd]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/crc_shift_reg_MUX[rmii_eth_mac_h_l173_c8_948e]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/crc_shift_reg_MUX[rmii_eth_mac_h_l184_c8_da19]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/crc_shift_reg_MUX[rmii_eth_mac_h_l194_c8_575b]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/crc_shift_reg_MUX[rmii_eth_mac_h_l221_c8_2420]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/crc_shift_reg_MUX[rmii_eth_mac_h_l226_c5_e484]

MUX_uint1_t_uint3_t_uint3_t MaxInputWidth= 3 num_instances= 21 :
MUX_uint1_t_uint3_t_uint3_t main: rmii_rx_mac_instance MaxInputWidth= 3 num_instances= 8 :
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/bit_counter_MUX[rmii_eth_mac_h_l48_c3_bef6]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/bit_counter_MUX[rmii_eth_mac_h_l59_c8_8d8d]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/bit_counter_MUX[rmii_eth_mac_h_l71_c8_0252]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/bit_counter_MUX[rmii_eth_mac_h_l72_c5_e1c4]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/bit_counter_MUX[rmii_eth_mac_h_l75_c7_ec8b]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/bit_counter_MUX[rmii_eth_mac_h_l82_c9_e0b8]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/bit_counter_MUX[rmii_eth_mac_h_l93_c8_956c]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/bit_counter_MUX[rmii_eth_mac_h_l98_c5_6205]
MUX_uint1_t_uint3_t_uint3_t main: rx_main MaxInputWidth= 3 num_instances= 13 :
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/counter_MUX[eth_8_h_l51_c3_8b25]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/counter_MUX[eth_8_h_l52_c5_c5f0]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/counter_MUX[eth_8_h_l54_c7_7c67]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/counter_MUX[eth_8_h_l61_c9_590e]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/counter_MUX[eth_8_h_l62_c5_a3da]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/counter_MUX[eth_8_h_l64_c7_fec9]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/counter_MUX[eth_8_h_l71_c9_bf81]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/counter_MUX[eth_8_h_l72_c5_7cf3]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/counter_MUX[eth_8_h_l74_c7_faeb]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/counter_MUX[eth_8_h_l83_c8_1dd8]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/counter_MUX[eth_8_h_l90_c5_9391]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/counter_MUX[eth_8_h_l91_c7_8a69]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/counter_MUX[eth_8_h_l94_c7_9a01]

MUX_uint1_t_uint48_t_uint48_t MaxInputWidth= 48 num_instances= 6 :
MUX_uint1_t_uint48_t_uint48_t main: rx_main MaxInputWidth= 48 num_instances= 3 :
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/header_dst_mac_MUX[eth_8_h_l52_c5_c5f0]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/header_src_mac_MUX[eth_8_h_l61_c9_590e]
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/header_src_mac_MUX[eth_8_h_l62_c5_a3da]
MUX_uint1_t_uint48_t_uint48_t main: tx_main MaxInputWidth= 48 num_instances= 3 :
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/header_dst_mac_MUX[eth_8_h_l136_c7_5084]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/header_src_mac_MUX[eth_8_h_l146_c9_6103]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/header_src_mac_MUX[eth_8_h_l149_c5_bb32]

MUX_uint1_t_uint6_t_uint6_t MaxInputWidth= 6 num_instances= 27 :
MUX_uint1_t_uint6_t_uint6_t main: rmii_tx_mac_instance MaxInputWidth= 6 num_instances= 9 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/bit_counter_MUX[rmii_eth_mac_h_l167_c3_e0cd]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/bit_counter_MUX[rmii_eth_mac_h_l173_c8_948e]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/bit_counter_MUX[rmii_eth_mac_h_l176_c5_752f]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/bit_counter_MUX[rmii_eth_mac_h_l184_c8_da19]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/bit_counter_MUX[rmii_eth_mac_h_l194_c8_575b]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/bit_counter_MUX[rmii_eth_mac_h_l202_c5_5b54]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/bit_counter_MUX[rmii_eth_mac_h_l203_c7_efba]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/bit_counter_MUX[rmii_eth_mac_h_l221_c8_2420]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/bit_counter_MUX[rmii_eth_mac_h_l226_c5_e484]
MUX_uint1_t_uint6_t_uint6_t main: tx_main MaxInputWidth= 6 num_instances= 18 :
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/counter_MUX[eth_8_h_l128_c3_f71d]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/counter_MUX[eth_8_h_l130_c5_1846]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/counter_MUX[eth_8_h_l136_c7_5084]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/counter_MUX[eth_8_h_l138_c9_3fa7]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/counter_MUX[eth_8_h_l146_c9_6103]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/counter_MUX[eth_8_h_l149_c5_bb32]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/counter_MUX[eth_8_h_l151_c7_ca0d]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/counter_MUX[eth_8_h_l158_c9_d80e]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/counter_MUX[eth_8_h_l161_c5_c771]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/counter_MUX[eth_8_h_l163_c7_57d0]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/counter_MUX[eth_8_h_l172_c8_38d6]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/counter_MUX[eth_8_h_l179_c5_a045]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/counter_MUX[eth_8_h_l180_c7_4857]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/counter_MUX[eth_8_h_l182_c9_d4cc]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/counter_MUX[eth_8_h_l189_c7_29e5]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/counter_MUX[eth_8_h_l195_c8_3c8b]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/counter_MUX[eth_8_h_l199_c5_b162]
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/counter_MUX[eth_8_h_l201_c7_158f]

MUX_uint1_t_uint8_t_uint8_t MaxInputWidth= 8 num_instances= 14 :
MUX_uint1_t_uint8_t_uint8_t main: rmii_rx_mac_instance MaxInputWidth= 8 num_instances= 5 :
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/data_out_reg_MUX[rmii_eth_mac_h_l48_c3_bef6]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/data_out_reg_MUX[rmii_eth_mac_h_l59_c8_8d8d]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/data_out_reg_MUX[rmii_eth_mac_h_l71_c8_0252]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/data_out_reg_MUX[rmii_eth_mac_h_l72_c5_e1c4]
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/data_out_reg_MUX[rmii_eth_mac_h_l93_c8_956c]
MUX_uint1_t_uint8_t_uint8_t main: rmii_tx_mac_instance MaxInputWidth= 8 num_instances= 6 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/data_reg_MUX[rmii_eth_mac_h_l167_c3_e0cd]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/data_reg_MUX[rmii_eth_mac_h_l173_c8_948e]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/data_reg_MUX[rmii_eth_mac_h_l184_c8_da19]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/data_reg_MUX[rmii_eth_mac_h_l194_c8_575b]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/data_reg_MUX[rmii_eth_mac_h_l202_c5_5b54]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/data_reg_MUX[rmii_eth_mac_h_l203_c7_efba]
MUX_uint1_t_uint8_t_uint8_t main: tx_main MaxInputWidth= 8 num_instances= 3 :
tx_main/work_serialize[ethernet_top_c_l159_c26_b279]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_45b0]/in_buffer_0_MUX[ethernet_top_c_l78_c765_b76d]
tx_main/work_serialize[ethernet_top_c_l159_c26_b279]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_45b0]/in_buffer_1_MUX[ethernet_top_c_l78_c765_b76d]
tx_main/work_serialize[ethernet_top_c_l159_c26_b279]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_45b0]/in_buffer_2_MUX[ethernet_top_c_l78_c765_b76d]

UNARY_OP_NOT_uint1_t MaxInputWidth= 1 num_instances= 13 :
UNARY_OP_NOT_uint1_t main: rmii_eth_mac_rx_fifo_wr_skid_in MaxInputWidth= 1 num_instances= 4 :
rmii_eth_mac_rx_fifo_wr_skid_in/skid_buf_rmii_eth_mac_rx_fifo[rmii_eth_mac_c_l9_c81_3ca6]/UNARY_OP_NOT[rmii_eth_mac_c_l9_c1087_a0e9]
rmii_eth_mac_rx_fifo_wr_skid_in/skid_buf_rmii_eth_mac_rx_fifo[rmii_eth_mac_c_l9_c81_3ca6]/UNARY_OP_NOT[rmii_eth_mac_c_l9_c757_5ec8]
rmii_eth_mac_rx_fifo_wr_skid_in/skid_buf_rmii_eth_mac_rx_fifo[rmii_eth_mac_c_l9_c81_3ca6]/UNARY_OP_NOT[rmii_eth_mac_c_l9_c822_c6dc]
rmii_eth_mac_rx_fifo_wr_skid_in/skid_buf_rmii_eth_mac_rx_fifo[rmii_eth_mac_c_l9_c81_3ca6]/UNARY_OP_NOT[rmii_eth_mac_c_l9_c949_556e]
UNARY_OP_NOT_uint1_t main: rmii_eth_mac_tx_fifo_rd_skid_out MaxInputWidth= 1 num_instances= 4 :
rmii_eth_mac_tx_fifo_rd_skid_out/skid_buf_rmii_eth_mac_tx_fifo[rmii_eth_mac_c_l14_c82_88ac]/UNARY_OP_NOT[rmii_eth_mac_c_l14_c1087_d401]
rmii_eth_mac_tx_fifo_rd_skid_out/skid_buf_rmii_eth_mac_tx_fifo[rmii_eth_mac_c_l14_c82_88ac]/UNARY_OP_NOT[rmii_eth_mac_c_l14_c757_2583]
rmii_eth_mac_tx_fifo_rd_skid_out/skid_buf_rmii_eth_mac_tx_fifo[rmii_eth_mac_c_l14_c82_88ac]/UNARY_OP_NOT[rmii_eth_mac_c_l14_c822_4833]
rmii_eth_mac_tx_fifo_rd_skid_out/skid_buf_rmii_eth_mac_tx_fifo[rmii_eth_mac_c_l14_c82_88ac]/UNARY_OP_NOT[rmii_eth_mac_c_l14_c949_21e0]
UNARY_OP_NOT_uint1_t main: rmii_rx_mac_instance MaxInputWidth= 1 num_instances= 1 :
rmii_rx_mac_instance/rmii_rx_mac[rmii_eth_mac_c_l24_c27_0135]/UNARY_OP_NOT[rmii_eth_mac_h_l82_c13_1f5b]
UNARY_OP_NOT_uint1_t main: rx_main MaxInputWidth= 1 num_instances= 2 :
rx_main/eth_8_rx[ethernet_top_c_l115_c23_648d]/UNARY_OP_NOT[eth_8_h_l89_c35_769b]
rx_main/work_deserialize[ethernet_top_c_l128_c30_10de]/work_deserialize_type_byte_deserializer[ethernet_top_c_l77_c377_900a]/work_deserialize_type_byte_deserializer_deserializer_in_to_out[ethernet_top_c_l77_c1802_576e]/UNARY_OP_NOT[ethernet_top_c_l77_c640_9a7a]
UNARY_OP_NOT_uint1_t main: tx_main MaxInputWidth= 1 num_instances= 2 :
tx_main/eth_8_tx[ethernet_top_c_l176_c23_dd12]/UNARY_OP_NOT[eth_8_h_l197_c30_5894]
tx_main/work_serialize[ethernet_top_c_l159_c26_b279]/work_serialize_serializer_in_to_out[ethernet_top_c_l78_c1535_45b0]/UNARY_OP_NOT[ethernet_top_c_l78_c732_1b95]

VAR_REF_RD_uint32_t_uint32_t_16_VAR_7a60 MaxInputWidth= 32 num_instances= 2 :
VAR_REF_RD_uint32_t_uint32_t_16_VAR_7a60 main: rmii_tx_mac_instance MaxInputWidth= 32 num_instances= 2 :
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/VAR_REF_RD_uint32_t_uint32_t_16_VAR_7a60[rmii_eth_mac_h_l251_c24_8404]
rmii_tx_mac_instance/rmii_tx_mac[rmii_eth_mac_c_l58_c27_7e55]/VAR_REF_RD_uint32_t_uint32_t_16_VAR_7a60[rmii_eth_mac_h_l252_c24_5718]

__vhdl__ MaxInputWidth= 0 num_instances= 1 :
__vhdl__ main: work_pipeline_handshake MaxInputWidth= 0 num_instances= 1 :
work_pipeline_handshake/work_pipeline_FIFO[ethernet_top_c_l72_c443_4755]/__vhdl__[ethernet_top_c_l72_c739_006c]

