Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,38
design__inferred_latch__count,0
design__instance__count,4879
design__instance__area,111973
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,6
design__max_cap_violation__count__corner:nom_tt_025C_3v30,6
power__internal__total,0.010081746615469456
power__switching__total,0.00812448188662529
power__leakage__total,4.3163180407645996E-7
power__total,0.018206659704446793
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.6266860541218197
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.6530940417770275
timing__hold__ws__corner:nom_tt_025C_3v30,0.7719339830284643
timing__setup__ws__corner:nom_tt_025C_3v30,18.61610829293324
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.771934
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,18.616108
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,18
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,6
design__max_cap_violation__count__corner:nom_ss_125C_3v00,6
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-0.9677485753340189
clock__skew__worst_setup__corner:nom_ss_125C_3v00,1.0157925899050304
timing__hold__ws__corner:nom_ss_125C_3v00,1.7684676446029448
timing__setup__ws__corner:nom_ss_125C_3v00,-1.688491172449948
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-4.477392805465939
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-1.688491172449948
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,1.768468
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,4
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-1.688491
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,4
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,6
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,6
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.47648553118455583
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.49290750654004645
timing__hold__ws__corner:nom_ff_n40C_3v60,0.3453512018553159
timing__setup__ws__corner:nom_ff_n40C_3v60,27.207460166029417
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.345351
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,27.207460
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,33
design__max_fanout_violation__count,6
design__max_cap_violation__count,6
clock__skew__worst_hold,-0.4727049996341815
clock__skew__worst_setup,0.4876009733991666
timing__hold__ws,0.34452686123621784
timing__setup__ws,-2.2133548953453785
timing__hold__tns,0.0
timing__setup__tns,-7.983598008659518
timing__hold__wns,0
timing__setup__wns,-2.2133548953453785
timing__hold_vio__count,0
timing__hold_r2r__ws,0.344527
timing__hold_r2r_vio__count,0
timing__setup_vio__count,16
timing__setup_r2r__ws,-2.213355
timing__setup_r2r_vio__count,16
design__die__bbox,0.0 0.0 711.2 325.36
design__core__bbox,3.36 5.04 707.84 317.52
design__io,45
design__die__area,231396
design__core__area,220136
design__instance__count__stdcell,4879
design__instance__area__stdcell,111973
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.508654
design__instance__utilization__stdcell,0.508654
design__instance__count__class:tie_cell,8
design__instance__count__class:buffer,8
design__instance__count__class:inverter,218
design__instance__count__class:sequential_cell,204
design__instance__count__class:multi_input_combinational_cell,2929
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,124
design__instance__count__class:tap_cell,1122
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,131909
design__violations,0
design__instance__count__class:timing_repair_buffer,172
design__instance__count__class:clock_buffer,50
design__instance__count__class:clock_inverter,44
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,3608
route__net__special,2
route__drc_errors__iter:1,552
route__wirelength__iter:1,146884
route__drc_errors__iter:2,107
route__wirelength__iter:2,145703
route__drc_errors__iter:3,91
route__wirelength__iter:3,145270
route__drc_errors__iter:4,0
route__wirelength__iter:4,145139
route__drc_errors,0
route__wirelength,145139
route__vias,23028
route__vias__singlecut,23028
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,773.4
design__instance__count__class:fill_cell,4734
timing__unannotated_net__count__corner:nom_tt_025C_3v30,61
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,61
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,61
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,6
design__max_cap_violation__count__corner:min_tt_025C_3v30,5
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.6209291034871107
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.6446641181126341
timing__hold__ws__corner:min_tt_025C_3v30,0.7706140388371568
timing__setup__ws__corner:min_tt_025C_3v30,18.824716540624895
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.770614
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,18.824717
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,61
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,10
design__max_fanout_violation__count__corner:min_ss_125C_3v00,6
design__max_cap_violation__count__corner:min_ss_125C_3v00,6
clock__skew__worst_hold__corner:min_ss_125C_3v00,-0.95748212069035
clock__skew__worst_setup__corner:min_ss_125C_3v00,1.0003802513966884
timing__hold__ws__corner:min_ss_125C_3v00,1.7660093887122956
timing__setup__ws__corner:min_ss_125C_3v00,-1.2598988875453956
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-2.6775098451805053
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-1.2598988875453956
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,1.766009
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,4
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-1.259899
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,4
timing__unannotated_net__count__corner:min_ss_125C_3v00,61
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,6
design__max_cap_violation__count__corner:min_ff_n40C_3v60,5
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.4727049996341815
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.4876009733991666
timing__hold__ws__corner:min_ff_n40C_3v60,0.34452686123621784
timing__setup__ws__corner:min_ff_n40C_3v60,27.33372361374496
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.344527
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,27.333723
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,61
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,0
design__max_fanout_violation__count__corner:max_tt_025C_3v30,6
design__max_cap_violation__count__corner:max_tt_025C_3v30,6
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.6335728787606447
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.6631723136127002
timing__hold__ws__corner:max_tt_025C_3v30,0.7736361770179608
timing__setup__ws__corner:max_tt_025C_3v30,18.36626902547618
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.773636
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,18.366268
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,61
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,33
design__max_fanout_violation__count__corner:max_ss_125C_3v00,6
design__max_cap_violation__count__corner:max_ss_125C_3v00,6
clock__skew__worst_hold__corner:max_ss_125C_3v00,-0.9800707189882226
clock__skew__worst_setup__corner:max_ss_125C_3v00,1.034320214308577
timing__hold__ws__corner:max_ss_125C_3v00,1.7713893075971787
timing__setup__ws__corner:max_ss_125C_3v00,-2.2133548953453785
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-7.983598008659518
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-2.2133548953453785
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,1.771389
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,8
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-2.213355
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,8
timing__unannotated_net__count__corner:max_ss_125C_3v00,61
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,6
design__max_cap_violation__count__corner:max_ff_n40C_3v60,6
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.480516307011758
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.49876382213826964
timing__hold__ws__corner:max_ff_n40C_3v60,0.34637904636058336
timing__setup__ws__corner:max_ff_n40C_3v60,27.055155326311766
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.346379
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,27.055851
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,61
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,61
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29978
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29996
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.00021973
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.000173516
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000349673
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.000173516
design_powergrid__voltage__worst,0.000173516
design_powergrid__voltage__worst__net:VPWR,3.29978
design_powergrid__drop__worst,0.00021973
design_powergrid__drop__worst__net:VPWR,0.00021973
design_powergrid__voltage__worst__net:VGND,0.000173516
design_powergrid__drop__worst__net:VGND,0.000173516
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.0000357000000000000003962108419131027403636835515499114990234375
ir__drop__worst,0.00022000000000000000783227649403528403126983903348445892333984375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
