<stg><name>myproject</name>


<trans_list>

<trans id="203" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="208" op_0_bw="208" op_1_bw="208">
<![CDATA[
entry:14 %input_16_read = read i208 @_ssdm_op_Read.ap_vld.i208P0A, i208 %input_16

]]></Node>
<StgValue><ssdm name="input_16_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:15 %trunc_ln30_1 = partselect i6 @_ssdm_op_PartSelect.i6.i208.i32.i32, i208 %input_16_read, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="trunc_ln30_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="208" op_2_bw="32">
<![CDATA[
entry:16 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i208.i32, i208 %input_16_read, i32 5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="1">
<![CDATA[
entry:17 %zext_ln30 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:18 %add_ln30 = add i6 %trunc_ln30_1, i6 %zext_ln30

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:20 %trunc_ln = partselect i6 @_ssdm_op_PartSelect.i6.i208.i32.i32, i208 %input_16_read, i32 19, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="208" op_2_bw="208">
<![CDATA[
entry:21 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i208.i208, i208 %input_16_read, i208 18

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="1">
<![CDATA[
entry:22 %zext_ln31 = zext i1 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:23 %add_ln31 = add i6 %trunc_ln, i6 %zext_ln31

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:25 %trunc_ln1 = partselect i9 @_ssdm_op_PartSelect.i9.i208.i32.i32, i208 %input_16_read, i32 29, i32 37

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="208" op_2_bw="208">
<![CDATA[
entry:26 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i208.i208, i208 %input_16_read, i208 28

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="1">
<![CDATA[
entry:27 %zext_ln32 = zext i1 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:28 %add_ln32 = add i9 %trunc_ln1, i9 %zext_ln32

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="10" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:30 %trunc_ln2 = partselect i10 @_ssdm_op_PartSelect.i10.i208.i32.i32, i208 %input_16_read, i32 41, i32 50

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="208" op_2_bw="208">
<![CDATA[
entry:31 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i208.i208, i208 %input_16_read, i208 40

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="1">
<![CDATA[
entry:32 %zext_ln33 = zext i1 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:33 %add_ln33 = add i10 %trunc_ln2, i10 %zext_ln33

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:35 %trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i208.i32.i32, i208 %input_16_read, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="208" op_2_bw="208">
<![CDATA[
entry:36 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i208.i208, i208 %input_16_read, i208 55

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="1">
<![CDATA[
entry:37 %zext_ln34 = zext i1 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:38 %add_ln34 = add i8 %trunc_ln3, i8 %zext_ln34

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="7" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:40 %trunc_ln4 = partselect i7 @_ssdm_op_PartSelect.i7.i208.i32.i32, i208 %input_16_read, i32 71, i32 77

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="208" op_2_bw="208">
<![CDATA[
entry:41 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i208.i208, i208 %input_16_read, i208 70

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="1">
<![CDATA[
entry:42 %zext_ln35 = zext i1 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:43 %add_ln35 = add i7 %trunc_ln4, i7 %zext_ln35

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="4" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:45 %trunc_ln5 = partselect i4 @_ssdm_op_PartSelect.i4.i208.i32.i32, i208 %input_16_read, i32 86, i32 89

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="208" op_2_bw="208">
<![CDATA[
entry:46 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i208.i208, i208 %input_16_read, i208 85

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="1">
<![CDATA[
entry:47 %zext_ln36 = zext i1 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:48 %add_ln36 = add i4 %trunc_ln5, i4 %zext_ln36

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="6" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:50 %trunc_ln6 = partselect i6 @_ssdm_op_PartSelect.i6.i208.i32.i32, i208 %input_16_read, i32 97, i32 102

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="208" op_2_bw="208">
<![CDATA[
entry:51 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i208.i208, i208 %input_16_read, i208 96

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="1">
<![CDATA[
entry:52 %zext_ln37 = zext i1 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:53 %add_ln37 = add i6 %trunc_ln6, i6 %zext_ln37

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="2" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:55 %trunc_ln7 = partselect i2 @_ssdm_op_PartSelect.i2.i208.i32.i32, i208 %input_16_read, i32 126, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="208" op_2_bw="208">
<![CDATA[
entry:56 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i208.i208, i208 %input_16_read, i208 125

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="1">
<![CDATA[
entry:57 %zext_ln39 = zext i1 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:58 %add_ln39 = add i2 %trunc_ln7, i2 %zext_ln39

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="6" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:60 %trunc_ln8 = partselect i6 @_ssdm_op_PartSelect.i6.i208.i32.i32, i208 %input_16_read, i32 135, i32 140

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="208" op_2_bw="208">
<![CDATA[
entry:61 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i208.i208, i208 %input_16_read, i208 134

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="1">
<![CDATA[
entry:62 %zext_ln40 = zext i1 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:63 %add_ln40 = add i6 %trunc_ln8, i6 %zext_ln40

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="5" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:65 %trunc_ln9 = partselect i5 @_ssdm_op_PartSelect.i5.i208.i32.i32, i208 %input_16_read, i32 149, i32 153

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="208" op_2_bw="208">
<![CDATA[
entry:66 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i208.i208, i208 %input_16_read, i208 148

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="1">
<![CDATA[
entry:67 %zext_ln41 = zext i1 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:68 %add_ln41 = add i5 %trunc_ln9, i5 %zext_ln41

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="4" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:70 %trunc_ln10 = partselect i4 @_ssdm_op_PartSelect.i4.i208.i32.i32, i208 %input_16_read, i32 163, i32 166

]]></Node>
<StgValue><ssdm name="trunc_ln10"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="208" op_2_bw="208">
<![CDATA[
entry:71 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i208.i208, i208 %input_16_read, i208 162

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="1">
<![CDATA[
entry:72 %zext_ln42 = zext i1 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:73 %add_ln42 = add i4 %trunc_ln10, i4 %zext_ln42

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="12" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:75 %trunc_ln11 = partselect i12 @_ssdm_op_PartSelect.i12.i208.i32.i32, i208 %input_16_read, i32 183, i32 194

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="208" op_2_bw="208">
<![CDATA[
entry:76 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i208.i208, i208 %input_16_read, i208 182

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="1">
<![CDATA[
entry:77 %zext_ln44 = zext i1 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:78 %layer2_out_13 = add i12 %trunc_ln11, i12 %zext_ln44

]]></Node>
<StgValue><ssdm name="layer2_out_13"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:79 %trunc_ln12 = partselect i8 @_ssdm_op_PartSelect.i8.i208.i32.i32, i208 %input_16_read, i32 199, i32 206

]]></Node>
<StgValue><ssdm name="trunc_ln12"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="208" op_2_bw="208">
<![CDATA[
entry:80 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i208.i208, i208 %input_16_read, i208 198

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="1">
<![CDATA[
entry:81 %zext_ln45 = zext i1 %tmp_23

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:82 %add_ln45 = add i8 %trunc_ln12, i8 %zext_ln45

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
entry:19 %layer2_out = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %add_ln30, i5 0

]]></Node>
<StgValue><ssdm name="layer2_out"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
entry:24 %layer2_out_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %add_ln31, i5 0

]]></Node>
<StgValue><ssdm name="layer2_out_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
entry:29 %layer2_out_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln32, i2 0

]]></Node>
<StgValue><ssdm name="layer2_out_2"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
entry:34 %layer2_out_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln33, i1 0

]]></Node>
<StgValue><ssdm name="layer2_out_3"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
entry:39 %layer2_out_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %add_ln34, i3 0

]]></Node>
<StgValue><ssdm name="layer2_out_4"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
entry:44 %layer2_out_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %add_ln35, i5 0

]]></Node>
<StgValue><ssdm name="layer2_out_5"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
entry:49 %layer2_out_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %add_ln36, i7 0

]]></Node>
<StgValue><ssdm name="layer2_out_6"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
entry:54 %layer2_out_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %add_ln37, i5 0

]]></Node>
<StgValue><ssdm name="layer2_out_7"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="8">
<![CDATA[
entry:59 %layer2_out_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %add_ln39, i8 0

]]></Node>
<StgValue><ssdm name="layer2_out_8"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
entry:64 %layer2_out_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %add_ln40, i4 0

]]></Node>
<StgValue><ssdm name="layer2_out_9"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry:69 %layer2_out_12 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln41, i5 0

]]></Node>
<StgValue><ssdm name="layer2_out_12"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
entry:74 %layer2_out_10 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %add_ln42, i6 0

]]></Node>
<StgValue><ssdm name="layer2_out_10"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
entry:83 %layer2_out_11 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %add_ln45, i3 0

]]></Node>
<StgValue><ssdm name="layer2_out_11"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="99" op_0_bw="99" op_1_bw="11" op_2_bw="11" op_3_bw="11" op_4_bw="11" op_5_bw="11" op_6_bw="12" op_7_bw="11" op_8_bw="11" op_9_bw="10" op_10_bw="10" op_11_bw="10" op_12_bw="10" op_13_bw="12" op_14_bw="11">
<![CDATA[
entry:84 %call_ret1 = call i99 @dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<11, 8, 5, 3, 0>, config3>, i11 %layer2_out, i11 %layer2_out_1, i11 %layer2_out_2, i11 %layer2_out_3, i11 %layer2_out_4, i12 %layer2_out_5, i11 %layer2_out_6, i11 %layer2_out_7, i10 %layer2_out_8, i10 %layer2_out_9, i10 %layer2_out_12, i10 %layer2_out_10, i12 %layer2_out_13, i11 %layer2_out_11

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="99">
<![CDATA[
entry:85 %layer3_out = extractvalue i99 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="99">
<![CDATA[
entry:86 %layer3_out_1 = extractvalue i99 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="99">
<![CDATA[
entry:87 %layer3_out_2 = extractvalue i99 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_2"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="99">
<![CDATA[
entry:88 %layer3_out_3 = extractvalue i99 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_3"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="99">
<![CDATA[
entry:89 %layer3_out_4 = extractvalue i99 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_4"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="99">
<![CDATA[
entry:90 %layer3_out_5 = extractvalue i99 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_5"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="99">
<![CDATA[
entry:91 %layer3_out_6 = extractvalue i99 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_6"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="99">
<![CDATA[
entry:92 %layer3_out_7 = extractvalue i99 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_7"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="11" op_0_bw="99">
<![CDATA[
entry:93 %layer3_out_8 = extractvalue i99 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_8"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="88" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="90" op_0_bw="90" op_1_bw="11" op_2_bw="11" op_3_bw="11" op_4_bw="11" op_5_bw="11" op_6_bw="11" op_7_bw="11" op_8_bw="11" op_9_bw="11">
<![CDATA[
entry:94 %call_ret2 = call i90 @relu<ap_fixed<11, 8, 5, 3, 0>, ap_ufixed<10, 7, 5, 3, 0>, ReLU_config6>, i11 %layer3_out, i11 %layer3_out_1, i11 %layer3_out_2, i11 %layer3_out_3, i11 %layer3_out_4, i11 %layer3_out_5, i11 %layer3_out_6, i11 %layer3_out_7, i11 %layer3_out_8

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="90">
<![CDATA[
entry:95 %layer6_out = extractvalue i90 %call_ret2

]]></Node>
<StgValue><ssdm name="layer6_out"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="90">
<![CDATA[
entry:96 %layer6_out_1 = extractvalue i90 %call_ret2

]]></Node>
<StgValue><ssdm name="layer6_out_1"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="90">
<![CDATA[
entry:97 %layer6_out_2 = extractvalue i90 %call_ret2

]]></Node>
<StgValue><ssdm name="layer6_out_2"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="90">
<![CDATA[
entry:98 %layer6_out_3 = extractvalue i90 %call_ret2

]]></Node>
<StgValue><ssdm name="layer6_out_3"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="90">
<![CDATA[
entry:99 %layer6_out_4 = extractvalue i90 %call_ret2

]]></Node>
<StgValue><ssdm name="layer6_out_4"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="90">
<![CDATA[
entry:100 %layer6_out_9 = extractvalue i90 %call_ret2

]]></Node>
<StgValue><ssdm name="layer6_out_9"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="90">
<![CDATA[
entry:101 %layer6_out_6 = extractvalue i90 %call_ret2

]]></Node>
<StgValue><ssdm name="layer6_out_6"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="90">
<![CDATA[
entry:102 %layer6_out_7 = extractvalue i90 %call_ret2

]]></Node>
<StgValue><ssdm name="layer6_out_7"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="90">
<![CDATA[
entry:103 %layer6_out_8 = extractvalue i90 %call_ret2

]]></Node>
<StgValue><ssdm name="layer6_out_8"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:104 %tmp_s = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %layer6_out, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:106 %tmp_13 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %layer6_out_1, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:108 %tmp_14 = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %layer6_out_2, i32 1, i32 6

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:110 %tmp_15 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %layer6_out_3, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:112 %tmp_16 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %layer6_out_4, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="7" op_0_bw="10">
<![CDATA[
entry:114 %layer7_out_6 = trunc i10 %layer6_out_6

]]></Node>
<StgValue><ssdm name="layer7_out_6"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="10">
<![CDATA[
entry:115 %layer7_out_7 = trunc i10 %layer6_out_7

]]></Node>
<StgValue><ssdm name="layer7_out_7"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:116 %tmp_17 = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %layer6_out_8, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:105 %layer7_out = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_s, i4 0

]]></Node>
<StgValue><ssdm name="layer7_out"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
entry:107 %layer7_out_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_13, i2 0

]]></Node>
<StgValue><ssdm name="layer7_out_1"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
entry:109 %layer7_out_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %tmp_14, i1 0

]]></Node>
<StgValue><ssdm name="layer7_out_2"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
entry:111 %layer7_out_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_15, i2 0

]]></Node>
<StgValue><ssdm name="layer7_out_3"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
entry:113 %layer7_out_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %tmp_16, i3 0

]]></Node>
<StgValue><ssdm name="layer7_out_4"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
entry:117 %layer7_out_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp_17, i2 0

]]></Node>
<StgValue><ssdm name="layer7_out_8"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="44" op_0_bw="44" op_1_bw="9" op_2_bw="7" op_3_bw="7" op_4_bw="7" op_5_bw="8" op_6_bw="10" op_7_bw="7" op_8_bw="9" op_9_bw="8">
<![CDATA[
entry:118 %call_ret3 = call i44 @dense_latency<ap_ufixed<10, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config8>, i9 %layer7_out, i7 %layer7_out_1, i7 %layer7_out_2, i7 %layer7_out_3, i8 %layer7_out_4, i10 %layer6_out_9, i7 %layer7_out_6, i9 %layer7_out_7, i8 %layer7_out_8

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="44">
<![CDATA[
entry:119 %layer8_out = extractvalue i44 %call_ret3

]]></Node>
<StgValue><ssdm name="layer8_out"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="44">
<![CDATA[
entry:120 %layer8_out_1 = extractvalue i44 %call_ret3

]]></Node>
<StgValue><ssdm name="layer8_out_1"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="44">
<![CDATA[
entry:121 %layer8_out_2 = extractvalue i44 %call_ret3

]]></Node>
<StgValue><ssdm name="layer8_out_2"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="44">
<![CDATA[
entry:122 %layer8_out_3 = extractvalue i44 %call_ret3

]]></Node>
<StgValue><ssdm name="layer8_out_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="117" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="36" op_0_bw="36" op_1_bw="11" op_2_bw="11" op_3_bw="11" op_4_bw="11">
<![CDATA[
entry:123 %call_ret4 = call i36 @relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11>, i11 %layer8_out, i11 %layer8_out_1, i11 %layer8_out_2, i11 %layer8_out_3

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="36">
<![CDATA[
entry:124 %layer11_out = extractvalue i36 %call_ret4

]]></Node>
<StgValue><ssdm name="layer11_out"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="36">
<![CDATA[
entry:125 %layer11_out_1 = extractvalue i36 %call_ret4

]]></Node>
<StgValue><ssdm name="layer11_out_1"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="36">
<![CDATA[
entry:126 %layer11_out_2 = extractvalue i36 %call_ret4

]]></Node>
<StgValue><ssdm name="layer11_out_2"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="9" op_0_bw="36">
<![CDATA[
entry:127 %layer11_out_3 = extractvalue i36 %call_ret4

]]></Node>
<StgValue><ssdm name="layer11_out_3"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="9">
<![CDATA[
entry:128 %layer12_out = trunc i9 %layer11_out

]]></Node>
<StgValue><ssdm name="layer12_out"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:129 %tmp_18 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %layer11_out_1, i32 1, i32 6

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:131 %tmp_19 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %layer11_out_2, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:133 %tmp_20 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %layer11_out_3, i32 2, i32 8

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
entry:130 %layer12_out_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %tmp_18, i1 0

]]></Node>
<StgValue><ssdm name="layer12_out_1"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:132 %layer12_out_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_19, i1 0

]]></Node>
<StgValue><ssdm name="layer12_out_2"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:134 %layer12_out_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %tmp_20, i2 0

]]></Node>
<StgValue><ssdm name="layer12_out_3"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="96" op_0_bw="96" op_1_bw="7" op_2_bw="7" op_3_bw="8" op_4_bw="9">
<![CDATA[
entry:135 %call_ret5 = call i96 @dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config13>, i7 %layer12_out, i7 %layer12_out_1, i8 %layer12_out_2, i9 %layer12_out_3

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="96">
<![CDATA[
entry:136 %layer13_out = extractvalue i96 %call_ret5

]]></Node>
<StgValue><ssdm name="layer13_out"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="96">
<![CDATA[
entry:137 %layer13_out_1 = extractvalue i96 %call_ret5

]]></Node>
<StgValue><ssdm name="layer13_out_1"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="96">
<![CDATA[
entry:138 %layer13_out_2 = extractvalue i96 %call_ret5

]]></Node>
<StgValue><ssdm name="layer13_out_2"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="96">
<![CDATA[
entry:139 %layer13_out_3 = extractvalue i96 %call_ret5

]]></Node>
<StgValue><ssdm name="layer13_out_3"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="96">
<![CDATA[
entry:140 %layer13_out_4 = extractvalue i96 %call_ret5

]]></Node>
<StgValue><ssdm name="layer13_out_4"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="96">
<![CDATA[
entry:141 %layer13_out_5 = extractvalue i96 %call_ret5

]]></Node>
<StgValue><ssdm name="layer13_out_5"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="96">
<![CDATA[
entry:142 %layer13_out_6 = extractvalue i96 %call_ret5

]]></Node>
<StgValue><ssdm name="layer13_out_6"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="96">
<![CDATA[
entry:143 %layer13_out_7 = extractvalue i96 %call_ret5

]]></Node>
<StgValue><ssdm name="layer13_out_7"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12">
<![CDATA[
entry:144 %call_ret = call i64 @relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16>, i12 %layer13_out, i12 %layer13_out_1, i12 %layer13_out_2, i12 %layer13_out_3, i12 %layer13_out_4, i12 %layer13_out_5, i12 %layer13_out_6, i12 %layer13_out_7

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="64">
<![CDATA[
entry:145 %layer16_out = extractvalue i64 %call_ret

]]></Node>
<StgValue><ssdm name="layer16_out"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="64">
<![CDATA[
entry:146 %layer16_out_1 = extractvalue i64 %call_ret

]]></Node>
<StgValue><ssdm name="layer16_out_1"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="64">
<![CDATA[
entry:147 %layer16_out_8 = extractvalue i64 %call_ret

]]></Node>
<StgValue><ssdm name="layer16_out_8"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="64">
<![CDATA[
entry:148 %layer16_out_3 = extractvalue i64 %call_ret

]]></Node>
<StgValue><ssdm name="layer16_out_3"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="64">
<![CDATA[
entry:149 %layer16_out_4 = extractvalue i64 %call_ret

]]></Node>
<StgValue><ssdm name="layer16_out_4"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="64">
<![CDATA[
entry:150 %layer16_out_5 = extractvalue i64 %call_ret

]]></Node>
<StgValue><ssdm name="layer16_out_5"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="64">
<![CDATA[
entry:151 %layer16_out_6 = extractvalue i64 %call_ret

]]></Node>
<StgValue><ssdm name="layer16_out_6"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="64">
<![CDATA[
entry:152 %layer16_out_7 = extractvalue i64 %call_ret

]]></Node>
<StgValue><ssdm name="layer16_out_7"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="8">
<![CDATA[
entry:153 %layer17_out = trunc i8 %layer16_out

]]></Node>
<StgValue><ssdm name="layer17_out"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:154 %tmp_21 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %layer16_out_1, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:156 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %layer16_out_3, i32 5

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:158 %tmp_22 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %layer16_out_4, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="8">
<![CDATA[
entry:160 %layer17_out_5 = trunc i8 %layer16_out_5

]]></Node>
<StgValue><ssdm name="layer17_out_5"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="8">
<![CDATA[
entry:161 %layer17_out_6 = trunc i8 %layer16_out_6

]]></Node>
<StgValue><ssdm name="layer17_out_6"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="6" op_0_bw="8">
<![CDATA[
entry:162 %layer17_out_7 = trunc i8 %layer16_out_7

]]></Node>
<StgValue><ssdm name="layer17_out_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="208">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i208 %input_16

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="208" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i208 %input_16, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="12">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i12 %layer20_out_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %layer20_out_0, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="12">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i12 %layer20_out_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %layer20_out_1, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="12">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i12 %layer20_out_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %layer20_out_2, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="12">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i12 %layer20_out_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %layer20_out_3, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="12">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i12 %layer20_out_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %layer20_out_4, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
entry:155 %layer17_out_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %tmp_21, i1 0

]]></Node>
<StgValue><ssdm name="layer17_out_1"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
entry:157 %layer17_out_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_29, i5 0

]]></Node>
<StgValue><ssdm name="layer17_out_3"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
entry:159 %layer17_out_4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %tmp_22, i1 0

]]></Node>
<StgValue><ssdm name="layer17_out_4"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="60" op_0_bw="60" op_1_bw="5" op_2_bw="4" op_3_bw="8" op_4_bw="6" op_5_bw="4" op_6_bw="5" op_7_bw="6" op_8_bw="6">
<![CDATA[
entry:163 %call_ret6 = call i60 @dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>, i5 %layer17_out, i4 %layer17_out_1, i8 %layer16_out_8, i6 %layer17_out_3, i4 %layer17_out_4, i5 %layer17_out_5, i6 %layer17_out_6, i6 %layer17_out_7

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="60">
<![CDATA[
entry:164 %layer18_out = extractvalue i60 %call_ret6

]]></Node>
<StgValue><ssdm name="layer18_out"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="60">
<![CDATA[
entry:165 %layer18_out_1 = extractvalue i60 %call_ret6

]]></Node>
<StgValue><ssdm name="layer18_out_1"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="12" op_0_bw="60">
<![CDATA[
entry:166 %layer18_out_2 = extractvalue i60 %call_ret6

]]></Node>
<StgValue><ssdm name="layer18_out_2"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="60">
<![CDATA[
entry:167 %layer18_out_3 = extractvalue i60 %call_ret6

]]></Node>
<StgValue><ssdm name="layer18_out_3"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="60">
<![CDATA[
entry:168 %layer18_out_4 = extractvalue i60 %call_ret6

]]></Node>
<StgValue><ssdm name="layer18_out_4"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="11" op_0_bw="11" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:169 %tmp_24 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %layer18_out, i32 1, i32 11

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
entry:170 %and_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp_24, i1 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="12">
<![CDATA[
entry:171 %trunc_ln199 = trunc i12 %layer18_out_1

]]></Node>
<StgValue><ssdm name="trunc_ln199"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="10">
<![CDATA[
entry:172 %sext_ln199 = sext i10 %trunc_ln199

]]></Node>
<StgValue><ssdm name="sext_ln199"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:173 %tmp_25 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %layer18_out_2, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
entry:174 %shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %tmp_25, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="12" op_0_bw="10">
<![CDATA[
entry:175 %sext_ln201 = sext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln201"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:176 %tmp_26 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %layer18_out_3, i32 1, i32 10

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
entry:177 %shl_ln1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp_26, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="11">
<![CDATA[
entry:178 %sext_ln202 = sext i11 %shl_ln1

]]></Node>
<StgValue><ssdm name="sext_ln202"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:179 %tmp_27 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %layer18_out_4, i32 1, i32 10

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
entry:180 %shl_ln2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp_27, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="11">
<![CDATA[
entry:181 %sext_ln198 = sext i11 %shl_ln2

]]></Node>
<StgValue><ssdm name="sext_ln198"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry:182 %write_ln198 = write void @_ssdm_op_Write.ap_vld.i12P0A, i12 %layer20_out_0, i12 %and_ln

]]></Node>
<StgValue><ssdm name="write_ln198"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry:183 %write_ln199 = write void @_ssdm_op_Write.ap_vld.i12P0A, i12 %layer20_out_1, i12 %sext_ln199

]]></Node>
<StgValue><ssdm name="write_ln199"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry:184 %write_ln200 = write void @_ssdm_op_Write.ap_vld.i12P0A, i12 %layer20_out_2, i12 %sext_ln201

]]></Node>
<StgValue><ssdm name="write_ln200"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry:185 %write_ln201 = write void @_ssdm_op_Write.ap_vld.i12P0A, i12 %layer20_out_3, i12 %sext_ln202

]]></Node>
<StgValue><ssdm name="write_ln201"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry:186 %write_ln202 = write void @_ssdm_op_Write.ap_vld.i12P0A, i12 %layer20_out_4, i12 %sext_ln198

]]></Node>
<StgValue><ssdm name="write_ln202"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0">
<![CDATA[
entry:187 %ret_ln84 = ret

]]></Node>
<StgValue><ssdm name="ret_ln84"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
