

================================================================
== Vivado HLS Report for 'xfMat2axis'
================================================================
* Date:           Mon Jan 13 23:46:17 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        moments
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  58321|  58321|  58321|  58321|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  58320|  58320|       324|          -|          -|   180|    no    |
        | + Loop 1.1  |    321|    321|         3|          1|          1|   320|    yes   |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    122|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    138|
|Register         |        -|      -|      95|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      95|    260|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_107_p2                     |     +    |      0|  0|  15|           8|           1|
    |j_1_fu_125_p2                     |     +    |      0|  0|  15|           9|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_io                |    and   |      0|  0|   2|           1|           1|
    |dst_data_V_1_load_A               |    and   |      0|  0|   2|           1|           1|
    |dst_data_V_1_load_B               |    and   |      0|  0|   2|           1|           1|
    |dst_last_V_1_load_A               |    and   |      0|  0|   2|           1|           1|
    |dst_last_V_1_load_B               |    and   |      0|  0|   2|           1|           1|
    |p_s_fu_137_p2                     |    and   |      0|  0|   2|           1|           1|
    |dst_data_V_1_state_cmp_full       |   icmp   |      0|  0|   8|           2|           1|
    |dst_last_V_1_state_cmp_full       |   icmp   |      0|  0|   8|           2|           1|
    |exitcond1_fu_101_p2               |   icmp   |      0|  0|  11|           8|           8|
    |exitcond_fu_119_p2                |   icmp   |      0|  0|  13|           9|           9|
    |tmp_3_fu_131_p2                   |   icmp   |      0|  0|  13|           9|           9|
    |tmp_fu_113_p2                     |   icmp   |      0|  0|  11|           8|           8|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 122|          70|          53|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |dst_TDATA_blk_n          |   9|          2|    1|          2|
    |dst_data_V_1_data_out    |   9|          2|   24|         48|
    |dst_data_V_1_state       |  15|          3|    2|          6|
    |dst_last_V_1_data_out    |   9|          2|    1|          2|
    |dst_last_V_1_state       |  15|          3|    2|          6|
    |i_reg_79                 |   9|          2|    8|         16|
    |j_reg_90                 |   9|          2|    9|         18|
    |p_dst_data_V_blk_n       |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 138|         29|   52|        111|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   4|   0|    4|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |dst_data_V_1_payload_A          |  24|   0|   24|          0|
    |dst_data_V_1_payload_B          |  24|   0|   24|          0|
    |dst_data_V_1_sel_rd             |   1|   0|    1|          0|
    |dst_data_V_1_sel_wr             |   1|   0|    1|          0|
    |dst_data_V_1_state              |   2|   0|    2|          0|
    |dst_last_V_1_payload_A          |   1|   0|    1|          0|
    |dst_last_V_1_payload_B          |   1|   0|    1|          0|
    |dst_last_V_1_sel_rd             |   1|   0|    1|          0|
    |dst_last_V_1_sel_wr             |   1|   0|    1|          0|
    |dst_last_V_1_state              |   2|   0|    2|          0|
    |exitcond_reg_156                |   1|   0|    1|          0|
    |exitcond_reg_156_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_1_reg_146                     |   8|   0|    8|          0|
    |i_reg_79                        |   8|   0|    8|          0|
    |j_reg_90                        |   9|   0|    9|          0|
    |p_s_reg_165                     |   1|   0|    1|          0|
    |tmp_reg_151                     |   1|   0|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |  95|   0|   95|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |  xfMat2axis  | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |  xfMat2axis  | return value |
|ap_start              |  in |    1| ap_ctrl_hs |  xfMat2axis  | return value |
|ap_done               | out |    1| ap_ctrl_hs |  xfMat2axis  | return value |
|ap_continue           |  in |    1| ap_ctrl_hs |  xfMat2axis  | return value |
|ap_idle               | out |    1| ap_ctrl_hs |  xfMat2axis  | return value |
|ap_ready              | out |    1| ap_ctrl_hs |  xfMat2axis  | return value |
|p_dst_data_V_dout     |  in |   24|   ap_fifo  | p_dst_data_V |    pointer   |
|p_dst_data_V_empty_n  |  in |    1|   ap_fifo  | p_dst_data_V |    pointer   |
|p_dst_data_V_read     | out |    1|   ap_fifo  | p_dst_data_V |    pointer   |
|dst_TDATA             | out |   24|    axis    |  dst_data_V  |    pointer   |
|dst_TREADY            |  in |    1|    axis    |  dst_data_V  |    pointer   |
|dst_TVALID            | out |    1|    axis    |  dst_last_V  |    pointer   |
|dst_TLAST             | out |    1|    axis    |  dst_last_V  |    pointer   |
+----------------------+-----+-----+------------+--------------+--------------+

