{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765398401267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765398401268 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765398401268 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765398401268 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765398401268 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765398401268 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765398401268 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765398401268 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765398401268 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765398401268 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765398401268 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765398401268 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765398401268 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765398401268 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765398401268 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765398401268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 10 14:26:41 2025 " "Processing started: Wed Dec 10 14:26:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765398401268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1765398401268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1765398401268 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1765398401771 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1765398402648 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1765398402648 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1765398402676 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1765398402676 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1765398405682 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1765398406347 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1765398406375 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1765398419611 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1765398419611 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.527 " "Worst-case setup slack is -16.527" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765398419613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765398419613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.527         -277733.981 iCLK  " "  -16.527         -277733.981 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765398419613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765398419613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.375 " "Worst-case hold slack is 1.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765398419790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765398419790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.375               0.000 iCLK  " "    1.375               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765398419790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765398419790 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1765398419798 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1765398419806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.739 " "Worst-case minimum pulse width slack is 9.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765398419838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765398419838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.739               0.000 iCLK  " "    9.739               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765398419838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765398419838 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -16.527 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -16.527" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421453 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421453 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765398421453 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -16.527 (VIOLATED) " "Path #1: Setup slack is -16.527 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:IMem\|ram~5597 " "From Node    : mem:IMem\|ram~5597" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:12:REG\|dffg:\\G_NBIT_REG:29:REG\|s_Q " "To Node      : RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:12:REG\|dffg:\\G_NBIT_REG:29:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.076      3.076  R        clock network delay " "     3.076      3.076  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.308      0.232     uTco  mem:IMem\|ram~5597 " "     3.308      0.232     uTco  mem:IMem\|ram~5597" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.308      0.000 FF  CELL  IMem\|ram~5597\|q " "     3.308      0.000 FF  CELL  IMem\|ram~5597\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.803      0.495 FF    IC  IMem\|ram~40414\|datad " "     3.803      0.495 FF    IC  IMem\|ram~40414\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.928      0.125 FF  CELL  IMem\|ram~40414\|combout " "     3.928      0.125 FF  CELL  IMem\|ram~40414\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.197      0.269 FF    IC  IMem\|ram~40415\|datab " "     4.197      0.269 FF    IC  IMem\|ram~40415\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.586      0.389 FR  CELL  IMem\|ram~40415\|combout " "     4.586      0.389 FR  CELL  IMem\|ram~40415\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.653      2.067 RR    IC  IMem\|ram~40416\|datad " "     6.653      2.067 RR    IC  IMem\|ram~40416\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.808      0.155 RR  CELL  IMem\|ram~40416\|combout " "     6.808      0.155 RR  CELL  IMem\|ram~40416\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.010      0.202 RR    IC  IMem\|ram~40427\|datad " "     7.010      0.202 RR    IC  IMem\|ram~40427\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.165      0.155 RR  CELL  IMem\|ram~40427\|combout " "     7.165      0.155 RR  CELL  IMem\|ram~40427\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.171      3.006 RR    IC  IMem\|ram~40438\|dataa " "    10.171      3.006 RR    IC  IMem\|ram~40438\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.599      0.428 RF  CELL  IMem\|ram~40438\|combout " "    10.599      0.428 RF  CELL  IMem\|ram~40438\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.833      0.234 FF    IC  IMem\|ram~40481\|datac " "    10.833      0.234 FF    IC  IMem\|ram~40481\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.114      0.281 FF  CELL  IMem\|ram~40481\|combout " "    11.114      0.281 FF  CELL  IMem\|ram~40481\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.383      0.269 FF    IC  IMem\|ram~40524\|datab " "    11.383      0.269 FF    IC  IMem\|ram~40524\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.787      0.404 FF  CELL  IMem\|ram~40524\|combout " "    11.787      0.404 FF  CELL  IMem\|ram~40524\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.021      0.234 FF    IC  IMem\|ram~40525\|datac " "    12.021      0.234 FF    IC  IMem\|ram~40525\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.302      0.281 FF  CELL  IMem\|ram~40525\|combout " "    12.302      0.281 FF  CELL  IMem\|ram~40525\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.569      0.267 FF    IC  IMem\|ram~40696\|datab " "    12.569      0.267 FF    IC  IMem\|ram~40696\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.992      0.423 FR  CELL  IMem\|ram~40696\|combout " "    12.992      0.423 FR  CELL  IMem\|ram~40696\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.476      1.484 RR    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:19:MUXI\|o_O~6\|dataa " "    14.476      1.484 RR    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:19:MUXI\|o_O~6\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.913      0.437 RF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:19:MUXI\|o_O~6\|combout " "    14.913      0.437 RF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:19:MUXI\|o_O~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.181      0.268 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:19:MUXI\|o_O~7\|datab " "    15.181      0.268 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:19:MUXI\|o_O~7\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.606      0.425 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:19:MUXI\|o_O~7\|combout " "    15.606      0.425 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:19:MUXI\|o_O~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.313      0.707 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:19:MUXI\|o_O~8\|datad " "    16.313      0.707 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:19:MUXI\|o_O~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.438      0.125 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:19:MUXI\|o_O~8\|combout " "    16.438      0.125 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:19:MUXI\|o_O~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.671      0.233 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:19:MUXI\|o_O~11\|datac " "    16.671      0.233 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:19:MUXI\|o_O~11\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.952      0.281 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:19:MUXI\|o_O~11\|combout " "    16.952      0.281 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:19:MUXI\|o_O~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.222      0.270 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:19:MUXI\|o_O~16\|datab " "    17.222      0.270 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:19:MUXI\|o_O~16\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.647      0.425 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:19:MUXI\|o_O~16\|combout " "    17.647      0.425 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:19:MUXI\|o_O~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.876      0.229 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:19:MUXI\|o_O~19\|datad " "    17.876      0.229 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:19:MUXI\|o_O~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.001      0.125 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:19:MUXI\|o_O~19\|combout " "    18.001      0.125 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:19:MUXI\|o_O~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.364      1.363 FF    IC  g_ALU\|g_BarrelShifter\|rightShifter\|\\g_valShiftArr:2:g_MuxMain:16:g_mux\|o_O~3\|dataa " "    19.364      1.363 FF    IC  g_ALU\|g_BarrelShifter\|rightShifter\|\\g_valShiftArr:2:g_MuxMain:16:g_mux\|o_O~3\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.788      0.424 FF  CELL  g_ALU\|g_BarrelShifter\|rightShifter\|\\g_valShiftArr:2:g_MuxMain:16:g_mux\|o_O~3\|combout " "    19.788      0.424 FF  CELL  g_ALU\|g_BarrelShifter\|rightShifter\|\\g_valShiftArr:2:g_MuxMain:16:g_mux\|o_O~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.079      0.291 FF    IC  g_ALU\|g_BarrelShifter\|rightShifter\|\\g_valShiftArr:2:g_MuxMain:16:g_mux\|o_O~5\|datab " "    20.079      0.291 FF    IC  g_ALU\|g_BarrelShifter\|rightShifter\|\\g_valShiftArr:2:g_MuxMain:16:g_mux\|o_O~5\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.504      0.425 FF  CELL  g_ALU\|g_BarrelShifter\|rightShifter\|\\g_valShiftArr:2:g_MuxMain:16:g_mux\|o_O~5\|combout " "    20.504      0.425 FF  CELL  g_ALU\|g_BarrelShifter\|rightShifter\|\\g_valShiftArr:2:g_MuxMain:16:g_mux\|o_O~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.107      0.603 FF    IC  g_ALU\|g_BarrelShifter\|rightShifter\|\\g_valShiftArr:2:g_MuxMain:12:g_mux\|o_O~0\|datad " "    21.107      0.603 FF    IC  g_ALU\|g_BarrelShifter\|rightShifter\|\\g_valShiftArr:2:g_MuxMain:12:g_mux\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.232      0.125 FF  CELL  g_ALU\|g_BarrelShifter\|rightShifter\|\\g_valShiftArr:2:g_MuxMain:12:g_mux\|o_O~0\|combout " "    21.232      0.125 FF  CELL  g_ALU\|g_BarrelShifter\|rightShifter\|\\g_valShiftArr:2:g_MuxMain:12:g_mux\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.490      0.258 FF    IC  g_ALU\|g_BarrelShifter\|rightShifter\|\\g_valShiftArr:4:g_MuxMain:4:g_mux\|o_O~0\|datac " "    21.490      0.258 FF    IC  g_ALU\|g_BarrelShifter\|rightShifter\|\\g_valShiftArr:4:g_MuxMain:4:g_mux\|o_O~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.771      0.281 FF  CELL  g_ALU\|g_BarrelShifter\|rightShifter\|\\g_valShiftArr:4:g_MuxMain:4:g_mux\|o_O~0\|combout " "    21.771      0.281 FF  CELL  g_ALU\|g_BarrelShifter\|rightShifter\|\\g_valShiftArr:4:g_MuxMain:4:g_mux\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.006      0.235 FF    IC  g_ALU\|g_BarrelShifter\|rightShifter\|\\g_valShiftArr:4:g_MuxMain:4:g_mux\|o_O~1\|datac " "    22.006      0.235 FF    IC  g_ALU\|g_BarrelShifter\|rightShifter\|\\g_valShiftArr:4:g_MuxMain:4:g_mux\|o_O~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.287      0.281 FF  CELL  g_ALU\|g_BarrelShifter\|rightShifter\|\\g_valShiftArr:4:g_MuxMain:4:g_mux\|o_O~1\|combout " "    22.287      0.281 FF  CELL  g_ALU\|g_BarrelShifter\|rightShifter\|\\g_valShiftArr:4:g_MuxMain:4:g_mux\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.514      0.227 FF    IC  g_ALU\|g_ModuleSelect\|o_Output\[4\]~20\|datad " "    22.514      0.227 FF    IC  g_ALU\|g_ModuleSelect\|o_Output\[4\]~20\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.639      0.125 FF  CELL  g_ALU\|g_ModuleSelect\|o_Output\[4\]~20\|combout " "    22.639      0.125 FF  CELL  g_ALU\|g_ModuleSelect\|o_Output\[4\]~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.866      0.227 FF    IC  g_ALU\|g_ModuleSelect\|o_Output\[4\]~21\|datad " "    22.866      0.227 FF    IC  g_ALU\|g_ModuleSelect\|o_Output\[4\]~21\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.991      0.125 FF  CELL  g_ALU\|g_ModuleSelect\|o_Output\[4\]~21\|combout " "    22.991      0.125 FF  CELL  g_ALU\|g_ModuleSelect\|o_Output\[4\]~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.225      0.234 FF    IC  g_ALU\|g_ModuleSelect\|o_Output\[4\]~22\|datac " "    23.225      0.234 FF    IC  g_ALU\|g_ModuleSelect\|o_Output\[4\]~22\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.506      0.281 FF  CELL  g_ALU\|g_ModuleSelect\|o_Output\[4\]~22\|combout " "    23.506      0.281 FF  CELL  g_ALU\|g_ModuleSelect\|o_Output\[4\]~22\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.041      2.535 FF    IC  DMem\|ram~33399\|datad " "    26.041      2.535 FF    IC  DMem\|ram~33399\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.166      0.125 FF  CELL  DMem\|ram~33399\|combout " "    26.166      0.125 FF  CELL  DMem\|ram~33399\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.436      0.270 FF    IC  DMem\|ram~33400\|datab " "    26.436      0.270 FF    IC  DMem\|ram~33400\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.861      0.425 FF  CELL  DMem\|ram~33400\|combout " "    26.861      0.425 FF  CELL  DMem\|ram~33400\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.093      0.232 FF    IC  DMem\|ram~33401\|datac " "    27.093      0.232 FF    IC  DMem\|ram~33401\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.374      0.281 FF  CELL  DMem\|ram~33401\|combout " "    27.374      0.281 FF  CELL  DMem\|ram~33401\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.644      0.270 FF    IC  DMem\|ram~33404\|datab " "    27.644      0.270 FF    IC  DMem\|ram~33404\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.033      0.389 FR  CELL  DMem\|ram~33404\|combout " "    28.033      0.389 FR  CELL  DMem\|ram~33404\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.165      4.132 RR    IC  DMem\|ram~33405\|dataa " "    32.165      4.132 RR    IC  DMem\|ram~33405\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.504      0.339 RR  CELL  DMem\|ram~33405\|combout " "    32.504      0.339 RR  CELL  DMem\|ram~33405\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.708      0.204 RR    IC  DMem\|ram~33448\|datad " "    32.708      0.204 RR    IC  DMem\|ram~33448\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.863      0.155 RR  CELL  DMem\|ram~33448\|combout " "    32.863      0.155 RR  CELL  DMem\|ram~33448\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.130      1.267 RR    IC  DMem\|ram~33491\|dataa " "    34.130      1.267 RR    IC  DMem\|ram~33491\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.558      0.428 RF  CELL  DMem\|ram~33491\|combout " "    34.558      0.428 RF  CELL  DMem\|ram~33491\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.790      0.232 FF    IC  DMem\|ram~33492\|datac " "    34.790      0.232 FF    IC  DMem\|ram~33492\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.071      0.281 FF  CELL  DMem\|ram~33492\|combout " "    35.071      0.281 FF  CELL  DMem\|ram~33492\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.459      0.388 FF    IC  g_DMEMSignExtender\|Mux0~0\|datad " "    35.459      0.388 FF    IC  g_DMEMSignExtender\|Mux0~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.584      0.125 FF  CELL  g_DMEMSignExtender\|Mux0~0\|combout " "    35.584      0.125 FF  CELL  g_DMEMSignExtender\|Mux0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.811      0.227 FF    IC  g_DMEMSignExtender\|Mux0~1\|datad " "    35.811      0.227 FF    IC  g_DMEMSignExtender\|Mux0~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.961      0.150 FR  CELL  g_DMEMSignExtender\|Mux0~1\|combout " "    35.961      0.150 FR  CELL  g_DMEMSignExtender\|Mux0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.285      1.324 RR    IC  g_RegisterDataSource\|\\G_NBit_MUX:29:MUXI\|o_O~0\|datad " "    37.285      1.324 RR    IC  g_RegisterDataSource\|\\G_NBit_MUX:29:MUXI\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.440      0.155 RR  CELL  g_RegisterDataSource\|\\G_NBit_MUX:29:MUXI\|o_O~0\|combout " "    37.440      0.155 RR  CELL  g_RegisterDataSource\|\\G_NBit_MUX:29:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.643      0.203 RR    IC  g_RegisterDataSource\|\\G_NBit_MUX:29:MUXI\|o_O~1\|datad " "    37.643      0.203 RR    IC  g_RegisterDataSource\|\\G_NBit_MUX:29:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.798      0.155 RR  CELL  g_RegisterDataSource\|\\G_NBit_MUX:29:MUXI\|o_O~1\|combout " "    37.798      0.155 RR  CELL  g_RegisterDataSource\|\\G_NBit_MUX:29:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.663      1.865 RR    IC  g_RegisterFile\|\\G_REGS:12:REG\|\\G_NBIT_REG:29:REG\|s_Q~feeder\|datad " "    39.663      1.865 RR    IC  g_RegisterFile\|\\G_REGS:12:REG\|\\G_NBIT_REG:29:REG\|s_Q~feeder\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.818      0.155 RR  CELL  g_RegisterFile\|\\G_REGS:12:REG\|\\G_NBIT_REG:29:REG\|s_Q~feeder\|combout " "    39.818      0.155 RR  CELL  g_RegisterFile\|\\G_REGS:12:REG\|\\G_NBIT_REG:29:REG\|s_Q~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.818      0.000 RR    IC  g_RegisterFile\|\\G_REGS:12:REG\|\\G_NBIT_REG:29:REG\|s_Q\|d " "    39.818      0.000 RR    IC  g_RegisterFile\|\\G_REGS:12:REG\|\\G_NBIT_REG:29:REG\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.905      0.087 RR  CELL  RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:12:REG\|dffg:\\G_NBIT_REG:29:REG\|s_Q " "    39.905      0.087 RR  CELL  RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:12:REG\|dffg:\\G_NBIT_REG:29:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.372      3.372  R        clock network delay " "    23.372      3.372  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.380      0.008           clock pessimism removed " "    23.380      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.360     -0.020           clock uncertainty " "    23.360     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.378      0.018     uTsu  RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:12:REG\|dffg:\\G_NBIT_REG:29:REG\|s_Q " "    23.378      0.018     uTsu  RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:12:REG\|dffg:\\G_NBIT_REG:29:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    39.905 " "Data Arrival Time  :    39.905" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.378 " "Data Required Time :    23.378" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -16.527 (VIOLATED) " "Slack              :   -16.527 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421454 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765398421454 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.375 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.375" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421619 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765398421619 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 1.375  " "Path #1: Hold slack is 1.375 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:13:REG\|dffg:\\G_NBIT_REG:6:REG\|s_Q " "From Node    : RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:13:REG\|dffg:\\G_NBIT_REG:6:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|ram~32785 " "To Node      : mem:DMem\|ram~32785" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.389      3.389  R        clock network delay " "     3.389      3.389  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.621      0.232     uTco  RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:13:REG\|dffg:\\G_NBIT_REG:6:REG\|s_Q " "     3.621      0.232     uTco  RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:13:REG\|dffg:\\G_NBIT_REG:6:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.621      0.000 RR  CELL  g_RegisterFile\|\\G_REGS:13:REG\|\\G_NBIT_REG:6:REG\|s_Q\|q " "     3.621      0.000 RR  CELL  g_RegisterFile\|\\G_REGS:13:REG\|\\G_NBIT_REG:6:REG\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.621      0.000 RR    IC  g_RegisterFile\|g_RS2MUX\|Mux25~18\|datac " "     3.621      0.000 RR    IC  g_RegisterFile\|g_RS2MUX\|Mux25~18\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.996      0.375 RR  CELL  g_RegisterFile\|g_RS2MUX\|Mux25~18\|combout " "     3.996      0.375 RR  CELL  g_RegisterFile\|g_RS2MUX\|Mux25~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.224      0.228 RR    IC  g_RegisterFile\|g_RS2MUX\|Mux25~19\|dataa " "     4.224      0.228 RR    IC  g_RegisterFile\|g_RS2MUX\|Mux25~19\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.548      0.324 RR  CELL  g_RegisterFile\|g_RS2MUX\|Mux25~19\|combout " "     4.548      0.324 RR  CELL  g_RegisterFile\|g_RS2MUX\|Mux25~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.548      0.000 RR    IC  DMem\|ram~32785\|d " "     4.548      0.000 RR    IC  DMem\|ram~32785\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.617      0.069 RR  CELL  mem:DMem\|ram~32785 " "     4.617      0.069 RR  CELL  mem:DMem\|ram~32785" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.088      3.088  R        clock network delay " "     3.088      3.088  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.056     -0.032           clock pessimism removed " "     3.056     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.056      0.000           clock uncertainty " "     3.056      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.242      0.186      uTh  mem:DMem\|ram~32785 " "     3.242      0.186      uTh  mem:DMem\|ram~32785" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.617 " "Data Arrival Time  :     4.617" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.242 " "Data Required Time :     3.242" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.375  " "Slack              :     1.375 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398421619 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765398421619 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1765398421620 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1765398421711 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1765398425630 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1765398428092 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1765398428092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.702 " "Worst-case setup slack is -13.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765398428095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765398428095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.702         -204576.627 iCLK  " "  -13.702         -204576.627 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765398428095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765398428095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.253 " "Worst-case hold slack is 1.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765398428263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765398428263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.253               0.000 iCLK  " "    1.253               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765398428263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765398428263 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1765398428267 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1765398428270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.767 " "Worst-case minimum pulse width slack is 9.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765398428302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765398428302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.767               0.000 iCLK  " "    9.767               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765398428302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765398428302 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -13.702 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -13.702" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429922 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765398429922 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -13.702 (VIOLATED) " "Path #1: Setup slack is -13.702 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:IMem\|ram~5597 " "From Node    : mem:IMem\|ram~5597" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:12:REG\|dffg:\\G_NBIT_REG:29:REG\|s_Q " "To Node      : RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:12:REG\|dffg:\\G_NBIT_REG:29:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.790      2.790  R        clock network delay " "     2.790      2.790  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.003      0.213     uTco  mem:IMem\|ram~5597 " "     3.003      0.213     uTco  mem:IMem\|ram~5597" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.003      0.000 RR  CELL  IMem\|ram~5597\|q " "     3.003      0.000 RR  CELL  IMem\|ram~5597\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.421      0.418 RR    IC  IMem\|ram~40414\|datad " "     3.421      0.418 RR    IC  IMem\|ram~40414\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.565      0.144 RR  CELL  IMem\|ram~40414\|combout " "     3.565      0.144 RR  CELL  IMem\|ram~40414\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.782      0.217 RR    IC  IMem\|ram~40415\|datab " "     3.782      0.217 RR    IC  IMem\|ram~40415\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.163      0.381 RR  CELL  IMem\|ram~40415\|combout " "     4.163      0.381 RR  CELL  IMem\|ram~40415\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.094      1.931 RR    IC  IMem\|ram~40416\|datad " "     6.094      1.931 RR    IC  IMem\|ram~40416\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.238      0.144 RR  CELL  IMem\|ram~40416\|combout " "     6.238      0.144 RR  CELL  IMem\|ram~40416\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.424      0.186 RR    IC  IMem\|ram~40427\|datad " "     6.424      0.186 RR    IC  IMem\|ram~40427\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.568      0.144 RR  CELL  IMem\|ram~40427\|combout " "     6.568      0.144 RR  CELL  IMem\|ram~40427\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.397      2.829 RR    IC  IMem\|ram~40438\|dataa " "     9.397      2.829 RR    IC  IMem\|ram~40438\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.786      0.389 RF  CELL  IMem\|ram~40438\|combout " "     9.786      0.389 RF  CELL  IMem\|ram~40438\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.214 FF    IC  IMem\|ram~40481\|datac " "    10.000      0.214 FF    IC  IMem\|ram~40481\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.252      0.252 FF  CELL  IMem\|ram~40481\|combout " "    10.252      0.252 FF  CELL  IMem\|ram~40481\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.496      0.244 FF    IC  IMem\|ram~40524\|datab " "    10.496      0.244 FF    IC  IMem\|ram~40524\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.857      0.361 FF  CELL  IMem\|ram~40524\|combout " "    10.857      0.361 FF  CELL  IMem\|ram~40524\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.071      0.214 FF    IC  IMem\|ram~40525\|datac " "    11.071      0.214 FF    IC  IMem\|ram~40525\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.323      0.252 FF  CELL  IMem\|ram~40525\|combout " "    11.323      0.252 FF  CELL  IMem\|ram~40525\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.565      0.242 FF    IC  IMem\|ram~40696\|datab " "    11.565      0.242 FF    IC  IMem\|ram~40696\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.942      0.377 FR  CELL  IMem\|ram~40696\|combout " "    11.942      0.377 FR  CELL  IMem\|ram~40696\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.511      1.569 RR    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:26:MUXI\|o_O~9\|datac " "    13.511      1.569 RR    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:26:MUXI\|o_O~9\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.774      0.263 RR  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:26:MUXI\|o_O~9\|combout " "    13.774      0.263 RR  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:26:MUXI\|o_O~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.965      0.191 RR    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:26:MUXI\|o_O~10\|datad " "    13.965      0.191 RR    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:26:MUXI\|o_O~10\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.109      0.144 RR  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:26:MUXI\|o_O~10\|combout " "    14.109      0.144 RR  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:26:MUXI\|o_O~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.883      1.774 RR    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:26:MUXI\|o_O~11\|datac " "    15.883      1.774 RR    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:26:MUXI\|o_O~11\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.146      0.263 RR  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:26:MUXI\|o_O~11\|combout " "    16.146      0.263 RR  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:26:MUXI\|o_O~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.507      0.361 RR    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:26:MUXI\|o_O~16\|datad " "    16.507      0.361 RR    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:26:MUXI\|o_O~16\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.651      0.144 RR  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:26:MUXI\|o_O~16\|combout " "    16.651      0.144 RR  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:26:MUXI\|o_O~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.840      0.189 RR    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:26:MUXI\|o_O~19\|datad " "    16.840      0.189 RR    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:26:MUXI\|o_O~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.984      0.144 RR  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:26:MUXI\|o_O~19\|combout " "    16.984      0.144 RR  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:26:MUXI\|o_O~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.657      1.673 RR    IC  g_ALU\|g_BarrelShifter\|rightShifter\|\\g_valShiftArr:2:g_MuxMain:19:g_mux\|o_O~2\|datad " "    18.657      1.673 RR    IC  g_ALU\|g_BarrelShifter\|rightShifter\|\\g_valShiftArr:2:g_MuxMain:19:g_mux\|o_O~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.801      0.144 RR  CELL  g_ALU\|g_BarrelShifter\|rightShifter\|\\g_valShiftArr:2:g_MuxMain:19:g_mux\|o_O~2\|combout " "    18.801      0.144 RR  CELL  g_ALU\|g_BarrelShifter\|rightShifter\|\\g_valShiftArr:2:g_MuxMain:19:g_mux\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.025      0.224 RR    IC  g_ALU\|g_BarrelShifter\|rightShifter\|\\g_valShiftArr:1:g_MuxMain:25:g_mux\|o_O~1\|datab " "    19.025      0.224 RR    IC  g_ALU\|g_BarrelShifter\|rightShifter\|\\g_valShiftArr:1:g_MuxMain:25:g_mux\|o_O~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.406      0.381 RR  CELL  g_ALU\|g_BarrelShifter\|rightShifter\|\\g_valShiftArr:1:g_MuxMain:25:g_mux\|o_O~1\|combout " "    19.406      0.381 RR  CELL  g_ALU\|g_BarrelShifter\|rightShifter\|\\g_valShiftArr:1:g_MuxMain:25:g_mux\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.091      0.685 RR    IC  g_ALU\|g_BarrelShifter\|rightShifter\|\\g_valShiftArr:2:g_MuxMain:21:g_mux\|o_O~0\|datad " "    20.091      0.685 RR    IC  g_ALU\|g_BarrelShifter\|rightShifter\|\\g_valShiftArr:2:g_MuxMain:21:g_mux\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.235      0.144 RR  CELL  g_ALU\|g_BarrelShifter\|rightShifter\|\\g_valShiftArr:2:g_MuxMain:21:g_mux\|o_O~0\|combout " "    20.235      0.144 RR  CELL  g_ALU\|g_BarrelShifter\|rightShifter\|\\g_valShiftArr:2:g_MuxMain:21:g_mux\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.444      0.209 RR    IC  g_ALU\|g_BarrelShifter\|rightShifter\|\\g_valShiftArr:4:g_MuxMain:5:g_mux\|o_O~1\|datad " "    20.444      0.209 RR    IC  g_ALU\|g_BarrelShifter\|rightShifter\|\\g_valShiftArr:4:g_MuxMain:5:g_mux\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.588      0.144 RR  CELL  g_ALU\|g_BarrelShifter\|rightShifter\|\\g_valShiftArr:4:g_MuxMain:5:g_mux\|o_O~1\|combout " "    20.588      0.144 RR  CELL  g_ALU\|g_BarrelShifter\|rightShifter\|\\g_valShiftArr:4:g_MuxMain:5:g_mux\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.772      0.184 RR    IC  g_ALU\|g_ModuleSelect\|o_Output\[5\]~24\|datac " "    20.772      0.184 RR    IC  g_ALU\|g_ModuleSelect\|o_Output\[5\]~24\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.037      0.265 RR  CELL  g_ALU\|g_ModuleSelect\|o_Output\[5\]~24\|combout " "    21.037      0.265 RR  CELL  g_ALU\|g_ModuleSelect\|o_Output\[5\]~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.227      0.190 RR    IC  g_ALU\|g_ModuleSelect\|o_Output\[5\]~25\|datad " "    21.227      0.190 RR    IC  g_ALU\|g_ModuleSelect\|o_Output\[5\]~25\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.371      0.144 RR  CELL  g_ALU\|g_ModuleSelect\|o_Output\[5\]~25\|combout " "    21.371      0.144 RR  CELL  g_ALU\|g_ModuleSelect\|o_Output\[5\]~25\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.558      0.187 RR    IC  g_ALU\|g_ModuleSelect\|o_Output\[5\]~26\|datad " "    21.558      0.187 RR    IC  g_ALU\|g_ModuleSelect\|o_Output\[5\]~26\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.702      0.144 RR  CELL  g_ALU\|g_ModuleSelect\|o_Output\[5\]~26\|combout " "    21.702      0.144 RR  CELL  g_ALU\|g_ModuleSelect\|o_Output\[5\]~26\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.616      1.914 RR    IC  DMem\|ram~33399\|dataa " "    23.616      1.914 RR    IC  DMem\|ram~33399\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.981      0.365 RF  CELL  DMem\|ram~33399\|combout " "    23.981      0.365 RF  CELL  DMem\|ram~33399\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.226      0.245 FF    IC  DMem\|ram~33400\|datab " "    24.226      0.245 FF    IC  DMem\|ram~33400\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.604      0.378 FF  CELL  DMem\|ram~33400\|combout " "    24.604      0.378 FF  CELL  DMem\|ram~33400\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.816      0.212 FF    IC  DMem\|ram~33401\|datac " "    24.816      0.212 FF    IC  DMem\|ram~33401\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.068      0.252 FF  CELL  DMem\|ram~33401\|combout " "    25.068      0.252 FF  CELL  DMem\|ram~33401\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.313      0.245 FF    IC  DMem\|ram~33404\|datab " "    25.313      0.245 FF    IC  DMem\|ram~33404\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.656      0.343 FR  CELL  DMem\|ram~33404\|combout " "    25.656      0.343 FR  CELL  DMem\|ram~33404\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.562      3.906 RR    IC  DMem\|ram~33405\|dataa " "    29.562      3.906 RR    IC  DMem\|ram~33405\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.869      0.307 RR  CELL  DMem\|ram~33405\|combout " "    29.869      0.307 RR  CELL  DMem\|ram~33405\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.057      0.188 RR    IC  DMem\|ram~33448\|datad " "    30.057      0.188 RR    IC  DMem\|ram~33448\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.201      0.144 RR  CELL  DMem\|ram~33448\|combout " "    30.201      0.144 RR  CELL  DMem\|ram~33448\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.407      1.206 RR    IC  DMem\|ram~33491\|dataa " "    31.407      1.206 RR    IC  DMem\|ram~33491\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.787      0.380 RR  CELL  DMem\|ram~33491\|combout " "    31.787      0.380 RR  CELL  DMem\|ram~33491\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.971      0.184 RR    IC  DMem\|ram~33492\|datac " "    31.971      0.184 RR    IC  DMem\|ram~33492\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.236      0.265 RR  CELL  DMem\|ram~33492\|combout " "    32.236      0.265 RR  CELL  DMem\|ram~33492\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.597      0.361 RR    IC  g_DMEMSignExtender\|Mux0~0\|datad " "    32.597      0.361 RR    IC  g_DMEMSignExtender\|Mux0~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.741      0.144 RR  CELL  g_DMEMSignExtender\|Mux0~0\|combout " "    32.741      0.144 RR  CELL  g_DMEMSignExtender\|Mux0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.929      0.188 RR    IC  g_DMEMSignExtender\|Mux0~1\|datad " "    32.929      0.188 RR    IC  g_DMEMSignExtender\|Mux0~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.073      0.144 RR  CELL  g_DMEMSignExtender\|Mux0~1\|combout " "    33.073      0.144 RR  CELL  g_DMEMSignExtender\|Mux0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.317      1.244 RR    IC  g_RegisterDataSource\|\\G_NBit_MUX:29:MUXI\|o_O~0\|datad " "    34.317      1.244 RR    IC  g_RegisterDataSource\|\\G_NBit_MUX:29:MUXI\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.461      0.144 RR  CELL  g_RegisterDataSource\|\\G_NBit_MUX:29:MUXI\|o_O~0\|combout " "    34.461      0.144 RR  CELL  g_RegisterDataSource\|\\G_NBit_MUX:29:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.648      0.187 RR    IC  g_RegisterDataSource\|\\G_NBit_MUX:29:MUXI\|o_O~1\|datad " "    34.648      0.187 RR    IC  g_RegisterDataSource\|\\G_NBit_MUX:29:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.792      0.144 RR  CELL  g_RegisterDataSource\|\\G_NBit_MUX:29:MUXI\|o_O~1\|combout " "    34.792      0.144 RR  CELL  g_RegisterDataSource\|\\G_NBit_MUX:29:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.551      1.759 RR    IC  g_RegisterFile\|\\G_REGS:12:REG\|\\G_NBIT_REG:29:REG\|s_Q~feeder\|datad " "    36.551      1.759 RR    IC  g_RegisterFile\|\\G_REGS:12:REG\|\\G_NBIT_REG:29:REG\|s_Q~feeder\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.695      0.144 RR  CELL  g_RegisterFile\|\\G_REGS:12:REG\|\\G_NBIT_REG:29:REG\|s_Q~feeder\|combout " "    36.695      0.144 RR  CELL  g_RegisterFile\|\\G_REGS:12:REG\|\\G_NBIT_REG:29:REG\|s_Q~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.695      0.000 RR    IC  g_RegisterFile\|\\G_REGS:12:REG\|\\G_NBIT_REG:29:REG\|s_Q\|d " "    36.695      0.000 RR    IC  g_RegisterFile\|\\G_REGS:12:REG\|\\G_NBIT_REG:29:REG\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.775      0.080 RR  CELL  RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:12:REG\|dffg:\\G_NBIT_REG:29:REG\|s_Q " "    36.775      0.080 RR  CELL  RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:12:REG\|dffg:\\G_NBIT_REG:29:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.067      3.067  R        clock network delay " "    23.067      3.067  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.074      0.007           clock pessimism removed " "    23.074      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.054     -0.020           clock uncertainty " "    23.054     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.073      0.019     uTsu  RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:12:REG\|dffg:\\G_NBIT_REG:29:REG\|s_Q " "    23.073      0.019     uTsu  RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:12:REG\|dffg:\\G_NBIT_REG:29:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    36.775 " "Data Arrival Time  :    36.775" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.073 " "Data Required Time :    23.073" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -13.702 (VIOLATED) " "Slack              :   -13.702 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398429923 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765398429923 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.253 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.253" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398430176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398430176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398430176 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765398430176 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 1.253  " "Path #1: Hold slack is 1.253 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398430176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:14:REG\|dffg:\\G_NBIT_REG:13:REG\|s_Q " "From Node    : RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:14:REG\|dffg:\\G_NBIT_REG:13:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398430176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|ram~32792 " "To Node      : mem:DMem\|ram~32792" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398430176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398430176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398430176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398430176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398430176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398430176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398430176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398430176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398430176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.110      3.110  R        clock network delay " "     3.110      3.110  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398430176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.323      0.213     uTco  RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:14:REG\|dffg:\\G_NBIT_REG:13:REG\|s_Q " "     3.323      0.213     uTco  RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:14:REG\|dffg:\\G_NBIT_REG:13:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398430176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.323      0.000 RR  CELL  g_RegisterFile\|\\G_REGS:14:REG\|\\G_NBIT_REG:13:REG\|s_Q\|q " "     3.323      0.000 RR  CELL  g_RegisterFile\|\\G_REGS:14:REG\|\\G_NBIT_REG:13:REG\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398430176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.323      0.000 RR    IC  g_RegisterFile\|g_RS2MUX\|Mux18~18\|datac " "     3.323      0.000 RR    IC  g_RegisterFile\|g_RS2MUX\|Mux18~18\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398430176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.660      0.337 RR  CELL  g_RegisterFile\|g_RS2MUX\|Mux18~18\|combout " "     3.660      0.337 RR  CELL  g_RegisterFile\|g_RS2MUX\|Mux18~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398430176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.869      0.209 RR    IC  g_RegisterFile\|g_RS2MUX\|Mux18~19\|datab " "     3.869      0.209 RR    IC  g_RegisterFile\|g_RS2MUX\|Mux18~19\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398430176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.167      0.298 RR  CELL  g_RegisterFile\|g_RS2MUX\|Mux18~19\|combout " "     4.167      0.298 RR  CELL  g_RegisterFile\|g_RS2MUX\|Mux18~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398430176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.167      0.000 RR    IC  DMem\|ram~32792\|d " "     4.167      0.000 RR    IC  DMem\|ram~32792\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398430176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.229      0.062 RR  CELL  mem:DMem\|ram~32792 " "     4.229      0.062 RR  CELL  mem:DMem\|ram~32792" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398430176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398430176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398430176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398430176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398430176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398430176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398430176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.833      2.833  R        clock network delay " "     2.833      2.833  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398430176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.805     -0.028           clock pessimism removed " "     2.805     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398430176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.805      0.000           clock uncertainty " "     2.805      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398430176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.976      0.171      uTh  mem:DMem\|ram~32792 " "     2.976      0.171      uTh  mem:DMem\|ram~32792" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398430176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398430176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.229 " "Data Arrival Time  :     4.229" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398430176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.976 " "Data Required Time :     2.976" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398430176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.253  " "Slack              :     1.253 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398430176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398430176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398430176 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765398430176 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1765398430177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.077 " "Worst-case setup slack is 1.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765398431540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765398431540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.077               0.000 iCLK  " "    1.077               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765398431540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765398431540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.627 " "Worst-case hold slack is 0.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765398431703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765398431703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.627               0.000 iCLK  " "    0.627               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765398431703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765398431703 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1765398431707 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1765398431711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.404 " "Worst-case minimum pulse width slack is 9.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765398431743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765398431743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.404               0.000 iCLK  " "    9.404               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765398431743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765398431743 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.077 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433261 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765398433261 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.077  " "Path #1: Setup slack is 1.077 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:IMem\|ram~5597 " "From Node    : mem:IMem\|ram~5597" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:12:REG\|dffg:\\G_NBIT_REG:29:REG\|s_Q " "To Node      : RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:12:REG\|dffg:\\G_NBIT_REG:29:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.635      1.635  R        clock network delay " "     1.635      1.635  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.740      0.105     uTco  mem:IMem\|ram~5597 " "     1.740      0.105     uTco  mem:IMem\|ram~5597" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.740      0.000 FF  CELL  IMem\|ram~5597\|q " "     1.740      0.000 FF  CELL  IMem\|ram~5597\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.986      0.246 FF    IC  IMem\|ram~40414\|datad " "     1.986      0.246 FF    IC  IMem\|ram~40414\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.049      0.063 FF  CELL  IMem\|ram~40414\|combout " "     2.049      0.063 FF  CELL  IMem\|ram~40414\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.180      0.131 FF    IC  IMem\|ram~40415\|datab " "     2.180      0.131 FF    IC  IMem\|ram~40415\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.373      0.193 FF  CELL  IMem\|ram~40415\|combout " "     2.373      0.193 FF  CELL  IMem\|ram~40415\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.454      1.081 FF    IC  IMem\|ram~40416\|datad " "     3.454      1.081 FF    IC  IMem\|ram~40416\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.517      0.063 FF  CELL  IMem\|ram~40416\|combout " "     3.517      0.063 FF  CELL  IMem\|ram~40416\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.623      0.106 FF    IC  IMem\|ram~40427\|datad " "     3.623      0.106 FF    IC  IMem\|ram~40427\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.686      0.063 FF  CELL  IMem\|ram~40427\|combout " "     3.686      0.063 FF  CELL  IMem\|ram~40427\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.370      1.684 FF    IC  IMem\|ram~40438\|dataa " "     5.370      1.684 FF    IC  IMem\|ram~40438\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.563      0.193 FF  CELL  IMem\|ram~40438\|combout " "     5.563      0.193 FF  CELL  IMem\|ram~40438\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.675      0.112 FF    IC  IMem\|ram~40481\|datac " "     5.675      0.112 FF    IC  IMem\|ram~40481\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.808      0.133 FF  CELL  IMem\|ram~40481\|combout " "     5.808      0.133 FF  CELL  IMem\|ram~40481\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.940      0.132 FF    IC  IMem\|ram~40524\|datab " "     5.940      0.132 FF    IC  IMem\|ram~40524\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.133      0.193 FF  CELL  IMem\|ram~40524\|combout " "     6.133      0.193 FF  CELL  IMem\|ram~40524\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.245      0.112 FF    IC  IMem\|ram~40525\|datac " "     6.245      0.112 FF    IC  IMem\|ram~40525\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.378      0.133 FF  CELL  IMem\|ram~40525\|combout " "     6.378      0.133 FF  CELL  IMem\|ram~40525\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.508      0.130 FF    IC  IMem\|ram~40696\|datab " "     6.508      0.130 FF    IC  IMem\|ram~40696\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.700      0.192 FF  CELL  IMem\|ram~40696\|combout " "     6.700      0.192 FF  CELL  IMem\|ram~40696\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.238      0.538 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~14\|dataa " "     7.238      0.538 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~14\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.442      0.204 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~14\|combout " "     7.442      0.204 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.555      0.113 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~15\|datac " "     7.555      0.113 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~15\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.688      0.133 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~15\|combout " "     7.688      0.133 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.849      1.161 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~16\|datab " "     8.849      1.161 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~16\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.025      0.176 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~16\|combout " "     9.025      0.176 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.132      0.107 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~21\|datad " "     9.132      0.107 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~21\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.195      0.063 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~21\|combout " "     9.195      0.063 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.305      0.110 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~24\|datad " "     9.305      0.110 FF    IC  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~24\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.368      0.063 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~24\|combout " "     9.368      0.063 FF  CELL  g_ALU\|g_ASource\|\\G_NBit_MUX:1:MUXI\|o_O~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.102      0.734 FF    IC  g_ALU\|g_BarrelShifter\|leftShifter\|\\g_valShiftArr:1:g_MuxMain:28:g_mux\|o_O~2\|datab " "    10.102      0.734 FF    IC  g_ALU\|g_BarrelShifter\|leftShifter\|\\g_valShiftArr:1:g_MuxMain:28:g_mux\|o_O~2\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.309      0.207 FF  CELL  g_ALU\|g_BarrelShifter\|leftShifter\|\\g_valShiftArr:1:g_MuxMain:28:g_mux\|o_O~2\|combout " "    10.309      0.207 FF  CELL  g_ALU\|g_BarrelShifter\|leftShifter\|\\g_valShiftArr:1:g_MuxMain:28:g_mux\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.910      0.601 FF    IC  g_ALU\|g_BarrelShifter\|leftShifter\|\\g_valShiftArr:1:g_MuxEnd:30:g_mux\|o_O~2\|datad " "    10.910      0.601 FF    IC  g_ALU\|g_BarrelShifter\|leftShifter\|\\g_valShiftArr:1:g_MuxEnd:30:g_mux\|o_O~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.973      0.063 FF  CELL  g_ALU\|g_BarrelShifter\|leftShifter\|\\g_valShiftArr:1:g_MuxEnd:30:g_mux\|o_O~2\|combout " "    10.973      0.063 FF  CELL  g_ALU\|g_BarrelShifter\|leftShifter\|\\g_valShiftArr:1:g_MuxEnd:30:g_mux\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.106      0.133 FF    IC  g_ALU\|g_BarrelShifter\|leftShifter\|\\g_valShiftArr:3:g_MuxEnd:26:g_mux\|o_O~0\|datac " "    11.106      0.133 FF    IC  g_ALU\|g_BarrelShifter\|leftShifter\|\\g_valShiftArr:3:g_MuxEnd:26:g_mux\|o_O~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.239      0.133 FF  CELL  g_ALU\|g_BarrelShifter\|leftShifter\|\\g_valShiftArr:3:g_MuxEnd:26:g_mux\|o_O~0\|combout " "    11.239      0.133 FF  CELL  g_ALU\|g_BarrelShifter\|leftShifter\|\\g_valShiftArr:3:g_MuxEnd:26:g_mux\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.347      0.108 FF    IC  g_ALU\|g_BarrelShifter\|leftShifter\|\\g_valShiftArr:3:g_MuxEnd:26:g_mux\|o_O~1\|datad " "    11.347      0.108 FF    IC  g_ALU\|g_BarrelShifter\|leftShifter\|\\g_valShiftArr:3:g_MuxEnd:26:g_mux\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.410      0.063 FF  CELL  g_ALU\|g_BarrelShifter\|leftShifter\|\\g_valShiftArr:3:g_MuxEnd:26:g_mux\|o_O~1\|combout " "    11.410      0.063 FF  CELL  g_ALU\|g_BarrelShifter\|leftShifter\|\\g_valShiftArr:3:g_MuxEnd:26:g_mux\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.775      0.365 FF    IC  g_ALU\|g_ModuleSelect\|o_Output\[5\]~24\|datad " "    11.775      0.365 FF    IC  g_ALU\|g_ModuleSelect\|o_Output\[5\]~24\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.838      0.063 FF  CELL  g_ALU\|g_ModuleSelect\|o_Output\[5\]~24\|combout " "    11.838      0.063 FF  CELL  g_ALU\|g_ModuleSelect\|o_Output\[5\]~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.949      0.111 FF    IC  g_ALU\|g_ModuleSelect\|o_Output\[5\]~25\|datad " "    11.949      0.111 FF    IC  g_ALU\|g_ModuleSelect\|o_Output\[5\]~25\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.012      0.063 FF  CELL  g_ALU\|g_ModuleSelect\|o_Output\[5\]~25\|combout " "    12.012      0.063 FF  CELL  g_ALU\|g_ModuleSelect\|o_Output\[5\]~25\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.119      0.107 FF    IC  g_ALU\|g_ModuleSelect\|o_Output\[5\]~26\|datad " "    12.119      0.107 FF    IC  g_ALU\|g_ModuleSelect\|o_Output\[5\]~26\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.182      0.063 FF  CELL  g_ALU\|g_ModuleSelect\|o_Output\[5\]~26\|combout " "    12.182      0.063 FF  CELL  g_ALU\|g_ModuleSelect\|o_Output\[5\]~26\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.410      1.228 FF    IC  DMem\|ram~33399\|dataa " "    13.410      1.228 FF    IC  DMem\|ram~33399\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.614      0.204 FF  CELL  DMem\|ram~33399\|combout " "    13.614      0.204 FF  CELL  DMem\|ram~33399\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.747      0.133 FF    IC  DMem\|ram~33400\|datab " "    13.747      0.133 FF    IC  DMem\|ram~33400\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.954      0.207 FF  CELL  DMem\|ram~33400\|combout " "    13.954      0.207 FF  CELL  DMem\|ram~33400\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.063      0.109 FF    IC  DMem\|ram~33401\|datac " "    14.063      0.109 FF    IC  DMem\|ram~33401\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.196      0.133 FF  CELL  DMem\|ram~33401\|combout " "    14.196      0.133 FF  CELL  DMem\|ram~33401\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.329      0.133 FF    IC  DMem\|ram~33404\|datab " "    14.329      0.133 FF    IC  DMem\|ram~33404\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.522      0.193 FF  CELL  DMem\|ram~33404\|combout " "    14.522      0.193 FF  CELL  DMem\|ram~33404\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.746      2.224 FF    IC  DMem\|ram~33405\|dataa " "    16.746      2.224 FF    IC  DMem\|ram~33405\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.919      0.173 FF  CELL  DMem\|ram~33405\|combout " "    16.919      0.173 FF  CELL  DMem\|ram~33405\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.028      0.109 FF    IC  DMem\|ram~33448\|datad " "    17.028      0.109 FF    IC  DMem\|ram~33448\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.091      0.063 FF  CELL  DMem\|ram~33448\|combout " "    17.091      0.063 FF  CELL  DMem\|ram~33448\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.757      0.666 FF    IC  DMem\|ram~33491\|dataa " "    17.757      0.666 FF    IC  DMem\|ram~33491\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.950      0.193 FF  CELL  DMem\|ram~33491\|combout " "    17.950      0.193 FF  CELL  DMem\|ram~33491\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.060      0.110 FF    IC  DMem\|ram~33492\|datac " "    18.060      0.110 FF    IC  DMem\|ram~33492\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.193      0.133 FF  CELL  DMem\|ram~33492\|combout " "    18.193      0.133 FF  CELL  DMem\|ram~33492\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.388      0.195 FF    IC  g_DMEMSignExtender\|Mux0~0\|datad " "    18.388      0.195 FF    IC  g_DMEMSignExtender\|Mux0~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.451      0.063 FF  CELL  g_DMEMSignExtender\|Mux0~0\|combout " "    18.451      0.063 FF  CELL  g_DMEMSignExtender\|Mux0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.559      0.108 FF    IC  g_DMEMSignExtender\|Mux0~1\|datad " "    18.559      0.108 FF    IC  g_DMEMSignExtender\|Mux0~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.622      0.063 FF  CELL  g_DMEMSignExtender\|Mux0~1\|combout " "    18.622      0.063 FF  CELL  g_DMEMSignExtender\|Mux0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.342      0.720 FF    IC  g_RegisterDataSource\|\\G_NBit_MUX:29:MUXI\|o_O~0\|datad " "    19.342      0.720 FF    IC  g_RegisterDataSource\|\\G_NBit_MUX:29:MUXI\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.405      0.063 FF  CELL  g_RegisterDataSource\|\\G_NBit_MUX:29:MUXI\|o_O~0\|combout " "    19.405      0.063 FF  CELL  g_RegisterDataSource\|\\G_NBit_MUX:29:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.511      0.106 FF    IC  g_RegisterDataSource\|\\G_NBit_MUX:29:MUXI\|o_O~1\|datad " "    19.511      0.106 FF    IC  g_RegisterDataSource\|\\G_NBit_MUX:29:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.574      0.063 FF  CELL  g_RegisterDataSource\|\\G_NBit_MUX:29:MUXI\|o_O~1\|combout " "    19.574      0.063 FF  CELL  g_RegisterDataSource\|\\G_NBit_MUX:29:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.586      1.012 FF    IC  g_RegisterFile\|\\G_REGS:12:REG\|\\G_NBIT_REG:29:REG\|s_Q~feeder\|datad " "    20.586      1.012 FF    IC  g_RegisterFile\|\\G_REGS:12:REG\|\\G_NBIT_REG:29:REG\|s_Q~feeder\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.649      0.063 FF  CELL  g_RegisterFile\|\\G_REGS:12:REG\|\\G_NBIT_REG:29:REG\|s_Q~feeder\|combout " "    20.649      0.063 FF  CELL  g_RegisterFile\|\\G_REGS:12:REG\|\\G_NBIT_REG:29:REG\|s_Q~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.649      0.000 FF    IC  g_RegisterFile\|\\G_REGS:12:REG\|\\G_NBIT_REG:29:REG\|s_Q\|d " "    20.649      0.000 FF    IC  g_RegisterFile\|\\G_REGS:12:REG\|\\G_NBIT_REG:29:REG\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.699      0.050 FF  CELL  RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:12:REG\|dffg:\\G_NBIT_REG:29:REG\|s_Q " "    20.699      0.050 FF  CELL  RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:12:REG\|dffg:\\G_NBIT_REG:29:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.784      1.784  R        clock network delay " "    21.784      1.784  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.789      0.005           clock pessimism removed " "    21.789      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.769     -0.020           clock uncertainty " "    21.769     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.776      0.007     uTsu  RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:12:REG\|dffg:\\G_NBIT_REG:29:REG\|s_Q " "    21.776      0.007     uTsu  RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:12:REG\|dffg:\\G_NBIT_REG:29:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    20.699 " "Data Arrival Time  :    20.699" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.776 " "Data Required Time :    21.776" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.077  " "Slack              :     1.077 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433262 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765398433262 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.627 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.627" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433471 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765398433471 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.627  " "Path #1: Hold slack is 0.627 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:14:REG\|dffg:\\G_NBIT_REG:13:REG\|s_Q " "From Node    : RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:14:REG\|dffg:\\G_NBIT_REG:13:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|ram~32792 " "To Node      : mem:DMem\|ram~32792" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.804      1.804  R        clock network delay " "     1.804      1.804  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.909      0.105     uTco  RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:14:REG\|dffg:\\G_NBIT_REG:13:REG\|s_Q " "     1.909      0.105     uTco  RegFile:g_RegisterFile\|nBitRegister:\\G_REGS:14:REG\|dffg:\\G_NBIT_REG:13:REG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.909      0.000 RR  CELL  g_RegisterFile\|\\G_REGS:14:REG\|\\G_NBIT_REG:13:REG\|s_Q\|q " "     1.909      0.000 RR  CELL  g_RegisterFile\|\\G_REGS:14:REG\|\\G_NBIT_REG:13:REG\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.909      0.000 RR    IC  g_RegisterFile\|g_RS2MUX\|Mux18~18\|datac " "     1.909      0.000 RR    IC  g_RegisterFile\|g_RS2MUX\|Mux18~18\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.080      0.171 RR  CELL  g_RegisterFile\|g_RS2MUX\|Mux18~18\|combout " "     2.080      0.171 RR  CELL  g_RegisterFile\|g_RS2MUX\|Mux18~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.178      0.098 RR    IC  g_RegisterFile\|g_RS2MUX\|Mux18~19\|datab " "     2.178      0.098 RR    IC  g_RegisterFile\|g_RS2MUX\|Mux18~19\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.332      0.154 RR  CELL  g_RegisterFile\|g_RS2MUX\|Mux18~19\|combout " "     2.332      0.154 RR  CELL  g_RegisterFile\|g_RS2MUX\|Mux18~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.332      0.000 RR    IC  DMem\|ram~32792\|d " "     2.332      0.000 RR    IC  DMem\|ram~32792\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.363      0.031 RR  CELL  mem:DMem\|ram~32792 " "     2.363      0.031 RR  CELL  mem:DMem\|ram~32792" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.672      1.672  R        clock network delay " "     1.672      1.672  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.652     -0.020           clock pessimism removed " "     1.652     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.652      0.000           clock uncertainty " "     1.652      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.736      0.084      uTh  mem:DMem\|ram~32792 " "     1.736      0.084      uTh  mem:DMem\|ram~32792" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.363 " "Data Arrival Time  :     2.363" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.736 " "Data Required Time :     1.736" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.627  " "Slack              :     0.627 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1765398433472 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765398433472 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1765398461054 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1765398489724 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2609 " "Peak virtual memory: 2609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765398491663 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 10 14:28:11 2025 " "Processing ended: Wed Dec 10 14:28:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765398491663 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:30 " "Elapsed time: 00:01:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765398491663 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:46 " "Total CPU time (on all processors): 00:01:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765398491663 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1765398491663 ""}
