## Narrative: 2018-03-31_sys2-orip

**Objective**: obtain data with
[/ORIP](../doc/s370_perf.md#user-content-par-orip) to test effect of
code relocation.
To be compared with [2018-03-31_sys2](2018-03-31_sys2.md).

| Attribute | Value |
| --------- | ----- |
| Host   | [sys2](hostinfo_sys2.md) |
| System | [Herc tk4- 08](sysinfo_tk4m08.md) (NUMCPU=2 MAXCPU=2) |
| s370_perf | [V0.9.7  rev  1003  2018-03-30](https://github.com/wfjm/s370-perf/blob/2685ff0/codes/s370_perf.asm) |
| Creation Date | 2018-03-31 |
| Send by | wfjm |
| [cpufreq](README_narr.md#user-content-cpufreq) | governor: ondemand; latency: 10.0 us |
| [eff. CPU clock](README_narr.md#user-content-effclk) | 3600 MHz |
| [ASM step](README_narr.md#user-content-asm) | `CPU:    5.21s  21.43%; CPU/ela:  92.46%` |
| [GO step](README_narr.md#user-content-go)   | `CPU:  283.72s   1.53%; CPU/ela:  99.91%` |
| Data | [2018-03-31_sys2-orip.dat](../data/2018-03-31_sys2-orip.dat) |
| [lmark](README_narr.md#user-content-lmark) | 106.40 MIPS |

### <a id="find">Findings</a>
Most instruction times seen with `/ORIP`, thus without code relocation, are
very close to the ones seen for the standard case with code relocation.
The cases which differ by more than 3% are
```
Tag   Comment                :   default      ORIP :  ORIP/default
D611  EX R,i (bare, via XI)  :     20.85     18.89 :    0.906
T611  EX R,i (with XI)       :     30.62     28.64 :    0.935
T238  NR R,R                 :      3.56      3.43 :    0.963
T210  MR R,R                 :      5.75      5.58 :    0.970
...
T551  CD R,m                 :     18.15     18.80 :    1.036
T506  LPER R,R               :      5.68      5.89 :    1.037
T264  CL R,m                 :      7.74      8.06 :    1.041
T107  LCR R,R                :      3.65      3.81 :    1.044
T160  MVI m,i                :      7.91      8.30 :    1.049
T117  STCM R,i,m (1100)      :     13.36     14.03 :    1.050
T239  OR R,R                 :      3.55      3.73 :    1.051
T509  STE R,m (unal)         :      9.71     10.33 :    1.064
D215  DR R,R                 :     14.72     15.68 :    1.065
T501  LE R,m                 :      9.22      9.92 :    1.076
T532  LD R,m (unal)          :      9.87     10.63 :    1.077
D295  CDS R,R,m (eq,eq)      :     39.36     42.70 :    1.085
T535  LNDR R,R               :      5.45      5.94 :    1.090
T241  SLDL R,1               :      5.78      6.31 :    1.092
D178  MVCL (1kb,over1)       :     10.77     11.77 :    1.093
T101  LA R,n                 :      2.77      3.05 :    1.101
T109  LPR R,R                :      3.79      4.19 :    1.106
T600  STCK m                 :     65.48     77.22 :    1.179
T300  BCR 0,0 (noop)         :      2.49      2.95 :    1.185
D179  MVCL (1kb,over2)       :    103.63    129.21 :    1.247
T154  MVC m,m (100c)         :     23.10     32.45 :    1.405
D320  BALR R,R               :      6.61     32.14 :    4.862
```

In most cases `/ORIP` leads to a longer instruction time.
Most likely reason is that in the _assembled-as-is_ code some test loops
will span over a page boundary. Because branches across a page border are
significantly slower, see
[branch instruction timing](2018-03-31_sys2.md#user-content-find-bfar),
this might slow down a test loop.

The case of `BALR`, with a very significant slow-down of almost a factor 5,
is a bit astonishing and can't be easily explained this way.
