Can you produce the list of ARMv7-A  A32 Instructions and then separately the THUMB instruction set

###### ChatGPT said:

Thought for 2m 5s

Totally—here are clean, alphabetized mnemonic lists you can use as a basis for your decoders. I’ve kept them to the **core integer + system** set (no VFP/NEON and no generic coprocessor MCR/MRC/CDP/LDC/STC), and I’m not listing conditional-suffix variants (EQ/NE/…).

# A32 (ARM state, Armv7-A) — core mnemonics

ADC, ADD, ADR (pseudo), AND, ASR, B, BFC, BFI, BKPT, BL, BLX, BX,
 CLREX, CLZ, CMN, CMP, CPS, CPSID, CPSIE, DBG, DMB, DSB,
 EOR, HVC, ISB,
 LDM, LDR, LDRB, LDRBT, LDRD, LDRH, LDRSB, LDRSH, LDRT,
 LDREX, LDREXB, LDREXD, LDREXH,
 MLA, MLS, MOV, MOVT, MOVW, MRS, MSR, MUL, MVN, NOP, ORR,
 PKHBT, PKHTB, PLD, PLDW, PLI,
 QADD, QDADD, QSUB, QDSUB,
 RBIT, REV, REV16, REVSH, ROR, RRX, RSB, RSC,
 SADD16, SASX, SBFX, SDIV (opt), SEL, SETEND, SEV,
 SHADD16, SHADD8, SHSUB16, SHSUB8,
 SMC, SMLABB, SMLABT, SMLATB, SMLATT, SMLAD, SMLAL, SMLALD, SMLAWB, SMLAWT,
 SMLSD, SMLSLD, SMMLA, SMMLS, SMMUL, SMUAD, SMUSD,
 SMULL, SMULBB, SMULBT, SMULTB, SMULTT, SMULWB, SMULWT,
 SSAT, SSAT16, SSAX, SSUB16, SSUB8,
 STM, STR, STRB, STRBT, STRD, STRH, STRT,
 STREX, STREXB, STREXD, STREXH,
 SUB, SVC, SWP (dep), SWPB (dep),
 TEQ, TST,
 UADD16, UADD8, UASX, UBFX, UDIV (opt),
 UHADD16, UHADD8, UHSUB16, UHSUB8,
 UMAAL, UMLAL, UMULL,
 UQADD16, UQADD8, UQASX, UQSAX, UQSUB16, UQSUB8,
 USAD8, USADA8, USAT, USAT16, USAX, USUB16, USUB8,
 UXTAB, UXTAB16, UXTAH, UXTB, UXTB16, UXTH,
 WFE, WFI, YIELD, UDF.

# T32 (Thumb/Thumb-2, Armv7-A) — core mnemonics

(Everything that also exists in A32 typically has a T32 form; plus Thumb-specific items marked below.)

ADC, ADD, ADR, AND, ASR, B, BFC, BFI, BKPT, BL, BLX, BX,
 CBZ, CBNZ, **IT**,
 CLREX, CLZ, CMN, CMP, CPS, CPSID, CPSIE, DBG, DMB, DSB,
 EOR, HVC, ISB,
 LDM, LDR, LDRB, LDRD, LDRH, LDRSB, LDRSH,
 LDREX, LDREXB, LDREXD, LDREXH,
 LSL, LSR,
 MLA, MLS, MOV, **MOVS**, MOVT, MOVW, MRS, MSR, MUL, MVN, NOP, ORR,
 PKHBT, PKHTB, PLD, PLDW, PLI, **POP, PUSH**,
 QADD, QDADD, QSUB, QDSUB,
 RBIT, REV, REV16, REVSH, ROR, RRX, RSB, RSC,
 SADD16, SASX, SBFX, SDIV (opt), SEL, SETEND, SEV,
 SHADD16, SHADD8, SHSUB16, SHSUB8,
 SMC, SMLAD, SMLAL, SMLALD, SMLSD, SMLSLD, SMMLA, SMMLS, SMMUL, SMUAD, SMUSD, SMULL,
 SSAT, SSAT16, SSAX, SSUB16, SSUB8,
 STM, STR, STRB, STRD, STRH,
 STREX, STREXB, STREXD, STREXH,
 SUB, SVC, **TBB, TBH**, TEQ, TST,
 UADD16, UADD8, UASX, UBFX, UDIV (opt),
 UHADD16, UHADD8, UHSUB16, UHSUB8,
 UMAAL, UMLAL, UMULL,
 UQADD16, UQADD8, UQASX, UQSAX, UQSUB16, UQSUB8,
 USAD8, USADA8, USAT, USAT16, USAX, USUB16, USUB8,
 UXTAB, UXTAB16, UXTAH, UXTB, UXTB16, UXTH,
 WFE, WFI, YIELD, UDF.

### Notes & scope

- **Optional**: `SDIV/UDIV`, virtualization (`HVC`), and some saturation/multiply variants may be optional depending on the CPU’s configured extensions.
- **Aliases**: Shifts like `ASR/LSL/LSR/ROR/RRX` are often encoded as data-processing with shifted operands; assemblers still accept the mnemonic forms.
- **Coprocessor/VFP/NEON**: Omitted here on purpose (e.g., `MCR/MRC`, `VADD`, `VMOV`, etc.). Shout if you want those lists too.
- **T32 specifics**: `IT`, `CBZ/CBNZ`, `TBB/TBH`, and 16-bit `PUSH/POP` are Thumb-only. Many others exist in both A32 and T32 with different encodings/widths.

If you want these as JSON (for generating decoder tables or tests), say the word and I’ll dump both sets in machine-friendly form.