<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ALU_BAsed_Processor.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ALU_Control_Unit.bld"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ALU_Control_Unit.ngr"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU_Control_Unit_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="FPGA_ALU.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="FPGA_ALU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="FPGA_ALU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="FPGA_ALU.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="FPGA_ALU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="FPGA_ALU.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="FPGA_ALU.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="FPGA_ALU.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="FPGA_ALU.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="FPGA_ALU.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FPGA_ALU.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="FPGA_ALU.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="FPGA_ALU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="FPGA_ALU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="FPGA_ALU.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="FPGA_ALU.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="FPGA_ALU.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="FPGA_ALU.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="FPGA_ALU.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="FPGA_ALU.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="FPGA_ALU_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="FPGA_ALU_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="FPGA_ALU_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="FPGA_ALU_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="FPGA_ALU_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FPGA_ALU_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FPGA_ALU_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="FPGA_ALU_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="FPGA_ALU_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FPGA_ALU_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="FPGA_ALU_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="FPGA_ALU_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FPGA_ALU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="fpga_alu.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="fpga_alu.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="fpga_alu.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1513837799" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1513837799">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513838913" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4670464588483815860" xil_pn:start_ts="1513838913">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513838913" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4407430668859934173" xil_pn:start_ts="1513838913">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513837799" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1513837799">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513838913" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3884237395263534154" xil_pn:start_ts="1513838913">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513837799" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1513837799">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513838913" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2464212553783109843" xil_pn:start_ts="1513838913">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513838926" xil_pn:in_ck="-1000311990366630555" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="6024119284200348818" xil_pn:start_ts="1513838913">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_Control_Unit.ngr"/>
      <outfile xil_pn:name="FPGA_ALU.cmd_log"/>
      <outfile xil_pn:name="FPGA_ALU.lso"/>
      <outfile xil_pn:name="FPGA_ALU.ngc"/>
      <outfile xil_pn:name="FPGA_ALU.ngr"/>
      <outfile xil_pn:name="FPGA_ALU.prj"/>
      <outfile xil_pn:name="FPGA_ALU.stx"/>
      <outfile xil_pn:name="FPGA_ALU.syr"/>
      <outfile xil_pn:name="FPGA_ALU.xst"/>
      <outfile xil_pn:name="FPGA_ALU_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1513838926" xil_pn:in_ck="-8662873451376985658" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784892230237929313" xil_pn:start_ts="1513838926">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513838934" xil_pn:in_ck="6906038965745274443" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5814606448667074436" xil_pn:start_ts="1513838926">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FPGA_ALU.bld"/>
      <outfile xil_pn:name="FPGA_ALU.cmd_log"/>
      <outfile xil_pn:name="FPGA_ALU.ngd"/>
      <outfile xil_pn:name="FPGA_ALU_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="xlnx_auto_0_xdb"/>
    </transform>
    <transform xil_pn:end_ts="1513838963" xil_pn:in_ck="6606160738065123308" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-1156084432593644544" xil_pn:start_ts="1513838934">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FPGA_ALU.pcf"/>
      <outfile xil_pn:name="FPGA_ALU_map.map"/>
      <outfile xil_pn:name="FPGA_ALU_map.mrp"/>
      <outfile xil_pn:name="FPGA_ALU_map.ncd"/>
      <outfile xil_pn:name="FPGA_ALU_map.ngm"/>
      <outfile xil_pn:name="FPGA_ALU_map.xrpt"/>
      <outfile xil_pn:name="FPGA_ALU_summary.xml"/>
      <outfile xil_pn:name="FPGA_ALU_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1513838999" xil_pn:in_ck="-7197905638786434395" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-4742726394631258090" xil_pn:start_ts="1513838963">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FPGA_ALU.ncd"/>
      <outfile xil_pn:name="FPGA_ALU.pad"/>
      <outfile xil_pn:name="FPGA_ALU.par"/>
      <outfile xil_pn:name="FPGA_ALU.ptwx"/>
      <outfile xil_pn:name="FPGA_ALU.unroutes"/>
      <outfile xil_pn:name="FPGA_ALU.xpi"/>
      <outfile xil_pn:name="FPGA_ALU_pad.csv"/>
      <outfile xil_pn:name="FPGA_ALU_pad.txt"/>
      <outfile xil_pn:name="FPGA_ALU_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1513839025" xil_pn:in_ck="3663864542509127650" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="335873702051717080" xil_pn:start_ts="1513838999">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FPGA_ALU.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="fpga_alu.bgn"/>
      <outfile xil_pn:name="fpga_alu.bit"/>
      <outfile xil_pn:name="fpga_alu.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1513838999" xil_pn:in_ck="-9150145429283581720" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1513838986">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FPGA_ALU.twr"/>
      <outfile xil_pn:name="FPGA_ALU.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
