# Days-of-verilog

This repository contains a journey through Verilog, where each day focuses on implementing and understanding a specific digital design concept.

## Progress

- **Day 1**: Parallel Fault Simulation  
- **Day 2**: Parallel Pattern Single Fault Simulation  
- **Day 3**: Faulty Transistor  
- **Day 4**: Faulty MUX  
- **Day 5**: Counter  
- **Day 6**: ALU with Faulty MUX  
- **Day 7**: ALU  
- **Day 8**: Demux  
- **Day 9**: Decoder  
- **Day 10**: Synchronous Flip-Flop  
- **Day 11**: Asynchronous Flip-Flop 
- **Day 12**: Stack/LIFO
- **Day 13**: Synchronous FIFO
- **Day 14**: Binary to Gray Converter
- **Day 15**: Gray to Binary Converter
- **Day 16**: Ripple Carry Adder
- **Day 17**: Carry Look Ahead Adder
- **Day 18**: Binary Encoder
- **Day 19**: Priority Encoder
- **Day 20**: Binary Decoder
- **Day 21**: Comparator
- **Day 22**: Universal Shift Register
- **Day 23**: Linear-Feedback Shift Register (LFSR)
- **Day 24**: Generation of Clock from System Clock
- **Day 25**: T Flip Flop
- **Day 26**: SR Flip Flop
- **Day 27**: JK Flip Flop