// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.2 Build 304 01/31/2018 SJ Pro Edition"

// DATE "06/06/2019 16:25:41"

// 
// Device: Altera 10AT115S2F45E2SG Package FBGA1932
// 

// 
// This greybox netlist file is for third party Synthesis Tools
// for timing and resource estimation only.
// 


module Nios_onchip_memory2_0 (
	reset,
	readdata,
	address,
	chipselect,
	write,
	clk,
	reset_req,
	clken,
	byteenable,
	writedata)/* synthesis synthesis_greybox=0 */;
input 	reset;
output 	[31:0] readdata;
input 	[16:0] address;
input 	chipselect;
input 	write;
input 	clk;
input 	reset_req;
input 	clken;
input 	[3:0] byteenable;
input 	[31:0] writedata;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~0_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~1_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~2_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~3_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~4_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~5_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~6_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~7_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~8_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~9_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~10_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~11_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~12_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~13_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~14_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~15_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~16_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~17_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~18_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~19_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~20_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~21_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~22_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~23_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~24_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~25_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~26_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~27_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~28_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~29_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~30_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~31_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~32_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~33_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~34_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~35_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~36_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~37_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~38_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~39_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~40_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~41_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~42_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~43_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~44_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~45_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~46_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~47_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~48_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~49_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~50_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~51_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~52_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~53_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~54_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~55_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~56_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~57_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~58_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~59_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~60_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~61_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~62_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~63_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~64_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~65_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~66_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~67_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~68_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~69_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~70_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~71_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~72_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~73_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~74_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~75_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~76_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~77_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~78_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~79_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~80_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~81_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~82_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~83_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~84_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~85_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~86_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~87_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~88_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~89_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~90_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~91_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~92_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~93_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~94_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~95_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~96_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~97_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~98_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~99_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~100_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~101_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~102_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~103_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~104_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~105_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~106_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~107_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~108_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~109_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~110_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~111_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~112_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~113_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~114_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~115_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~116_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~117_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~118_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~119_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~120_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~121_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~122_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~123_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~124_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~125_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~126_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~127_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~128_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~0_combout ;
wire \onchip_memory2_0|i4~combout ;
wire \onchip_memory2_0|i6~combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~1_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~2_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~3_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~4_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~5_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~6_combout ;

wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [143:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTADATAOUT_bus ;

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~0_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[0]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160 .port_a_first_address = 81920;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160 .port_a_first_bit_number = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160 .port_a_last_address = 98303;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~1_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[0]}),
	.portaaddr({gnd,gnd,gnd,gnd,address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192 .port_a_address_width = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192 .port_a_first_address = 98304;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192 .port_a_last_address = 102399;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~2_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[0]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128 .port_a_first_address = 65536;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128 .port_a_first_bit_number = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128 .port_a_last_address = 81919;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~3_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[0]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_first_address = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_last_address = 32767;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~4_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[0]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 16383;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~5_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[0]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_first_address = 32768;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_last_address = 49151;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~6_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[0]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_a_first_address = 49152;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_a_last_address = 65535;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~0_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[1]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161 .port_a_first_address = 81920;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161 .port_a_first_bit_number = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161 .port_a_last_address = 98303;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~1_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[1]}),
	.portaaddr({gnd,gnd,gnd,gnd,address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193 .port_a_address_width = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193 .port_a_first_address = 98304;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193 .port_a_first_bit_number = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193 .port_a_last_address = 102399;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~2_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[1]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129 .port_a_first_address = 65536;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129 .port_a_first_bit_number = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129 .port_a_last_address = 81919;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~3_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[1]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_first_address = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_last_address = 32767;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~4_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[1]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_last_address = 16383;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~5_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[1]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_a_first_address = 32768;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_a_last_address = 49151;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~6_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[1]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97 .port_a_first_address = 49152;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97 .port_a_last_address = 65535;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~0_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[2]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162 .port_a_first_address = 81920;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162 .port_a_first_bit_number = 2;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162 .port_a_last_address = 98303;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~1_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[2]}),
	.portaaddr({gnd,gnd,gnd,gnd,address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194 .port_a_address_width = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194 .port_a_first_address = 98304;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194 .port_a_first_bit_number = 2;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194 .port_a_last_address = 102399;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~2_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[2]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130 .port_a_first_address = 65536;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130 .port_a_first_bit_number = 2;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130 .port_a_last_address = 81919;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~3_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[2]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_first_address = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_last_address = 32767;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~4_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[2]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_last_address = 16383;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~5_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[2]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_first_address = 32768;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_last_address = 49151;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~6_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[2]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98 .port_a_first_address = 49152;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98 .port_a_last_address = 65535;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~0_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[3]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163 .port_a_first_address = 81920;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163 .port_a_first_bit_number = 3;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163 .port_a_last_address = 98303;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~1_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[3]}),
	.portaaddr({gnd,gnd,gnd,gnd,address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195 .port_a_address_width = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195 .port_a_first_address = 98304;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195 .port_a_first_bit_number = 3;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195 .port_a_last_address = 102399;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~2_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[3]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131 .port_a_first_address = 65536;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131 .port_a_first_bit_number = 3;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131 .port_a_last_address = 81919;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~3_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[3]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_first_address = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_last_address = 32767;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~4_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[3]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_last_address = 16383;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~5_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[3]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_first_address = 32768;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_last_address = 49151;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~6_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[3]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99 .port_a_first_address = 49152;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99 .port_a_last_address = 65535;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~0_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[4]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164 .port_a_first_address = 81920;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164 .port_a_first_bit_number = 4;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164 .port_a_last_address = 98303;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~1_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[4]}),
	.portaaddr({gnd,gnd,gnd,gnd,address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196 .port_a_address_width = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196 .port_a_first_address = 98304;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196 .port_a_last_address = 102399;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~2_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[4]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132 .port_a_first_address = 65536;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132 .port_a_first_bit_number = 4;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132 .port_a_last_address = 81919;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~3_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[4]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_first_address = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_last_address = 32767;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~4_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[4]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_last_address = 16383;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~5_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[4]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_a_first_address = 32768;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_a_last_address = 49151;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~6_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[4]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100 .port_a_first_address = 49152;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100 .port_a_last_address = 65535;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~0_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[5]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165 .port_a_first_address = 81920;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165 .port_a_first_bit_number = 5;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165 .port_a_last_address = 98303;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~1_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[5]}),
	.portaaddr({gnd,gnd,gnd,gnd,address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197 .port_a_address_width = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197 .port_a_first_address = 98304;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197 .port_a_first_bit_number = 5;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197 .port_a_last_address = 102399;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~2_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[5]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133 .port_a_first_address = 65536;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133 .port_a_first_bit_number = 5;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133 .port_a_last_address = 81919;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~3_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[5]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_first_address = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_last_address = 32767;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~4_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[5]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_last_address = 16383;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~5_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[5]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_a_first_address = 32768;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_a_last_address = 49151;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~6_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[5]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101 .port_a_first_address = 49152;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101 .port_a_last_address = 65535;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~0_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[6]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166 .port_a_first_address = 81920;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166 .port_a_first_bit_number = 6;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166 .port_a_last_address = 98303;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~1_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[6]}),
	.portaaddr({gnd,gnd,gnd,gnd,address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198 .port_a_address_width = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198 .port_a_first_address = 98304;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198 .port_a_first_bit_number = 6;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198 .port_a_last_address = 102399;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~2_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[6]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134 .port_a_first_address = 65536;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134 .port_a_first_bit_number = 6;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134 .port_a_last_address = 81919;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~3_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[6]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_first_address = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_last_address = 32767;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~4_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[6]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_last_address = 16383;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~5_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[6]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_first_address = 32768;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_last_address = 49151;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~6_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[6]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102 .port_a_first_address = 49152;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102 .port_a_last_address = 65535;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~0_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[7]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167 .port_a_first_address = 81920;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167 .port_a_first_bit_number = 7;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167 .port_a_last_address = 98303;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~1_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[7]}),
	.portaaddr({gnd,gnd,gnd,gnd,address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199 .port_a_address_width = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199 .port_a_first_address = 98304;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199 .port_a_first_bit_number = 7;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199 .port_a_last_address = 102399;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~2_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[7]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135 .port_a_first_address = 65536;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135 .port_a_first_bit_number = 7;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135 .port_a_last_address = 81919;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~3_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[7]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_first_address = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_last_address = 32767;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~4_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[7]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_last_address = 16383;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~5_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[7]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_a_first_address = 32768;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_a_last_address = 49151;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~6_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[7]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[0]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103 .port_a_first_address = 49152;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103 .port_a_last_address = 65535;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~0_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[8]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168 .port_a_first_address = 81920;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168 .port_a_first_bit_number = 8;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168 .port_a_last_address = 98303;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~1_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[8]}),
	.portaaddr({gnd,gnd,gnd,gnd,address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200 .port_a_address_width = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200 .port_a_first_address = 98304;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200 .port_a_first_bit_number = 8;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200 .port_a_last_address = 102399;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~2_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[8]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136 .port_a_first_address = 65536;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136 .port_a_first_bit_number = 8;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136 .port_a_last_address = 81919;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~3_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[8]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_first_address = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_last_address = 32767;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~4_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[8]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 16383;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~5_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[8]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_first_address = 32768;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_last_address = 49151;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~6_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[8]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_a_first_address = 49152;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_a_last_address = 65535;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~0_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[9]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169 .port_a_first_address = 81920;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169 .port_a_first_bit_number = 9;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169 .port_a_last_address = 98303;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~1_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[9]}),
	.portaaddr({gnd,gnd,gnd,gnd,address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201 .port_a_address_width = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201 .port_a_first_address = 98304;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201 .port_a_first_bit_number = 9;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201 .port_a_last_address = 102399;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~2_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[9]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137 .port_a_first_address = 65536;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137 .port_a_first_bit_number = 9;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137 .port_a_last_address = 81919;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~3_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[9]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_first_address = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_last_address = 32767;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~4_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[9]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_last_address = 16383;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~5_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[9]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_a_first_address = 32768;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_a_last_address = 49151;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~6_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[9]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105 .port_a_first_address = 49152;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105 .port_a_last_address = 65535;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~0_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[10]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170 .port_a_first_address = 81920;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170 .port_a_first_bit_number = 10;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170 .port_a_last_address = 98303;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~1_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[10]}),
	.portaaddr({gnd,gnd,gnd,gnd,address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202 .port_a_address_width = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202 .port_a_first_address = 98304;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202 .port_a_first_bit_number = 10;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202 .port_a_last_address = 102399;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~2_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[10]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138 .port_a_first_address = 65536;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138 .port_a_first_bit_number = 10;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138 .port_a_last_address = 81919;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~3_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[10]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_first_address = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_last_address = 32767;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~4_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[10]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_last_address = 16383;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~5_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[10]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_first_address = 32768;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_last_address = 49151;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~6_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[10]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106 .port_a_first_address = 49152;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106 .port_a_last_address = 65535;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~0_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[11]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171 .port_a_first_address = 81920;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171 .port_a_first_bit_number = 11;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171 .port_a_last_address = 98303;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~1_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[11]}),
	.portaaddr({gnd,gnd,gnd,gnd,address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203 .port_a_address_width = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203 .port_a_first_address = 98304;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203 .port_a_first_bit_number = 11;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203 .port_a_last_address = 102399;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~2_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[11]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139 .port_a_first_address = 65536;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139 .port_a_first_bit_number = 11;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139 .port_a_last_address = 81919;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~3_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[11]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_first_address = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_last_address = 32767;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~4_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[11]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_last_address = 16383;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~5_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[11]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_first_address = 32768;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_last_address = 49151;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~6_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[11]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107 .port_a_first_address = 49152;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107 .port_a_last_address = 65535;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~0_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[12]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172 .port_a_first_address = 81920;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172 .port_a_first_bit_number = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172 .port_a_last_address = 98303;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~1_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[12]}),
	.portaaddr({gnd,gnd,gnd,gnd,address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204 .port_a_address_width = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204 .port_a_first_address = 98304;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204 .port_a_first_bit_number = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204 .port_a_last_address = 102399;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~2_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[12]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140 .port_a_first_address = 65536;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140 .port_a_first_bit_number = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140 .port_a_last_address = 81919;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~3_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[12]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_first_address = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_last_address = 32767;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~4_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[12]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_last_address = 16383;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~5_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[12]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_a_first_address = 32768;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_a_last_address = 49151;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~6_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[12]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108 .port_a_first_address = 49152;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108 .port_a_last_address = 65535;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~0_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[13]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173 .port_a_first_address = 81920;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173 .port_a_first_bit_number = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173 .port_a_last_address = 98303;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~1_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[13]}),
	.portaaddr({gnd,gnd,gnd,gnd,address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205 .port_a_address_width = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205 .port_a_first_address = 98304;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205 .port_a_first_bit_number = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205 .port_a_last_address = 102399;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~2_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[13]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141 .port_a_first_address = 65536;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141 .port_a_first_bit_number = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141 .port_a_last_address = 81919;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~3_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[13]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_first_address = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_last_address = 32767;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~4_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[13]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_last_address = 16383;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~5_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[13]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_first_address = 32768;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_last_address = 49151;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~6_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[13]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109 .port_a_first_address = 49152;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109 .port_a_last_address = 65535;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~0_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[14]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174 .port_a_first_address = 81920;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174 .port_a_first_bit_number = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174 .port_a_last_address = 98303;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~1_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[14]}),
	.portaaddr({gnd,gnd,gnd,gnd,address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206 .port_a_address_width = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206 .port_a_first_address = 98304;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206 .port_a_first_bit_number = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206 .port_a_last_address = 102399;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~2_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[14]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142 .port_a_first_address = 65536;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142 .port_a_first_bit_number = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142 .port_a_last_address = 81919;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~3_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[14]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_first_address = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_last_address = 32767;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~4_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[14]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_last_address = 16383;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~5_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[14]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_a_first_address = 32768;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_a_last_address = 49151;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~6_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[14]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110 .port_a_first_address = 49152;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110 .port_a_last_address = 65535;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~0_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[15]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175 .port_a_first_address = 81920;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175 .port_a_first_bit_number = 15;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175 .port_a_last_address = 98303;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~1_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[15]}),
	.portaaddr({gnd,gnd,gnd,gnd,address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207 .port_a_address_width = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207 .port_a_first_address = 98304;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207 .port_a_first_bit_number = 15;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207 .port_a_last_address = 102399;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~2_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[15]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143 .port_a_first_address = 65536;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143 .port_a_first_bit_number = 15;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143 .port_a_last_address = 81919;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~3_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[15]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_first_address = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_last_address = 32767;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~4_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[15]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_last_address = 16383;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~5_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[15]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_a_first_address = 32768;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_a_last_address = 49151;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~6_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[15]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[1]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111 .port_a_first_address = 49152;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111 .port_a_last_address = 65535;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~0_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[16]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176 .port_a_first_address = 81920;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176 .port_a_first_bit_number = 16;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176 .port_a_last_address = 98303;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~1_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[16]}),
	.portaaddr({gnd,gnd,gnd,gnd,address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208 .port_a_address_width = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208 .port_a_first_address = 98304;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208 .port_a_first_bit_number = 16;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208 .port_a_last_address = 102399;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~2_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[16]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144 .port_a_first_address = 65536;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144 .port_a_first_bit_number = 16;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144 .port_a_last_address = 81919;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~3_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[16]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_first_address = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_last_address = 32767;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~4_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[16]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_last_address = 16383;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~5_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[16]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_first_address = 32768;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_first_bit_number = 16;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_last_address = 49151;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~6_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[16]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112 .port_a_first_address = 49152;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112 .port_a_first_bit_number = 16;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112 .port_a_last_address = 65535;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~0_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[17]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177 .port_a_first_address = 81920;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177 .port_a_first_bit_number = 17;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177 .port_a_last_address = 98303;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~1_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[17]}),
	.portaaddr({gnd,gnd,gnd,gnd,address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209 .port_a_address_width = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209 .port_a_first_address = 98304;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209 .port_a_first_bit_number = 17;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209 .port_a_last_address = 102399;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~2_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[17]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145 .port_a_first_address = 65536;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145 .port_a_first_bit_number = 17;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145 .port_a_last_address = 81919;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~3_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[17]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_first_address = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_last_address = 32767;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~4_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[17]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_last_address = 16383;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~5_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[17]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_first_address = 32768;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_first_bit_number = 17;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_last_address = 49151;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~6_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[17]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113 .port_a_first_address = 49152;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113 .port_a_first_bit_number = 17;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113 .port_a_last_address = 65535;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~0_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[18]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178 .port_a_first_address = 81920;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178 .port_a_first_bit_number = 18;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178 .port_a_last_address = 98303;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~1_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[18]}),
	.portaaddr({gnd,gnd,gnd,gnd,address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210 .port_a_address_width = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210 .port_a_first_address = 98304;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210 .port_a_first_bit_number = 18;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210 .port_a_last_address = 102399;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~2_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[18]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146 .port_a_first_address = 65536;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146 .port_a_first_bit_number = 18;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146 .port_a_last_address = 81919;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~3_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[18]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_first_address = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_last_address = 32767;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~4_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[18]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_last_address = 16383;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~5_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[18]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_a_first_address = 32768;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_a_first_bit_number = 18;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_a_last_address = 49151;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~6_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[18]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114 .port_a_first_address = 49152;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114 .port_a_first_bit_number = 18;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114 .port_a_last_address = 65535;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~0_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[19]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179 .port_a_first_address = 81920;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179 .port_a_first_bit_number = 19;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179 .port_a_last_address = 98303;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~1_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[19]}),
	.portaaddr({gnd,gnd,gnd,gnd,address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211 .port_a_address_width = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211 .port_a_first_address = 98304;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211 .port_a_first_bit_number = 19;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211 .port_a_last_address = 102399;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~2_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[19]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147 .port_a_first_address = 65536;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147 .port_a_first_bit_number = 19;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147 .port_a_last_address = 81919;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~3_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[19]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_first_address = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_last_address = 32767;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~4_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[19]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_last_address = 16383;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~5_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[19]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_first_address = 32768;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_first_bit_number = 19;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_last_address = 49151;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~6_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[19]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115 .port_a_first_address = 49152;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115 .port_a_first_bit_number = 19;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115 .port_a_last_address = 65535;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~0_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[20]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180 .port_a_first_address = 81920;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180 .port_a_first_bit_number = 20;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180 .port_a_last_address = 98303;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~1_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[20]}),
	.portaaddr({gnd,gnd,gnd,gnd,address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212 .port_a_address_width = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212 .port_a_first_address = 98304;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212 .port_a_first_bit_number = 20;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212 .port_a_last_address = 102399;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~2_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[20]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148 .port_a_first_address = 65536;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148 .port_a_first_bit_number = 20;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148 .port_a_last_address = 81919;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~3_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[20]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_first_address = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_last_address = 32767;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~4_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[20]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_last_address = 16383;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~5_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[20]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_a_first_address = 32768;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_a_first_bit_number = 20;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_a_last_address = 49151;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~6_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[20]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116 .port_a_first_address = 49152;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116 .port_a_first_bit_number = 20;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116 .port_a_last_address = 65535;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~0_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[21]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181 .port_a_first_address = 81920;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181 .port_a_first_bit_number = 21;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181 .port_a_last_address = 98303;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~1_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[21]}),
	.portaaddr({gnd,gnd,gnd,gnd,address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213 .port_a_address_width = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213 .port_a_first_address = 98304;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213 .port_a_first_bit_number = 21;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213 .port_a_last_address = 102399;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~2_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[21]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149 .port_a_first_address = 65536;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149 .port_a_first_bit_number = 21;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149 .port_a_last_address = 81919;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~3_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[21]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_first_address = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_last_address = 32767;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~4_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[21]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_last_address = 16383;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~5_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[21]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_a_first_address = 32768;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_a_first_bit_number = 21;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_a_last_address = 49151;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~6_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[21]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117 .port_a_first_address = 49152;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117 .port_a_first_bit_number = 21;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117 .port_a_last_address = 65535;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~0_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[22]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182 .port_a_first_address = 81920;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182 .port_a_first_bit_number = 22;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182 .port_a_last_address = 98303;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~1_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[22]}),
	.portaaddr({gnd,gnd,gnd,gnd,address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214 .port_a_address_width = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214 .port_a_first_address = 98304;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214 .port_a_first_bit_number = 22;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214 .port_a_last_address = 102399;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~2_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[22]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150 .port_a_first_address = 65536;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150 .port_a_first_bit_number = 22;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150 .port_a_last_address = 81919;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~3_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[22]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_first_address = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_last_address = 32767;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~4_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[22]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_last_address = 16383;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~5_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[22]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_first_address = 32768;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_first_bit_number = 22;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_last_address = 49151;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~6_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[22]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118 .port_a_first_address = 49152;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118 .port_a_first_bit_number = 22;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118 .port_a_last_address = 65535;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~0_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[23]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183 .port_a_first_address = 81920;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183 .port_a_first_bit_number = 23;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183 .port_a_last_address = 98303;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~1_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[23]}),
	.portaaddr({gnd,gnd,gnd,gnd,address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215 .port_a_address_width = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215 .port_a_first_address = 98304;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215 .port_a_first_bit_number = 23;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215 .port_a_last_address = 102399;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~2_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[23]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151 .port_a_first_address = 65536;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151 .port_a_first_bit_number = 23;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151 .port_a_last_address = 81919;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~3_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[23]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_first_address = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_last_address = 32767;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~4_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[23]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_last_address = 16383;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~5_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[23]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_a_first_address = 32768;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_a_first_bit_number = 23;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_a_last_address = 49151;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~6_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[23]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[2]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119 .port_a_first_address = 49152;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119 .port_a_first_bit_number = 23;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119 .port_a_last_address = 65535;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~0_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[24]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184 .port_a_first_address = 81920;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184 .port_a_first_bit_number = 24;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184 .port_a_last_address = 98303;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~1_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[24]}),
	.portaaddr({gnd,gnd,gnd,gnd,address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216 .port_a_address_width = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216 .port_a_first_address = 98304;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216 .port_a_first_bit_number = 24;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216 .port_a_last_address = 102399;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~2_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[24]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152 .port_a_first_address = 65536;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152 .port_a_first_bit_number = 24;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152 .port_a_last_address = 81919;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~3_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[24]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_first_address = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_last_address = 32767;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~4_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[24]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_last_address = 16383;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~5_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[24]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_first_address = 32768;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_first_bit_number = 24;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_last_address = 49151;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~6_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[24]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120 .port_a_first_address = 49152;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120 .port_a_first_bit_number = 24;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120 .port_a_last_address = 65535;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~0_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[25]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185 .port_a_first_address = 81920;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185 .port_a_first_bit_number = 25;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185 .port_a_last_address = 98303;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~1_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[25]}),
	.portaaddr({gnd,gnd,gnd,gnd,address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217 .port_a_address_width = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217 .port_a_first_address = 98304;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217 .port_a_first_bit_number = 25;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217 .port_a_last_address = 102399;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~2_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[25]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153 .port_a_first_address = 65536;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153 .port_a_first_bit_number = 25;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153 .port_a_last_address = 81919;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~3_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[25]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_first_address = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_last_address = 32767;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~4_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[25]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_last_address = 16383;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~5_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[25]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_a_first_address = 32768;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_a_first_bit_number = 25;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_a_last_address = 49151;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~6_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[25]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121 .port_a_first_address = 49152;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121 .port_a_first_bit_number = 25;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121 .port_a_last_address = 65535;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~0_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[26]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186 .port_a_first_address = 81920;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186 .port_a_first_bit_number = 26;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186 .port_a_last_address = 98303;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~1_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[26]}),
	.portaaddr({gnd,gnd,gnd,gnd,address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218 .port_a_address_width = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218 .port_a_first_address = 98304;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218 .port_a_first_bit_number = 26;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218 .port_a_last_address = 102399;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~2_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[26]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154 .port_a_first_address = 65536;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154 .port_a_first_bit_number = 26;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154 .port_a_last_address = 81919;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~3_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[26]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_first_address = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_last_address = 32767;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~4_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[26]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_last_address = 16383;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~5_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[26]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_first_address = 32768;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_first_bit_number = 26;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_last_address = 49151;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~6_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[26]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122 .port_a_first_address = 49152;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122 .port_a_first_bit_number = 26;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122 .port_a_last_address = 65535;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~0_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[27]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187 .port_a_first_address = 81920;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187 .port_a_first_bit_number = 27;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187 .port_a_last_address = 98303;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~1_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[27]}),
	.portaaddr({gnd,gnd,gnd,gnd,address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219 .port_a_address_width = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219 .port_a_first_address = 98304;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219 .port_a_first_bit_number = 27;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219 .port_a_last_address = 102399;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~2_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[27]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155 .port_a_first_address = 65536;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155 .port_a_first_bit_number = 27;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155 .port_a_last_address = 81919;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~3_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[27]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_first_address = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_last_address = 32767;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~4_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[27]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_last_address = 16383;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~5_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[27]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_first_address = 32768;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_first_bit_number = 27;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_last_address = 49151;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~6_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[27]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123 .port_a_first_address = 49152;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123 .port_a_first_bit_number = 27;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123 .port_a_last_address = 65535;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~0_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[28]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188 .port_a_first_address = 81920;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188 .port_a_first_bit_number = 28;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188 .port_a_last_address = 98303;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~1_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[28]}),
	.portaaddr({gnd,gnd,gnd,gnd,address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220 .port_a_address_width = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220 .port_a_first_address = 98304;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220 .port_a_first_bit_number = 28;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220 .port_a_last_address = 102399;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~2_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[28]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156 .port_a_first_address = 65536;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156 .port_a_first_bit_number = 28;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156 .port_a_last_address = 81919;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~3_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[28]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_first_address = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_last_address = 32767;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~4_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[28]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_last_address = 16383;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~5_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[28]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_a_first_address = 32768;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_a_first_bit_number = 28;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_a_last_address = 49151;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~6_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[28]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124 .port_a_first_address = 49152;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124 .port_a_first_bit_number = 28;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124 .port_a_last_address = 65535;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~0_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[29]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189 .port_a_first_address = 81920;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189 .port_a_first_bit_number = 29;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189 .port_a_last_address = 98303;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~1_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[29]}),
	.portaaddr({gnd,gnd,gnd,gnd,address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221 .port_a_address_width = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221 .port_a_first_address = 98304;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221 .port_a_first_bit_number = 29;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221 .port_a_last_address = 102399;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~2_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[29]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157 .port_a_first_address = 65536;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157 .port_a_first_bit_number = 29;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157 .port_a_last_address = 81919;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~3_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[29]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_first_address = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_last_address = 32767;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~4_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[29]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_last_address = 16383;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~5_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[29]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_a_first_address = 32768;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_a_first_bit_number = 29;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_a_last_address = 49151;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~6_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[29]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125 .port_a_first_address = 49152;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125 .port_a_first_bit_number = 29;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125 .port_a_last_address = 65535;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~0_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[30]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190 .port_a_first_address = 81920;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190 .port_a_first_bit_number = 30;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190 .port_a_last_address = 98303;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~1_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[30]}),
	.portaaddr({gnd,gnd,gnd,gnd,address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222 .port_a_address_width = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222 .port_a_first_address = 98304;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222 .port_a_first_bit_number = 30;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222 .port_a_last_address = 102399;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~2_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[30]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158 .port_a_first_address = 65536;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158 .port_a_first_bit_number = 30;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158 .port_a_last_address = 81919;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~3_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[30]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_first_address = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_last_address = 32767;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~4_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[30]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_last_address = 16383;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~5_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[30]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_first_address = 32768;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_first_bit_number = 30;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_last_address = 49151;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~6_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[30]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126 .port_a_first_address = 49152;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126 .port_a_first_bit_number = 30;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126 .port_a_last_address = 65535;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~0_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[31]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191 .port_a_first_address = 81920;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191 .port_a_first_bit_number = 31;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191 .port_a_last_address = 98303;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~1_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[31]}),
	.portaaddr({gnd,gnd,gnd,gnd,address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223 .port_a_address_width = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223 .port_a_first_address = 98304;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223 .port_a_first_bit_number = 31;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223 .port_a_last_address = 102399;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~2_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[31]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159 .port_a_first_address = 65536;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159 .port_a_first_bit_number = 31;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159 .port_a_last_address = 81919;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~3_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[31]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_first_address = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_last_address = 32767;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~4_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[31]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_last_address = 16383;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~5_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[31]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_a_first_address = 32768;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_a_first_bit_number = 31;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_a_last_address = 49151;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

twentynm_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~6_combout ),
	.portare(\onchip_memory2_0|i4~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(clk),
	.clk1(gnd),
	.ena0(\onchip_memory2_0|i6~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata[31]}),
	.portaaddr({gnd,gnd,address[13],address[12],address[11],address[10],address[9],address[8],address[7],address[6],address[5],address[4],address[3],address[2],address[1],address[0]}),
	.portabyteenamasks({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,byteenable[3]}),
	.portbdatain(1'b0),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127 .init_file = "../../altera_avalon_onchip_memory2_171/synth/Nios_onchip_memory2_0_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127 .logical_ram_name = "onchip_memory2_0|the_altsyncram|auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127 .port_a_address_width = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127 .port_a_first_address = 49152;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127 .port_a_first_bit_number = 31;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127 .port_a_last_address = 65535;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 102400;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127 .ram_block_type = "auto";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127 .mem_init7 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127 .mem_init6 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127 .mem_init5 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

dffeas \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2] (
	.clk(clk),
	.d(address[16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\onchip_memory2_0|i6~combout ),
	.q(\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.prn(vcc));
defparam \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2] .power_up = "low";

dffeas \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0] (
	.clk(clk),
	.d(address[14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\onchip_memory2_0|i6~combout ),
	.q(\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.prn(vcc));
defparam \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0] .power_up = "low";

dffeas \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1] (
	.clk(clk),
	.d(address[15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\onchip_memory2_0|i6~combout ),
	.q(\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.prn(vcc));
defparam \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1] .power_up = "low";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~0 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~0 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~0 .lut_mask = 64'h1010101010101010;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~0 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~1 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~1 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~1 .lut_mask = 64'h0004404400044044;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~1 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~2 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~2 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~2 .lut_mask = 64'h002080A0002080A0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~2 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~3 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~3 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~3 .lut_mask = 64'h0040004C0040004C;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~3 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~4 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~0_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~1_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~2_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~4 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~4 .lut_mask = 64'h1FFFFFFF1FFFFFFF;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~4 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~5 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~5 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~5 .lut_mask = 64'h0004404400044044;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~5 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~6 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~6 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~6 .lut_mask = 64'h002080A0002080A0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~6 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~7 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~7 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~7 .lut_mask = 64'h0008020A0008020A;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~7 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~8 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~0_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~5_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~6_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~7_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~8 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~8 .lut_mask = 64'h1FFFFFFF1FFFFFFF;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~8 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~9 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~9 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~9 .lut_mask = 64'h0004404400044044;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~9 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~10 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~10 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~10 .lut_mask = 64'h002080A0002080A0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~10 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~11 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~11 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~11 .lut_mask = 64'h0008020A0008020A;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~11 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~12 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~0_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~9_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~10_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~11_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~12 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~12 .lut_mask = 64'h1FFFFFFF1FFFFFFF;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~12 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~13 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~13 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~13 .lut_mask = 64'h0004404400044044;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~13 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~14 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~14 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~14 .lut_mask = 64'h002080A0002080A0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~14 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~15 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~15 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~15 .lut_mask = 64'h0008020A0008020A;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~15 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~16 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~0_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~13_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~14_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~16 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~16 .lut_mask = 64'h1FFFFFFF1FFFFFFF;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~16 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~17 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~17 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~17 .lut_mask = 64'h0004404400044044;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~17 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~18 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~18 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~18 .lut_mask = 64'h002080A0002080A0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~18 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~19 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~19 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~19 .lut_mask = 64'h0008020A0008020A;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~19 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~20 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~0_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~17_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~18_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~19_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~20 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~20 .lut_mask = 64'h1FFFFFFF1FFFFFFF;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~20 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~21 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~21 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~21 .lut_mask = 64'h0004404400044044;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~21 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~22 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~22 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~22 .lut_mask = 64'h002080A0002080A0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~22 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~23 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~23 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~23 .lut_mask = 64'h0008020A0008020A;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~23 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~24 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~0_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~21_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~22_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~23_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~24 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~24 .lut_mask = 64'h1FFFFFFF1FFFFFFF;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~24 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~25 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~25 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~25 .lut_mask = 64'h0004404400044044;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~25 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~26 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~26 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~26 .lut_mask = 64'h002080A0002080A0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~26 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~27 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~27 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~27 .lut_mask = 64'h0008020A0008020A;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~27 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~28 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~0_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~25_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~26_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~27_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~28 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~28 .lut_mask = 64'h1FFFFFFF1FFFFFFF;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~28 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~29 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~29 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~29 .lut_mask = 64'h0004404400044044;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~29 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~30 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~30 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~30 .lut_mask = 64'h002080A0002080A0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~30 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~31 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~31 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~31 .lut_mask = 64'h0008020A0008020A;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~31 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~32 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~0_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~29_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~30_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~31_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~32 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~32 .lut_mask = 64'h1FFFFFFF1FFFFFFF;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~32 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~33 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~33 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~33 .lut_mask = 64'h0004404400044044;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~33 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~34 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~34 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~34 .lut_mask = 64'h002080A0002080A0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~34 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~35 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~35 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~35 .lut_mask = 64'h0008020A0008020A;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~35 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~36 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~0_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~33_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~34_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~35_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~36 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~36 .lut_mask = 64'h1FFFFFFF1FFFFFFF;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~36 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~37 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~37 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~37 .lut_mask = 64'h0004404400044044;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~37 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~38 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~38 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~38 .lut_mask = 64'h002080A0002080A0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~38 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~39 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~39 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~39 .lut_mask = 64'h0008020A0008020A;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~39 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~40 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~0_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~37_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~38_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~39_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~40 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~40 .lut_mask = 64'h1FFFFFFF1FFFFFFF;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~40 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~41 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~41 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~41 .lut_mask = 64'h0004404400044044;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~41 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~42 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~42 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~42 .lut_mask = 64'h002080A0002080A0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~42 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~43 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~43 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~43 .lut_mask = 64'h0008020A0008020A;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~43 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~44 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~0_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~41_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~42_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~43_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~44 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~44 .lut_mask = 64'h1FFFFFFF1FFFFFFF;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~44 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~45 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~45 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~45 .lut_mask = 64'h0004404400044044;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~45 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~46 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~46 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~46 .lut_mask = 64'h002080A0002080A0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~46 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~47 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~47 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~47 .lut_mask = 64'h0008020A0008020A;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~47 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~48 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~0_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~45_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~46_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~47_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~48 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~48 .lut_mask = 64'h1FFFFFFF1FFFFFFF;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~48 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~49 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~49 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~49 .lut_mask = 64'h0004404400044044;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~49 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~50 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~50 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~50 .lut_mask = 64'h002080A0002080A0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~50 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~51 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~51 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~51 .lut_mask = 64'h0008020A0008020A;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~51 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~52 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~0_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~49_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~50_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~51_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~52 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~52 .lut_mask = 64'h1FFFFFFF1FFFFFFF;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~52 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~53 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~53 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~53 .lut_mask = 64'h0004404400044044;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~53 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~54 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~54 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~54 .lut_mask = 64'h002080A0002080A0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~54 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~55 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~55 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~55 .lut_mask = 64'h0008020A0008020A;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~55 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~56 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~0_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~53_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~54_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~55_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~56 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~56 .lut_mask = 64'h1FFFFFFF1FFFFFFF;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~56 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~57 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~57 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~57 .lut_mask = 64'h0004404400044044;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~57 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~58 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~58 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~58 .lut_mask = 64'h002080A0002080A0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~58 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~59 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~59 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~59 .lut_mask = 64'h0008020A0008020A;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~59 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~60 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~0_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~57_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~58_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~59_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~60 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~60 .lut_mask = 64'h1FFFFFFF1FFFFFFF;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~60 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~61 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~61 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~61 .lut_mask = 64'h0004404400044044;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~61 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~62 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~62 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~62 .lut_mask = 64'h002080A0002080A0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~62 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~63 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~63 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~63 .lut_mask = 64'h0008020A0008020A;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~63 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~64 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~0_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~61_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~62_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~63_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~64 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~64 .lut_mask = 64'h1FFFFFFF1FFFFFFF;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~64 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~65 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~65 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~65 .lut_mask = 64'h0004404400044044;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~65 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~66 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~66 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~66 .lut_mask = 64'h002080A0002080A0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~66 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~67 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~67 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~67 .lut_mask = 64'h0008020A0008020A;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~67 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~68 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~0_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~65_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~66_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~67_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~68 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~68 .lut_mask = 64'h1FFFFFFF1FFFFFFF;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~68 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~69 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~69 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~69 .lut_mask = 64'h0004404400044044;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~69 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~70 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~70 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~70 .lut_mask = 64'h002080A0002080A0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~70 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~71 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~71 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~71 .lut_mask = 64'h0008020A0008020A;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~71 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~72 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~0_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~69_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~70_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~71_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~72 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~72 .lut_mask = 64'h1FFFFFFF1FFFFFFF;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~72 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~73 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~73 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~73 .lut_mask = 64'h0004404400044044;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~73 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~74 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~74 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~74 .lut_mask = 64'h002080A0002080A0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~74 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~75 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~75 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~75 .lut_mask = 64'h0008020A0008020A;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~75 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~76 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~0_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~73_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~74_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~75_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~76 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~76 .lut_mask = 64'h1FFFFFFF1FFFFFFF;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~76 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~77 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~77 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~77 .lut_mask = 64'h0004404400044044;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~77 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~78 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~78 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~78 .lut_mask = 64'h002080A0002080A0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~78 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~79 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~79 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~79 .lut_mask = 64'h0008020A0008020A;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~79 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~80 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~0_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~77_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~78_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~79_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~80 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~80 .lut_mask = 64'h1FFFFFFF1FFFFFFF;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~80 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~81 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~81 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~81 .lut_mask = 64'h0004404400044044;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~81 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~82 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~82 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~82 .lut_mask = 64'h002080A0002080A0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~82 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~83 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~83 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~83 .lut_mask = 64'h0008020A0008020A;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~83 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~84 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~0_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~81_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~82_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~83_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~84 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~84 .lut_mask = 64'h1FFFFFFF1FFFFFFF;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~84 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~85 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~85 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~85 .lut_mask = 64'h0004404400044044;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~85 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~86 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~86 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~86 .lut_mask = 64'h002080A0002080A0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~86 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~87 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~87 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~87 .lut_mask = 64'h0008020A0008020A;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~87 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~88 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~0_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~85_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~86_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~87_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~88 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~88 .lut_mask = 64'h1FFFFFFF1FFFFFFF;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~88 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~89 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~89 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~89 .lut_mask = 64'h0004404400044044;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~89 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~90 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~90 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~90 .lut_mask = 64'h002080A0002080A0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~90 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~91 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~91 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~91 .lut_mask = 64'h0008020A0008020A;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~91 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~92 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~0_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~89_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~90_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~91_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~92 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~92 .lut_mask = 64'h1FFFFFFF1FFFFFFF;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~92 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~93 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~93 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~93 .lut_mask = 64'h0004404400044044;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~93 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~94 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~94 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~94 .lut_mask = 64'h002080A0002080A0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~94 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~95 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~95 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~95 .lut_mask = 64'h0008020A0008020A;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~95 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~96 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~0_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~93_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~94_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~95_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~96 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~96 .lut_mask = 64'h1FFFFFFF1FFFFFFF;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~96 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~97 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~97 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~97 .lut_mask = 64'h0004404400044044;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~97 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~98 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~98 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~98 .lut_mask = 64'h002080A0002080A0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~98 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~99 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~99 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~99 .lut_mask = 64'h0008020A0008020A;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~99 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~100 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~0_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~97_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~98_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~99_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~100 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~100 .lut_mask = 64'h1FFFFFFF1FFFFFFF;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~100 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~101 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~101 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~101 .lut_mask = 64'h0004404400044044;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~101 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~102 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~102 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~102 .lut_mask = 64'h002080A0002080A0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~102 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~103 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~103 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~103 .lut_mask = 64'h0008020A0008020A;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~103 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~104 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~0_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~101_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~102_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~103_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~104 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~104 .lut_mask = 64'h1FFFFFFF1FFFFFFF;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~104 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~105 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~105 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~105 .lut_mask = 64'h0004404400044044;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~105 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~106 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~106 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~106 .lut_mask = 64'h002080A0002080A0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~106 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~107 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~107 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~107 .lut_mask = 64'h0008020A0008020A;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~107 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~108 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~0_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~105_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~106_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~107_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~108 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~108 .lut_mask = 64'h1FFFFFFF1FFFFFFF;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~108 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~109 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~109 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~109 .lut_mask = 64'h0004404400044044;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~109 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~110 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~110 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~110 .lut_mask = 64'h002080A0002080A0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~110 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~111 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~111 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~111 .lut_mask = 64'h0008020A0008020A;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~111 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~112 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~0_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~109_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~110_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~111_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~112 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~112 .lut_mask = 64'h1FFFFFFF1FFFFFFF;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~112 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~113 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~113 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~113 .lut_mask = 64'h0004404400044044;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~113 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~114 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~114 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~114 .lut_mask = 64'h002080A0002080A0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~114 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~115 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~115 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~115 .lut_mask = 64'h0008020A0008020A;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~115 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~116 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~0_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~113_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~114_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~115_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~116 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~116 .lut_mask = 64'h1FFFFFFF1FFFFFFF;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~116 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~117 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~117 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~117 .lut_mask = 64'h0004404400044044;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~117 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~118 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~118 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~118 .lut_mask = 64'h002080A0002080A0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~118 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~119 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~119 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~119 .lut_mask = 64'h0008020A0008020A;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~119 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~120 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~0_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~117_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~118_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~119_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~120 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~120 .lut_mask = 64'h1FFFFFFF1FFFFFFF;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~120 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~121 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~121 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~121 .lut_mask = 64'h0004404400044044;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~121 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~122 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~122 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~122 .lut_mask = 64'h002080A0002080A0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~122 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~123 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~123 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~123 .lut_mask = 64'h0008020A0008020A;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~123 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~124 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~0_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~121_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~122_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~123_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~124 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~124 .lut_mask = 64'h1FFFFFFF1FFFFFFF;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~124 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~125 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~125 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~125 .lut_mask = 64'h0004404400044044;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~125 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~126 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~126 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~126 .lut_mask = 64'h002080A0002080A0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~126 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~127 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~q ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~q ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~q ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~127 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~127 .lut_mask = 64'h0008020A0008020A;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~127 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~128 (
	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~0_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~125_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~126_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~127_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~128 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~128 .lut_mask = 64'h1FFFFFFF1FFFFFFF;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~128 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~0 (
	.dataa(!address[14]),
	.datab(!chipselect),
	.datac(!write),
	.datad(!address[15]),
	.datae(!address[16]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~0 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~0 .lut_mask = 64'h0000010000000100;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~0 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|i4 (
	.dataa(!chipselect),
	.datab(!write),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|i4~combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|i4 .extended_lut = "off";
defparam \onchip_memory2_0|i4 .lut_mask = 64'hEEEEEEEEEEEEEEEE;
defparam \onchip_memory2_0|i4 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|i6 (
	.dataa(!reset_req),
	.datab(!clken),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|i6~combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|i6 .extended_lut = "off";
defparam \onchip_memory2_0|i6 .lut_mask = 64'h2222222222222222;
defparam \onchip_memory2_0|i6 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~1 (
	.dataa(!address[14]),
	.datab(!chipselect),
	.datac(!write),
	.datad(!address[15]),
	.datae(!address[16]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~1 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~1 .lut_mask = 64'h0000000200000002;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~1 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~2 (
	.dataa(!address[14]),
	.datab(!chipselect),
	.datac(!write),
	.datad(!address[15]),
	.datae(!address[16]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~2 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~2 .lut_mask = 64'h0000020000000200;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~2 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~3 (
	.dataa(!address[14]),
	.datab(!chipselect),
	.datac(!write),
	.datad(!address[15]),
	.datae(!address[16]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~3 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~3 .lut_mask = 64'h0100000001000000;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~3 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~4 (
	.dataa(!address[14]),
	.datab(!chipselect),
	.datac(!write),
	.datad(!address[15]),
	.datae(!address[16]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~4 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~4 .lut_mask = 64'h0200000002000000;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~4 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~5 (
	.dataa(!address[14]),
	.datab(!chipselect),
	.datac(!write),
	.datad(!address[15]),
	.datae(!address[16]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~5 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~5 .lut_mask = 64'h0002000000020000;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~5 .shared_arith = "off";

twentynm_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~6 (
	.dataa(!address[14]),
	.datab(!chipselect),
	.datac(!write),
	.datad(!address[15]),
	.datae(!address[16]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
defparam \onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~6 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~6 .lut_mask = 64'h0001000000010000;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|decode3|rtl~6 .shared_arith = "off";

assign readdata[0] = \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~4_combout ;

assign readdata[1] = \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~8_combout ;

assign readdata[2] = \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~12_combout ;

assign readdata[3] = \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~16_combout ;

assign readdata[4] = \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~20_combout ;

assign readdata[5] = \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~24_combout ;

assign readdata[6] = \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~28_combout ;

assign readdata[7] = \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~32_combout ;

assign readdata[8] = \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~36_combout ;

assign readdata[9] = \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~40_combout ;

assign readdata[10] = \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~44_combout ;

assign readdata[11] = \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~48_combout ;

assign readdata[12] = \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~52_combout ;

assign readdata[13] = \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~56_combout ;

assign readdata[14] = \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~60_combout ;

assign readdata[15] = \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~64_combout ;

assign readdata[16] = \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~68_combout ;

assign readdata[17] = \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~72_combout ;

assign readdata[18] = \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~76_combout ;

assign readdata[19] = \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~80_combout ;

assign readdata[20] = \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~84_combout ;

assign readdata[21] = \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~88_combout ;

assign readdata[22] = \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~92_combout ;

assign readdata[23] = \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~96_combout ;

assign readdata[24] = \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~100_combout ;

assign readdata[25] = \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~104_combout ;

assign readdata[26] = \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~108_combout ;

assign readdata[27] = \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~112_combout ;

assign readdata[28] = \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~116_combout ;

assign readdata[29] = \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~120_combout ;

assign readdata[30] = \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~124_combout ;

assign readdata[31] = \onchip_memory2_0|the_altsyncram|auto_generated|mux2|rtl~128_combout ;

endmodule
