##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for I2C_1_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. I2C_1_IntClock:R)
		5.2::Critical Path Report for (I2C_1_IntClock:R vs. I2C_1_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyBUS_CLK       | Frequency: 94.12 MHz  | Target: 24.00 MHz  | 
Clock: CyILO           | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO           | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK    | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT       | N/A                   | Target: 24.00 MHz  | 
Clock: I2C_1_IntClock  | Frequency: 30.46 MHz  | Target: 1.60 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK       I2C_1_IntClock  41666.7          31042       N/A              N/A         N/A              N/A         N/A              N/A         
I2C_1_IntClock  I2C_1_IntClock  625000           592174      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase  
----------------  ------------  ----------------  
SCL_1(0)_PAD:out  25685         I2C_1_IntClock:R  
SDA_1(0)_PAD:out  24190         I2C_1_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 94.12 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)/fb
Path End       : \I2C_1:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 31042p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_1_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7115
-------------------------------------   ---- 
End-of-path arrival time (ps)           7115
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)/in_clock                                           iocell2             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)/fb                         iocell2       1303   1303  31042  RISE       1
\I2C_1:bI2C_UDB:sda_in_reg\/main_0  macrocell10   5812   7115  31042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_reg\/clock_0                        macrocell10         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for I2C_1_IntClock
********************************************
Clock: I2C_1_IntClock
Frequency: 30.46 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 592174p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -6010
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26816
-------------------------------------   ----- 
End-of-path arrival time (ps)           26816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q               macrocell14     1250   1250  592174  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/main_3          macrocell4     11501  12751  592174  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/q               macrocell4      3350  16101  592174  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell8      5054  21155  592174  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_0\/q       macrocell8      3350  24505  592174  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell1   2311  26816  592174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. I2C_1_IntClock:R)
****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)/fb
Path End       : \I2C_1:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 31042p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_1_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7115
-------------------------------------   ---- 
End-of-path arrival time (ps)           7115
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)/in_clock                                           iocell2             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)/fb                         iocell2       1303   1303  31042  RISE       1
\I2C_1:bI2C_UDB:sda_in_reg\/main_0  macrocell10   5812   7115  31042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_reg\/clock_0                        macrocell10         0      0  RISE       1


5.2::Critical Path Report for (I2C_1_IntClock:R vs. I2C_1_IntClock:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 592174p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -6010
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26816
-------------------------------------   ----- 
End-of-path arrival time (ps)           26816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q               macrocell14     1250   1250  592174  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/main_3          macrocell4     11501  12751  592174  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/q               macrocell4      3350  16101  592174  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell8      5054  21155  592174  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_0\/q       macrocell8      3350  24505  592174  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell1   2311  26816  592174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)/fb
Path End       : \I2C_1:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 31042p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_1_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7115
-------------------------------------   ---- 
End-of-path arrival time (ps)           7115
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)/in_clock                                           iocell2             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)/fb                         iocell2       1303   1303  31042  RISE       1
\I2C_1:bI2C_UDB:sda_in_reg\/main_0  macrocell10   5812   7115  31042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_reg\/clock_0                        macrocell10         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)/fb
Path End       : \I2C_1:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 31655p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_1_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6501
-------------------------------------   ---- 
End-of-path arrival time (ps)           6501
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)/fb                         iocell1       1828   1828  31655  RISE       1
\I2C_1:bI2C_UDB:scl_in_reg\/main_0  macrocell20   4673   6501  31655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_reg\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)/fb
Path End       : \I2C_1:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 31655p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_1_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6501
-------------------------------------   ---- 
End-of-path arrival time (ps)           6501
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)/fb                         iocell1       1828   1828  31655  RISE       1
\I2C_1:bI2C_UDB:clk_eq_reg\/main_0  macrocell30   4673   6501  31655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clk_eq_reg\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)/fb
Path End       : \I2C_1:bI2C_UDB:status_1\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 31777p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_1_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6379
-------------------------------------   ---- 
End-of-path arrival time (ps)           6379
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)/in_clock                                           iocell2             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)/fb                       iocell2       1303   1303  31042  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_6  macrocell18   5076   6379  31777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 592174p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -6010
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26816
-------------------------------------   ----- 
End-of-path arrival time (ps)           26816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q               macrocell14     1250   1250  592174  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/main_3          macrocell4     11501  12751  592174  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/q               macrocell4      3350  16101  592174  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell8      5054  21155  592174  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_0\/q       macrocell8      3350  24505  592174  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell1   2311  26816  592174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \I2C_1:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 592507p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -4130
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               620870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28363
-------------------------------------   ----- 
End-of-path arrival time (ps)           28363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q                 macrocell14     1250   1250  592174  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/main_3            macrocell4     11501  12751  592174  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/q                 macrocell4      3350  16101  592174  RISE       1
\I2C_1:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell5      5982  22083  592507  RISE       1
\I2C_1:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell5      3350  25433  592507  RISE       1
\I2C_1:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell2   2929  28363  592507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 599407p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22083
-------------------------------------   ----- 
End-of-path arrival time (ps)           22083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q            macrocell14   1250   1250  592174  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/main_3       macrocell4   11501  12751  592174  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/q            macrocell4    3350  16101  592174  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell25   5982  22083  599407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:Net_643_3\/main_8
Capture Clock  : \I2C_1:Net_643_3\/clock_0
Path slack     : 599681p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21809
-------------------------------------   ----- 
End-of-path arrival time (ps)           21809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q       macrocell14   1250   1250  592174  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/main_3  macrocell4   11501  12751  592174  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/q       macrocell4    3350  16101  592174  RISE       1
\I2C_1:Net_643_3\/main_8           macrocell31   5708  21809  599681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell31         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \I2C_1:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 600676p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -4130
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               620870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20194
-------------------------------------   ----- 
End-of-path arrival time (ps)           20194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q                 macrocell14     1250   1250  592174  RISE       1
\I2C_1:bI2C_UDB:cs_addr_clkgen_0\/main_4     macrocell6     12680  13930  600676  RISE       1
\I2C_1:bI2C_UDB:cs_addr_clkgen_0\/q          macrocell6      3350  17280  600676  RISE       1
\I2C_1:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0  datapathcell2   2914  20194  600676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 600947p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20543
-------------------------------------   ----- 
End-of-path arrival time (ps)           20543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q             macrocell13   1250   1250  598802  RISE       1
\I2C_1:bI2C_UDB:m_state_0_split\/main_6  macrocell9   11523  12773  600947  RISE       1
\I2C_1:bI2C_UDB:m_state_0_split\/q       macrocell9    3350  16123  600947  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_8        macrocell15   4420  20543  600947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 601562p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19928
-------------------------------------   ----- 
End-of-path arrival time (ps)           19928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q             macrocell13   1250   1250  598802  RISE       1
\I2C_1:bI2C_UDB:m_state_4_split\/main_6  macrocell1   12439  13689  601562  RISE       1
\I2C_1:bI2C_UDB:m_state_4_split\/q       macrocell1    3350  17039  601562  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/main_6        macrocell11   2890  19928  601562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \I2C_1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 601746p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -6010
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17244
-------------------------------------   ----- 
End-of-path arrival time (ps)           17244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q               macrocell14     1250   1250  592174  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_1\/main_4  macrocell7      8800  10050  601746  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_1\/q       macrocell7      3350  13400  601746  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell1   3843  17244  601746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 602923p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18567
-------------------------------------   ----- 
End-of-path arrival time (ps)           18567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q               macrocell14   1250   1250  592174  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_1\/main_4  macrocell7    8800  10050  601746  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_1\/q       macrocell7    3350  13400  601746  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/main_0       macrocell26   5167  18567  602923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 603461p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18029
-------------------------------------   ----- 
End-of-path arrival time (ps)           18029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q             macrocell13   1250   1250  598802  RISE       1
\I2C_1:bI2C_UDB:m_state_2_split\/main_6  macrocell27   9777  11027  603461  RISE       1
\I2C_1:bI2C_UDB:m_state_2_split\/q       macrocell27   3350  14377  603461  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/main_5        macrocell13   3652  18029  603461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:status_3\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:status_3\/clock_0
Path slack     : 605791p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15699
-------------------------------------   ----- 
End-of-path arrival time (ps)           15699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q               macrocell14   1250   1250  592174  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_1\/main_4  macrocell7    8800  10050  601746  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_1\/q       macrocell7    3350  13400  601746  RISE       1
\I2C_1:bI2C_UDB:status_3\/main_1           macrocell16   2298  15699  605791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:status_0\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:status_0\/clock_0
Path slack     : 605791p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15699
-------------------------------------   ----- 
End-of-path arrival time (ps)           15699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q               macrocell14   1250   1250  592174  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_1\/main_4  macrocell7    8800  10050  601746  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_1\/q       macrocell7    3350  13400  601746  RISE       1
\I2C_1:bI2C_UDB:status_0\/main_1           macrocell19   2298  15699  605791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:Net_643_3\/main_4
Capture Clock  : \I2C_1:Net_643_3\/clock_0
Path slack     : 607560p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13930
-------------------------------------   ----- 
End-of-path arrival time (ps)           13930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q  macrocell14   1250   1250  592174  RISE       1
\I2C_1:Net_643_3\/main_4      macrocell31  12680  13930  607560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell31         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 608174p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13316
-------------------------------------   ----- 
End-of-path arrival time (ps)           13316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q       macrocell14   1250   1250  592174  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_4  macrocell15  12066  13316  608174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:status_1\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 608174p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13316
-------------------------------------   ----- 
End-of-path arrival time (ps)           13316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q      macrocell14   1250   1250  592174  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_4  macrocell18  12066  13316  608174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 608719p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12771
-------------------------------------   ----- 
End-of-path arrival time (ps)           12771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q       macrocell13   1250   1250  598802  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/main_3  macrocell14  11521  12771  608719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:status_2\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:status_2\/clock_0
Path slack     : 608739p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12751
-------------------------------------   ----- 
End-of-path arrival time (ps)           12751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q      macrocell14   1250   1250  592174  RISE       1
\I2C_1:bI2C_UDB:status_2\/main_4  macrocell17  11501  12751  608739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:sda_x_wire\/main_4
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 609662p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11828
-------------------------------------   ----- 
End-of-path arrival time (ps)           11828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q  macrocell12   1250   1250  595362  RISE       1
\I2C_1:sda_x_wire\/main_4     macrocell32  10578  11828  609662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 610555p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10935
-------------------------------------   ----- 
End-of-path arrival time (ps)           10935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q       macrocell14   1250   1250  592174  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/main_3  macrocell11   9685  10935  610555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:sda_x_wire\/main_6
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 610555p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10935
-------------------------------------   ----- 
End-of-path arrival time (ps)           10935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q  macrocell14   1250   1250  592174  RISE       1
\I2C_1:sda_x_wire\/main_6     macrocell32   9685  10935  610555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 611164p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10326
-------------------------------------   ----- 
End-of-path arrival time (ps)           10326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q       macrocell15   1250   1250  600732  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/main_5  macrocell14   9076  10326  611164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:status_3\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:status_3\/clock_0
Path slack     : 611287p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10203
-------------------------------------   ----- 
End-of-path arrival time (ps)           10203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q      macrocell14   1250   1250  592174  RISE       1
\I2C_1:bI2C_UDB:status_3\/main_5  macrocell16   8953  10203  611287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:status_0\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:status_0\/clock_0
Path slack     : 611287p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10203
-------------------------------------   ----- 
End-of-path arrival time (ps)           10203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q      macrocell14   1250   1250  592174  RISE       1
\I2C_1:bI2C_UDB:status_0\/main_5  macrocell19   8953  10203  611287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:Net_643_3\/main_2
Capture Clock  : \I2C_1:Net_643_3\/clock_0
Path slack     : 611386p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10104
-------------------------------------   ----- 
End-of-path arrival time (ps)           10104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q  macrocell12   1250   1250  595362  RISE       1
\I2C_1:Net_643_3\/main_2      macrocell31   8854  10104  611386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell31         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 611440p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10050
-------------------------------------   ----- 
End-of-path arrival time (ps)           10050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q       macrocell14   1250   1250  592174  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_7  macrocell12   8800  10050  611440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:status_3\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:status_3\/clock_0
Path slack     : 611844p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9646
-------------------------------------   ---- 
End-of-path arrival time (ps)           9646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q      macrocell13   1250   1250  598802  RISE       1
\I2C_1:bI2C_UDB:status_3\/main_4  macrocell16   8396   9646  611844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:status_0\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:status_0\/clock_0
Path slack     : 611844p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9646
-------------------------------------   ---- 
End-of-path arrival time (ps)           9646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q      macrocell13   1250   1250  598802  RISE       1
\I2C_1:bI2C_UDB:status_0\/main_4  macrocell19   8396   9646  611844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 611882p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9608
-------------------------------------   ---- 
End-of-path arrival time (ps)           9608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q            macrocell33   1250   1250  603718  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/main_5  macrocell29   8358   9608  611882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 611894p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9596
-------------------------------------   ---- 
End-of-path arrival time (ps)           9596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q         macrocell33   1250   1250  603718  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/main_6  macrocell14   8346   9596  611894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:status_2\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:status_2\/clock_0
Path slack     : 611927p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9563
-------------------------------------   ---- 
End-of-path arrival time (ps)           9563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q      macrocell12   1250   1250  595362  RISE       1
\I2C_1:bI2C_UDB:status_2\/main_2  macrocell17   8313   9563  611927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 612172p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9318
-------------------------------------   ---- 
End-of-path arrival time (ps)           9318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q       macrocell14   1250   1250  592174  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/main_4  macrocell14   8068   9318  612172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 612301p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9189
-------------------------------------   ---- 
End-of-path arrival time (ps)           9189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q         macrocell33   1250   1250  603718  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_9  macrocell12   7939   9189  612301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:status_3\/main_7
Capture Clock  : \I2C_1:bI2C_UDB:status_3\/clock_0
Path slack     : 612314p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9176
-------------------------------------   ---- 
End-of-path arrival time (ps)           9176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q        macrocell33   1250   1250  603718  RISE       1
\I2C_1:bI2C_UDB:status_3\/main_7  macrocell16   7926   9176  612314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:status_0\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:status_0\/clock_0
Path slack     : 612314p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9176
-------------------------------------   ---- 
End-of-path arrival time (ps)           9176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q        macrocell33   1250   1250  603718  RISE       1
\I2C_1:bI2C_UDB:status_0\/main_6  macrocell19   7926   9176  612314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 612314p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9176
-------------------------------------   ---- 
End-of-path arrival time (ps)           9176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q              macrocell33   1250   1250  603718  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell25   7926   9176  612314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 612326p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9164
-------------------------------------   ---- 
End-of-path arrival time (ps)           9164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q       macrocell12   1250   1250  595362  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_2  macrocell15   7914   9164  612326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:status_1\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 612326p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9164
-------------------------------------   ---- 
End-of-path arrival time (ps)           9164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q      macrocell12   1250   1250  595362  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_2  macrocell18   7914   9164  612326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 612365p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9125
-------------------------------------   ---- 
End-of-path arrival time (ps)           9125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q       macrocell12   1250   1250  595362  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/main_1  macrocell13   7875   9125  612365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 612406p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9084
-------------------------------------   ---- 
End-of-path arrival time (ps)           9084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q       macrocell13   1250   1250  598802  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_6  macrocell12   7834   9084  612406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 612838p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8652
-------------------------------------   ---- 
End-of-path arrival time (ps)           8652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q       macrocell11   1250   1250  598294  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/main_1  macrocell14   7402   8652  612838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_1:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 612852p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8638
-------------------------------------   ---- 
End-of-path arrival time (ps)           8638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell25   1250   1250  597880  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/main_4  macrocell13   7388   8638  612852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_1:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 612852p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8638
-------------------------------------   ---- 
End-of-path arrival time (ps)           8638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/q       macrocell25   1250   1250  597880  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell28   7388   8638  612852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C_1:bI2C_UDB:StsReg\/status_5
Capture Clock  : \I2C_1:bI2C_UDB:StsReg\/clock
Path slack     : 613051p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                   -500
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               624500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11449
-------------------------------------   ----- 
End-of-path arrival time (ps)           11449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:scl_in_last_reg\/q  macrocell21    1250   1250  597916  RISE       1
\I2C_1:bI2C_UDB:status_5\/main_1    macrocell2     3953   5203  613051  RISE       1
\I2C_1:bI2C_UDB:status_5\/q         macrocell2     3350   8553  613051  RISE       1
\I2C_1:bI2C_UDB:StsReg\/status_5    statusicell1   2896  11449  613051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:StsReg\/clock                              statusicell1        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:Net_643_3\/main_6
Capture Clock  : \I2C_1:Net_643_3\/clock_0
Path slack     : 613138p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8352
-------------------------------------   ---- 
End-of-path arrival time (ps)           8352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q  macrocell33   1250   1250  603718  RISE       1
\I2C_1:Net_643_3\/main_6    macrocell31   7102   8352  613138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell31         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 613227p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8263
-------------------------------------   ---- 
End-of-path arrival time (ps)           8263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q       macrocell15   1250   1250  600732  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_8  macrocell12   7013   8263  613227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:status_3\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:status_3\/clock_0
Path slack     : 613624p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7866
-------------------------------------   ---- 
End-of-path arrival time (ps)           7866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q      macrocell12   1250   1250  595362  RISE       1
\I2C_1:bI2C_UDB:status_3\/main_3  macrocell16   6616   7866  613624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:status_0\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:status_0\/clock_0
Path slack     : 613624p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7866
-------------------------------------   ---- 
End-of-path arrival time (ps)           7866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q      macrocell12   1250   1250  595362  RISE       1
\I2C_1:bI2C_UDB:status_0\/main_3  macrocell19   6616   7866  613624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 613655p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7835
-------------------------------------   ---- 
End-of-path arrival time (ps)           7835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q       macrocell12   1250   1250  595362  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_5  macrocell12   6585   7835  613655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 613710p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7780
-------------------------------------   ---- 
End-of-path arrival time (ps)           7780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q         macrocell33   1250   1250  603718  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_6  macrocell15   6530   7780  613710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:status_1\/main_7
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 613710p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7780
-------------------------------------   ---- 
End-of-path arrival time (ps)           7780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q        macrocell33   1250   1250  603718  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_7  macrocell18   6530   7780  613710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_1:sda_x_wire\/main_9
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 613721p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7769
-------------------------------------   ---- 
End-of-path arrival time (ps)           7769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:lost_arb_reg\/q  macrocell26   1250   1250  605947  RISE       1
\I2C_1:sda_x_wire\/main_9        macrocell32   6519   7769  613721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_1:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 613724p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7766
-------------------------------------   ---- 
End-of-path arrival time (ps)           7766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  605114  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/main_0             macrocell14     4186   7766  613724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 613737p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7753
-------------------------------------   ---- 
End-of-path arrival time (ps)           7753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell25   1250   1250  597880  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_7  macrocell15   6503   7753  613737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_1:bI2C_UDB:status_1\/main_8
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 613737p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7753
-------------------------------------   ---- 
End-of-path arrival time (ps)           7753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell25   1250   1250  597880  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_8   macrocell18   6503   7753  613737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 613749p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7741
-------------------------------------   ---- 
End-of-path arrival time (ps)           7741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q       macrocell12   1250   1250  595362  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/main_2  macrocell14   6491   7741  613749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_1:Net_643_3\/main_7
Capture Clock  : \I2C_1:Net_643_3\/clock_0
Path slack     : 613754p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7736
-------------------------------------   ---- 
End-of-path arrival time (ps)           7736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell25   1250   1250  597880  RISE       1
\I2C_1:Net_643_3\/main_7           macrocell31   6486   7736  613754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell31         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C_1:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 613909p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7581
-------------------------------------   ---- 
End-of-path arrival time (ps)           7581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:scl_in_last_reg\/q        macrocell21   1250   1250  597916  RISE       1
\I2C_1:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell22   6331   7581  613909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_last2_reg\/clock_0                  macrocell22         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:status_3\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:status_3\/clock_0
Path slack     : 614042p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7448
-------------------------------------   ---- 
End-of-path arrival time (ps)           7448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q      macrocell15   1250   1250  600732  RISE       1
\I2C_1:bI2C_UDB:status_3\/main_6  macrocell16   6198   7448  614042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 614117p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7373
-------------------------------------   ---- 
End-of-path arrival time (ps)           7373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q            macrocell33   1250   1250  603718  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/main_1  macrocell26   6123   7373  614117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:status_2\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:status_2\/clock_0
Path slack     : 614152p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7338
-------------------------------------   ---- 
End-of-path arrival time (ps)           7338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q        macrocell33   1250   1250  603718  RISE       1
\I2C_1:bI2C_UDB:status_2\/main_6  macrocell17   6088   7338  614152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 614157p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7333
-------------------------------------   ---- 
End-of-path arrival time (ps)           7333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q       macrocell11   1250   1250  598294  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_1  macrocell15   6083   7333  614157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:status_1\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 614157p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7333
-------------------------------------   ---- 
End-of-path arrival time (ps)           7333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q      macrocell11   1250   1250  598294  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_1  macrocell18   6083   7333  614157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:Net_643_3\/main_1
Capture Clock  : \I2C_1:Net_643_3\/clock_0
Path slack     : 614169p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7321
-------------------------------------   ---- 
End-of-path arrival time (ps)           7321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q  macrocell11   1250   1250  598294  RISE       1
\I2C_1:Net_643_3\/main_1      macrocell31   6071   7321  614169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell31         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 614358p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7132
-------------------------------------   ---- 
End-of-path arrival time (ps)           7132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q       macrocell13   1250   1250  598802  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_3  macrocell15   5882   7132  614358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:status_1\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 614358p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7132
-------------------------------------   ---- 
End-of-path arrival time (ps)           7132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q      macrocell13   1250   1250  598802  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_3  macrocell18   5882   7132  614358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:Net_643_3\/main_3
Capture Clock  : \I2C_1:Net_643_3\/clock_0
Path slack     : 614380p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7110
-------------------------------------   ---- 
End-of-path arrival time (ps)           7110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q  macrocell13   1250   1250  598802  RISE       1
\I2C_1:Net_643_3\/main_3      macrocell31   5860   7110  614380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell31         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 614436p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7054
-------------------------------------   ---- 
End-of-path arrival time (ps)           7054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q         macrocell33   1250   1250  603718  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/main_5  macrocell11   5804   7054  614436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:sda_x_wire\/main_8
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 614436p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7054
-------------------------------------   ---- 
End-of-path arrival time (ps)           7054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q  macrocell33   1250   1250  603718  RISE       1
\I2C_1:sda_x_wire\/main_8   macrocell32   5804   7054  614436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \I2C_1:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 614575p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6915
-------------------------------------   ---- 
End-of-path arrival time (ps)           6915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_last2_reg\/clock_0                  macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:scl_in_last2_reg\/q   macrocell22   1250   1250  613420  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/main_2  macrocell29   5665   6915  614575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 614602p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6888
-------------------------------------   ---- 
End-of-path arrival time (ps)           6888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:lost_arb_reg\/q     macrocell26   1250   1250  605947  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_11  macrocell12   5638   6888  614602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 614807p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6683
-------------------------------------   ---- 
End-of-path arrival time (ps)           6683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  605114  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_3             macrocell12     3103   6683  614807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 614852p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6638
-------------------------------------   ---- 
End-of-path arrival time (ps)           6638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  605114  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_0             macrocell15     3058   6638  614852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:status_2\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:status_2\/clock_0
Path slack     : 614858p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6632
-------------------------------------   ---- 
End-of-path arrival time (ps)           6632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q      macrocell11   1250   1250  598294  RISE       1
\I2C_1:bI2C_UDB:status_2\/main_1  macrocell17   5382   6632  614858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C_1:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 615339p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6151
-------------------------------------   ---- 
End-of-path arrival time (ps)           6151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_reg\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:scl_in_reg\/q            macrocell20   1250   1250  601371  RISE       1
\I2C_1:bI2C_UDB:scl_in_last_reg\/main_0  macrocell21   4901   6151  615339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C_1:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 615339p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6151
-------------------------------------   ---- 
End-of-path arrival time (ps)           6151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_reg\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:scl_in_reg\/q         macrocell20   1250   1250  601371  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/main_0  macrocell29   4901   6151  615339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:status_2\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:status_2\/clock_0
Path slack     : 615367p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6123
-------------------------------------   ---- 
End-of-path arrival time (ps)           6123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q      macrocell13   1250   1250  598802  RISE       1
\I2C_1:bI2C_UDB:status_2\/main_3  macrocell17   4873   6123  615367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:status_3\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:status_3\/clock_0
Path slack     : 615689p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5801
-------------------------------------   ---- 
End-of-path arrival time (ps)           5801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q      macrocell11   1250   1250  598294  RISE       1
\I2C_1:bI2C_UDB:status_3\/main_2  macrocell16   4551   5801  615689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:status_0\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:status_0\/clock_0
Path slack     : 615689p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5801
-------------------------------------   ---- 
End-of-path arrival time (ps)           5801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q      macrocell11   1250   1250  598294  RISE       1
\I2C_1:bI2C_UDB:status_0\/main_2  macrocell19   4551   5801  615689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 615690p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5800
-------------------------------------   ---- 
End-of-path arrival time (ps)           5800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q       macrocell11   1250   1250  598294  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_4  macrocell12   4550   5800  615690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 615875p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5615
-------------------------------------   ---- 
End-of-path arrival time (ps)           5615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q         macrocell33   1250   1250  603718  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/main_3  macrocell13   4365   5615  615875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 615875p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5615
-------------------------------------   ---- 
End-of-path arrival time (ps)           5615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q              macrocell33   1250   1250  603718  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell28   4365   5615  615875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 615897p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5593
-------------------------------------   ---- 
End-of-path arrival time (ps)           5593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell1   1210   1210  610215  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_2           macrocell12    4383   5593  615897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 615960p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5530
-------------------------------------   ---- 
End-of-path arrival time (ps)           5530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell2   2290   2290  608724  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell25     3240   5530  615960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:Net_643_3\/q
Path End       : \I2C_1:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 615999p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5491
-------------------------------------   ---- 
End-of-path arrival time (ps)           5491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:Net_643_3\/q                 macrocell31   1250   1250  600090  RISE       1
\I2C_1:bI2C_UDB:clk_eq_reg\/main_1  macrocell30   4241   5491  615999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clk_eq_reg\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_1:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \I2C_1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 616016p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5474
-------------------------------------   ---- 
End-of-path arrival time (ps)           5474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell25   1250   1250  597880  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/main_7  macrocell14   4224   5474  616016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 616019p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5471
-------------------------------------   ---- 
End-of-path arrival time (ps)           5471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q       macrocell13   1250   1250  598802  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/main_2  macrocell11   4221   5471  616019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:sda_x_wire\/main_5
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 616019p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5471
-------------------------------------   ---- 
End-of-path arrival time (ps)           5471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q  macrocell13   1250   1250  598802  RISE       1
\I2C_1:sda_x_wire\/main_5     macrocell32   4221   5471  616019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 616019p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5471
-------------------------------------   ---- 
End-of-path arrival time (ps)           5471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q       macrocell13   1250   1250  598802  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/main_2  macrocell13   4221   5471  616019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C_1:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 616053p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5437
-------------------------------------   ---- 
End-of-path arrival time (ps)           5437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell1   1210   1210  609883  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/main_0           macrocell11    4227   5437  616053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C_1:sda_x_wire\/main_1
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 616053p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5437
-------------------------------------   ---- 
End-of-path arrival time (ps)           5437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell1   1210   1210  609883  RISE       1
\I2C_1:sda_x_wire\/main_1                   macrocell32    4227   5437  616053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C_1:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 616098p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5392
-------------------------------------   ---- 
End-of-path arrival time (ps)           5392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:sda_in_last_reg\/q    macrocell23   1250   1250  614385  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/main_3  macrocell29   4142   5392  616098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 616246p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5244
-------------------------------------   ---- 
End-of-path arrival time (ps)           5244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q       macrocell15   1250   1250  600732  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/main_4  macrocell11   3994   5244  616246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:sda_x_wire\/main_7
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 616246p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5244
-------------------------------------   ---- 
End-of-path arrival time (ps)           5244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q  macrocell15   1250   1250  600732  RISE       1
\I2C_1:sda_x_wire\/main_7     macrocell32   3994   5244  616246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \I2C_1:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 616255p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5235
-------------------------------------   ---- 
End-of-path arrival time (ps)           5235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_last2_reg\/clock_0                  macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:sda_in_last2_reg\/q   macrocell24   1250   1250  614693  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/main_4  macrocell29   3985   5235  616255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 616310p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5180
-------------------------------------   ---- 
End-of-path arrival time (ps)           5180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/q   macrocell25   1250   1250  597880  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_10  macrocell12   3930   5180  616310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 616448p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5042
-------------------------------------   ---- 
End-of-path arrival time (ps)           5042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell1   1210   1210  609716  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_1           macrocell12    3832   5042  616448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_6
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 616463p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_6  controlcell1   1210   1210  609717  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_0           macrocell12    3817   5027  616463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_1
Path End       : \I2C_1:bI2C_UDB:m_reset\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:m_reset\/clock_0
Path slack     : 616640p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_1  controlcell1   1210   1210  616640  RISE       1
\I2C_1:bI2C_UDB:m_reset\/main_0             macrocell33    3640   4850  616640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \I2C_1:sda_x_wire\/main_2
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 616658p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:Shifter:u0\/so_comb  datapathcell1   2520   2520  616658  RISE       1
\I2C_1:sda_x_wire\/main_2            macrocell32     2312   4832  616658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:sda_x_wire\/q
Path End       : \I2C_1:sda_x_wire\/main_0
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 616767p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4723
-------------------------------------   ---- 
End-of-path arrival time (ps)           4723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell32         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:sda_x_wire\/q       macrocell32   1250   1250  616767  RISE       1
\I2C_1:sda_x_wire\/main_0  macrocell32   3473   4723  616767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 616967p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q       macrocell11   1250   1250  598294  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/main_0  macrocell13   3273   4523  616967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell13         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 616971p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4519
-------------------------------------   ---- 
End-of-path arrival time (ps)           4519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q       macrocell11   1250   1250  598294  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/main_1  macrocell11   3269   4519  616971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:sda_x_wire\/main_3
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 616971p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4519
-------------------------------------   ---- 
End-of-path arrival time (ps)           4519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell11         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q  macrocell11   1250   1250  598294  RISE       1
\I2C_1:sda_x_wire\/main_3     macrocell32   3269   4519  616971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 617167p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q       macrocell15   1250   1250  600732  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_5  macrocell15   3073   4323  617167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:status_1\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 617167p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q      macrocell15   1250   1250  600732  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_5  macrocell18   3073   4323  617167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:Net_643_3\/main_5
Capture Clock  : \I2C_1:Net_643_3\/clock_0
Path slack     : 617172p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4318
-------------------------------------   ---- 
End-of-path arrival time (ps)           4318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q  macrocell15   1250   1250  600732  RISE       1
\I2C_1:Net_643_3\/main_5      macrocell31   3068   4318  617172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell31         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:status_2\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:status_2\/clock_0
Path slack     : 617297p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q      macrocell15   1250   1250  600732  RISE       1
\I2C_1:bI2C_UDB:status_2\/main_5  macrocell17   2943   4193  617297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:status_0\/q
Path End       : \I2C_1:bI2C_UDB:status_0\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:status_0\/clock_0
Path slack     : 617450p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_0\/clock_0                          macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:status_0\/q       macrocell19   1250   1250  617450  RISE       1
\I2C_1:bI2C_UDB:status_0\/main_0  macrocell19   2790   4040  617450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_0\/clock_0                          macrocell19         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C_1:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 617455p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_reg\/clock_0                        macrocell10         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:sda_in_reg\/q            macrocell10   1250   1250  617455  RISE       1
\I2C_1:bI2C_UDB:sda_in_last_reg\/main_0  macrocell23   2785   4035  617455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C_1:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \I2C_1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 617472p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3500
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_reg\/clock_0                        macrocell10         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:sda_in_reg\/q         macrocell10     1250   1250  617455  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/route_si  datapathcell1   2778   4028  617472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_1:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 617614p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3876
-------------------------------------   ---- 
End-of-path arrival time (ps)           3876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:lost_arb_reg\/q       macrocell26   1250   1250  605947  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/main_2  macrocell26   2626   3876  617614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C_1:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 617621p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell23         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:sda_in_last_reg\/q        macrocell23   1250   1250  614385  RISE       1
\I2C_1:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell24   2619   3869  617621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_last2_reg\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:status_3\/q
Path End       : \I2C_1:bI2C_UDB:status_3\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:status_3\/clock_0
Path slack     : 617651p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:status_3\/q       macrocell16   1250   1250  617651  RISE       1
\I2C_1:bI2C_UDB:status_3\/main_0  macrocell16   2589   3839  617651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \I2C_1:sda_x_wire\/main_10
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 617922p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc2_reg\/q  macrocell28   1250   1250  617922  RISE       1
\I2C_1:sda_x_wire\/main_10         macrocell32   2318   3568  617922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell32         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C_1:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617933p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:scl_in_last_reg\/q    macrocell21   1250   1250  597916  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/main_1  macrocell29   2307   3557  617933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:status_2\/q
Path End       : \I2C_1:bI2C_UDB:status_2\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:status_2\/clock_0
Path slack     : 617940p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_2\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:status_2\/q       macrocell17   1250   1250  617940  RISE       1
\I2C_1:bI2C_UDB:status_2\/main_0  macrocell17   2300   3550  617940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_2\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:bus_busy_reg\/q
Path End       : \I2C_1:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617940p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:bus_busy_reg\/q       macrocell29   1250   1250  617940  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/main_6  macrocell29   2300   3550  617940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:status_1\/q
Path End       : \I2C_1:bI2C_UDB:status_1\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 617953p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:status_1\/q       macrocell18   1250   1250  617953  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_0  macrocell18   2287   3537  617953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell18         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

