#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Sat Oct 18 20:41:11 2014
# Process ID: 2559
# Log file: /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/vivado.log
# Journal file: /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /opt/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /opt/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /opt/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /opt/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jared/Research/vivado_workspace/ip'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 4645.551 ; gain = 93.543
reset_target all [get_files  /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd]
open_bd_design {/home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.4 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding component instance block -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwidth_converter_0
Adding component instance block -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwidth_converter_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- RIT:user:jmb_axi_filter_3x3:1.0 - jmb_axi_filter_3x3_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <design_1> from BD file </home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 4852.684 ; gain = 202.703
startgroup
set_property -dict [list CONFIG.C_IMAGE_WIDTH {512}] [get_bd_cells jmb_axi_filter_3x3_0]
endgroup
file delete -force /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
remove_files /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
generate_target all [get_files  /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-237] Bus Interface property HAS_TSTRB does not match between /jmb_axi_filter_3x3_0/S00_AXIS(1) and /axis_dwidth_converter_0/M_AXIS(0)
INFO: [BD 41-237] Bus Interface property HAS_TKEEP does not match between /jmb_axi_filter_3x3_0/S00_AXIS(0) and /axis_dwidth_converter_0/M_AXIS(1)
INFO: [BD 41-237] Bus Interface property HAS_TSTRB does not match between /axis_dwidth_converter_1/S_AXIS(0) and /jmb_axi_filter_3x3_0/M00_AXIS(1)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi_mem_intercon/xbar/S00_AXI(READ_WRITE) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(WRITE_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(8)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi_mem_intercon/xbar/S01_AXI(READ_WRITE) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(READ_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(8)
Exporting to file /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : </home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.4-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_dma_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_dma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axi_dma_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_dma_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_axi_dma_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_50M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_rst_processing_system7_0_50M_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_rst_processing_system7_0_50M_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_0'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_axis_dwidth_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axis_dwidth_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axis_dwidth_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_axis_dwidth_converter_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwidth_converter_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_axis_dwidth_converter_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axis_dwidth_converter_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axis_dwidth_converter_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_axis_dwidth_converter_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwidth_converter_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_jmb_axi_filter_3x3_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_jmb_axi_filter_3x3_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_jmb_axi_filter_3x3_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block jmb_axi_filter_3x3_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconcat_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_1'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
generate_target: Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 4920.078 ; gain = 58.543
make_wrapper -files [get_files /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v]
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_0/design_1_axi_mem_intercon_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_axi_periph_0/design_1_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_0/design_1_axis_dwidth_converter_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_jmb_axi_filter_3x3_0_0/design_1_jmb_axi_filter_3x3_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_0/design_1_axi_mem_intercon_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_axi_periph_0/design_1_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_0/design_1_axis_dwidth_converter_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_jmb_axi_filter_3x3_0_0/design_1_jmb_axi_filter_3x3_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.xci
[Sat Oct 18 20:45:23 2014] Launched synth_1...
Run output will be captured here: /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.runs/synth_1/runme.log
[Sat Oct 18 20:45:23 2014] Launched impl_1...
Run output will be captured here: /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.runs/impl_1/runme.log
file copy -force /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.runs/impl_1/design_1_wrapper.bit /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/bitstream.bit
set_property location {2 360 416} [get_bd_cells xlconcat_0]
set_property location {2 359 404} [get_bd_cells xlconcat_0]
set_property location {2 353 416} [get_bd_cells xlconcat_0]
save_bd_design
Wrote  : </home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
close_project
open_project /home/jared/Research/vivado_workspace/jmb_ip/managed_ip_project/managed_ip_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jared/Research/vivado_workspace/jmb_ip/ip_repo/jmb_unpacker_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.2/data/ip'.
close_project
open_project /home/jared/Research/vivado_workspace/jmb_ip/project_1.xpr
Scanning sources...
Finished scanning sources
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes /home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_window_tb.v
WARNING: [filemgmt 56-12] File '/home/jared/Research/vivado_workspace/jmb_ip/jmb_scanline_filter_control.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files /home/jared/Research/vivado_workspace/jmb_ip/jmb_scanline_filter_control.v
remove_files /home/jared/Research/vivado_workspace/jmb_ip/jmb_scanline_filter_control_tb.v
remove_files /home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_window_tb.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files /home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_window.v
remove_files /home/jared/Research/vivado_workspace/jmb_ip/jmb_fifo.v
add_files -norecurse -scan_for_includes /home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax --include /home/jared/Research/vivado_workspace/jmb_ip -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot jmb_3x3_filter_tb_behav --prj /home/jared/Research/vivado_workspace/jmb_ip/project_1.sim/sim_1/behav/jmb_3x3_filter_tb.prj   xil_defaultlib.jmb_3x3_filter_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.2/bin/unwrapped/lnx64.o/xelab --debug typical --relax --include /home/jared/Research/vivado_workspace/jmb_ip -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot jmb_3x3_filter_tb_behav --prj /home/jared/Research/vivado_workspace/jmb_ip/project_1.sim/sim_1/behav/jmb_3x3_filter_tb.prj xil_defaultlib.jmb_3x3_filter_tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmb_fifo
INFO: [VRFC 10-311] analyzing module jmb_3x3_window
INFO: [VRFC 10-311] analyzing module jmb_3x3_filter
INFO: [VRFC 10-311] analyzing module jmb_3x3_filter_tb
INFO: [VRFC 10-165] Analyzing Verilog file "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jmb_fifo(pixel_width=8,sl_width=...
Compiling module xil_defaultlib.jmb_3x3_window(pixel_width=8,ima...
Compiling module xil_defaultlib.jmb_3x3_filter(image_width=10)
Compiling module xil_defaultlib.jmb_3x3_filter_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot jmb_3x3_filter_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "jmb_3x3_filter_tb_behav -key {Behavioral:sim_1:Functional:jmb_3x3_filter_tb} -tclbatch {jmb_3x3_filter_tb.tcl} -log {jmb_3x3_filter_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
$finish called at time : 515 ns : File "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" Line 99
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'jmb_3x3_filter_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 5001.176 ; gain = 35.145
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax --include /home/jared/Research/vivado_workspace/jmb_ip -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot jmb_3x3_filter_tb_behav --prj /home/jared/Research/vivado_workspace/jmb_ip/project_1.sim/sim_1/behav/jmb_3x3_filter_tb.prj   xil_defaultlib.jmb_3x3_filter_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.2/bin/unwrapped/lnx64.o/xelab --debug typical --relax --include /home/jared/Research/vivado_workspace/jmb_ip -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot jmb_3x3_filter_tb_behav --prj /home/jared/Research/vivado_workspace/jmb_ip/project_1.sim/sim_1/behav/jmb_3x3_filter_tb.prj xil_defaultlib.jmb_3x3_filter_tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmb_fifo
INFO: [VRFC 10-311] analyzing module jmb_3x3_window
INFO: [VRFC 10-311] analyzing module jmb_3x3_filter
INFO: [VRFC 10-311] analyzing module jmb_3x3_filter_tb
INFO: [VRFC 10-165] Analyzing Verilog file "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jmb_fifo(pixel_width=8,sl_width=...
Compiling module xil_defaultlib.jmb_3x3_window(pixel_width=8,ima...
Compiling module xil_defaultlib.jmb_3x3_filter(image_width=10)
Compiling module xil_defaultlib.jmb_3x3_filter_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot jmb_3x3_filter_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "jmb_3x3_filter_tb_behav -key {Behavioral:sim_1:Functional:jmb_3x3_filter_tb} -tclbatch {jmb_3x3_filter_tb.tcl} -log {jmb_3x3_filter_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
$finish called at time : 515 ns : File "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" Line 99
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'jmb_3x3_filter_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
remove_files /home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files {/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter.v /home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_window.v /home/jared/Research/vivado_workspace/jmb_ip/jmb_fifo.v}
add_files -norecurse -scan_for_includes /home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax --include /home/jared/Research/vivado_workspace/jmb_ip -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot jmb_3x3_filter_tb_behav --prj /home/jared/Research/vivado_workspace/jmb_ip/project_1.sim/sim_1/behav/jmb_3x3_filter_tb.prj   xil_defaultlib.jmb_3x3_filter_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.2/bin/unwrapped/lnx64.o/xelab --debug typical --relax --include /home/jared/Research/vivado_workspace/jmb_ip -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot jmb_3x3_filter_tb_behav --prj /home/jared/Research/vivado_workspace/jmb_ip/project_1.sim/sim_1/behav/jmb_3x3_filter_tb.prj xil_defaultlib.jmb_3x3_filter_tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmb_fifo
INFO: [VRFC 10-311] analyzing module jmb_3x3_window
INFO: [VRFC 10-311] analyzing module jmb_3x3_filter
INFO: [VRFC 10-311] analyzing module jmb_3x3_filter_tb
INFO: [VRFC 10-165] Analyzing Verilog file "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jmb_fifo(pixel_width=8,sl_width=...
Compiling module xil_defaultlib.jmb_3x3_window(pixel_width=8,ima...
Compiling module xil_defaultlib.jmb_3x3_filter(image_width=10)
Compiling module xil_defaultlib.jmb_3x3_filter_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot jmb_3x3_filter_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "jmb_3x3_filter_tb_behav -key {Behavioral:sim_1:Functional:jmb_3x3_filter_tb} -tclbatch {jmb_3x3_filter_tb.tcl} -log {jmb_3x3_filter_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
$finish called at time : 515 ns : File "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" Line 99
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'jmb_3x3_filter_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
add_wave {{/jmb_3x3_filter_tb/dut/w00}} {{/jmb_3x3_filter_tb/dut/w01}} {{/jmb_3x3_filter_tb/dut/w02}} {{/jmb_3x3_filter_tb/dut/w10}} {{/jmb_3x3_filter_tb/dut/w11}} {{/jmb_3x3_filter_tb/dut/w12}} {{/jmb_3x3_filter_tb/dut/w20}} {{/jmb_3x3_filter_tb/dut/w21}} {{/jmb_3x3_filter_tb/dut/w22}} {{/jmb_3x3_filter_tb/dut/enable}} {{/jmb_3x3_filter_tb/dut/data_out_r}} {{/jmb_3x3_filter_tb/dut/valid_out_r}} {{/jmb_3x3_filter_tb/dut/ready_out_r}} {{/jmb_3x3_filter_tb/dut/sum_1}} {{/jmb_3x3_filter_tb/dut/sum_2}} {{/jmb_3x3_filter_tb/dut/sum_3}} {{/jmb_3x3_filter_tb/dut/sum_4}} {{/jmb_3x3_filter_tb/dut/pixel_width}} {{/jmb_3x3_filter_tb/dut/image_width}} {{/jmb_3x3_filter_tb/dut/A}} {{/jmb_3x3_filter_tb/dut/B}} {{/jmb_3x3_filter_tb/dut/C}} {{/jmb_3x3_filter_tb/dut/shift}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 515 ns : File "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" Line 99
add_wave {{/jmb_3x3_filter_tb/dut/window/sl0}} {{/jmb_3x3_filter_tb/dut/window/sl1}} {{/jmb_3x3_filter_tb/dut/window/sl2}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 515 ns : File "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" Line 99
add_wave {{/jmb_3x3_filter_tb/dut/window/fifo0}} 
add_wave {{/jmb_3x3_filter_tb/dut/window/fifo1}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 515 ns : File "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" Line 99
add_wave {{/jmb_3x3_filter_tb/valid_in}} {{/jmb_3x3_filter_tb/ready_in}} {{/jmb_3x3_filter_tb/clock}} {{/jmb_3x3_filter_tb/reset_n}} {{/jmb_3x3_filter_tb/data_in}} {{/jmb_3x3_filter_tb/valid_out}} {{/jmb_3x3_filter_tb/ready_out}} {{/jmb_3x3_filter_tb/data_out}} 
add_wave {{/jmb_3x3_filter_tb/dut/window/data}} {{/jmb_3x3_filter_tb/dut/window/w00}} {{/jmb_3x3_filter_tb/dut/window/w01}} {{/jmb_3x3_filter_tb/dut/window/w02}} {{/jmb_3x3_filter_tb/dut/window/w10}} {{/jmb_3x3_filter_tb/dut/window/w11}} {{/jmb_3x3_filter_tb/dut/window/w12}} {{/jmb_3x3_filter_tb/dut/window/w20}} {{/jmb_3x3_filter_tb/dut/window/w21}} {{/jmb_3x3_filter_tb/dut/window/w22}} 
add_wave {{/jmb_3x3_filter_tb/dut/data_out_r}} 
add_wave {{/jmb_3x3_filter_tb/dut/sum_1}} {{/jmb_3x3_filter_tb/dut/sum_2}} {{/jmb_3x3_filter_tb/dut/sum_3}} {{/jmb_3x3_filter_tb/dut/sum_4}} 
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax --include /home/jared/Research/vivado_workspace/jmb_ip -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot jmb_3x3_filter_tb_behav --prj /home/jared/Research/vivado_workspace/jmb_ip/project_1.sim/sim_1/behav/jmb_3x3_filter_tb.prj   xil_defaultlib.jmb_3x3_filter_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.2/bin/unwrapped/lnx64.o/xelab --debug typical --relax --include /home/jared/Research/vivado_workspace/jmb_ip -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot jmb_3x3_filter_tb_behav --prj /home/jared/Research/vivado_workspace/jmb_ip/project_1.sim/sim_1/behav/jmb_3x3_filter_tb.prj xil_defaultlib.jmb_3x3_filter_tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmb_fifo
INFO: [VRFC 10-311] analyzing module jmb_3x3_window
INFO: [VRFC 10-311] analyzing module jmb_3x3_filter
INFO: [VRFC 10-311] analyzing module jmb_3x3_filter_tb
INFO: [VRFC 10-165] Analyzing Verilog file "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jmb_fifo(pixel_width=8,sl_width=...
Compiling module xil_defaultlib.jmb_3x3_window(pixel_width=8,ima...
Compiling module xil_defaultlib.jmb_3x3_filter(image_width=10)
Compiling module xil_defaultlib.jmb_3x3_filter_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot jmb_3x3_filter_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "jmb_3x3_filter_tb_behav -key {Behavioral:sim_1:Functional:jmb_3x3_filter_tb} -tclbatch {jmb_3x3_filter_tb.tcl} -log {jmb_3x3_filter_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
$finish called at time : 515 ns : File "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" Line 99
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'jmb_3x3_filter_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
add_wave {{/jmb_3x3_filter_tb/dut/data_out_r}} {{/jmb_3x3_filter_tb/dut/sum_1}} {{/jmb_3x3_filter_tb/dut/sum_2}} {{/jmb_3x3_filter_tb/dut/sum_3}} {{/jmb_3x3_filter_tb/dut/sum_4}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 515 ns : File "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" Line 99
add_wave {{/jmb_3x3_filter_tb/dut/w00}} {{/jmb_3x3_filter_tb/dut/w01}} {{/jmb_3x3_filter_tb/dut/w02}} {{/jmb_3x3_filter_tb/dut/w10}} {{/jmb_3x3_filter_tb/dut/w11}} {{/jmb_3x3_filter_tb/dut/w12}} {{/jmb_3x3_filter_tb/dut/w20}} {{/jmb_3x3_filter_tb/dut/w21}} {{/jmb_3x3_filter_tb/dut/w22}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 515 ns : File "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" Line 99
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax --include /home/jared/Research/vivado_workspace/jmb_ip -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot jmb_3x3_filter_tb_behav --prj /home/jared/Research/vivado_workspace/jmb_ip/project_1.sim/sim_1/behav/jmb_3x3_filter_tb.prj   xil_defaultlib.jmb_3x3_filter_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.2/bin/unwrapped/lnx64.o/xelab --debug typical --relax --include /home/jared/Research/vivado_workspace/jmb_ip -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot jmb_3x3_filter_tb_behav --prj /home/jared/Research/vivado_workspace/jmb_ip/project_1.sim/sim_1/behav/jmb_3x3_filter_tb.prj xil_defaultlib.jmb_3x3_filter_tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmb_fifo
INFO: [VRFC 10-311] analyzing module jmb_3x3_window
INFO: [VRFC 10-311] analyzing module jmb_3x3_filter
INFO: [VRFC 10-311] analyzing module jmb_3x3_filter_tb
INFO: [VRFC 10-165] Analyzing Verilog file "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jmb_fifo(pixel_width=8,sl_width=...
Compiling module xil_defaultlib.jmb_3x3_window(pixel_width=8,ima...
Compiling module xil_defaultlib.jmb_3x3_filter(image_width=10)
Compiling module xil_defaultlib.jmb_3x3_filter_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot jmb_3x3_filter_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "jmb_3x3_filter_tb_behav -key {Behavioral:sim_1:Functional:jmb_3x3_filter_tb} -tclbatch {jmb_3x3_filter_tb.tcl} -log {jmb_3x3_filter_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
$finish called at time : 515 ns : File "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" Line 99
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'jmb_3x3_filter_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
add_wave {{/jmb_3x3_filter_tb/dut/sum_1}} {{/jmb_3x3_filter_tb/dut/sum_2}} {{/jmb_3x3_filter_tb/dut/sum_3}} {{/jmb_3x3_filter_tb/dut/sum_4}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 515 ns : File "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" Line 99
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax --include /home/jared/Research/vivado_workspace/jmb_ip -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot jmb_3x3_filter_tb_behav --prj /home/jared/Research/vivado_workspace/jmb_ip/project_1.sim/sim_1/behav/jmb_3x3_filter_tb.prj   xil_defaultlib.jmb_3x3_filter_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.2/bin/unwrapped/lnx64.o/xelab --debug typical --relax --include /home/jared/Research/vivado_workspace/jmb_ip -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot jmb_3x3_filter_tb_behav --prj /home/jared/Research/vivado_workspace/jmb_ip/project_1.sim/sim_1/behav/jmb_3x3_filter_tb.prj xil_defaultlib.jmb_3x3_filter_tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmb_fifo
INFO: [VRFC 10-311] analyzing module jmb_3x3_window
INFO: [VRFC 10-311] analyzing module jmb_3x3_filter
INFO: [VRFC 10-311] analyzing module jmb_3x3_filter_tb
INFO: [VRFC 10-165] Analyzing Verilog file "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jmb_fifo(pixel_width=8,sl_width=...
Compiling module xil_defaultlib.jmb_3x3_window(pixel_width=8,ima...
Compiling module xil_defaultlib.jmb_3x3_filter(image_width=10,sh...
Compiling module xil_defaultlib.jmb_3x3_filter_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot jmb_3x3_filter_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "jmb_3x3_filter_tb_behav -key {Behavioral:sim_1:Functional:jmb_3x3_filter_tb} -tclbatch {jmb_3x3_filter_tb.tcl} -log {jmb_3x3_filter_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
$finish called at time : 515 ns : File "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" Line 103
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'jmb_3x3_filter_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 5003.387 ; gain = 2.211
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax --include /home/jared/Research/vivado_workspace/jmb_ip -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot jmb_3x3_filter_tb_behav --prj /home/jared/Research/vivado_workspace/jmb_ip/project_1.sim/sim_1/behav/jmb_3x3_filter_tb.prj   xil_defaultlib.jmb_3x3_filter_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.2/bin/unwrapped/lnx64.o/xelab --debug typical --relax --include /home/jared/Research/vivado_workspace/jmb_ip -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot jmb_3x3_filter_tb_behav --prj /home/jared/Research/vivado_workspace/jmb_ip/project_1.sim/sim_1/behav/jmb_3x3_filter_tb.prj xil_defaultlib.jmb_3x3_filter_tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmb_fifo
INFO: [VRFC 10-311] analyzing module jmb_3x3_window
INFO: [VRFC 10-311] analyzing module jmb_3x3_filter
INFO: [VRFC 10-311] analyzing module jmb_3x3_filter_tb
INFO: [VRFC 10-165] Analyzing Verilog file "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jmb_fifo(pixel_width=8,sl_width=...
Compiling module xil_defaultlib.jmb_3x3_window(pixel_width=8,ima...
Compiling module xil_defaultlib.jmb_3x3_filter(image_width=10,A=...
Compiling module xil_defaultlib.jmb_3x3_filter_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot jmb_3x3_filter_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "jmb_3x3_filter_tb_behav -key {Behavioral:sim_1:Functional:jmb_3x3_filter_tb} -tclbatch {jmb_3x3_filter_tb.tcl} -log {jmb_3x3_filter_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
$finish called at time : 515 ns : File "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" Line 103
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'jmb_3x3_filter_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5005.676 ; gain = 2.289
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax --include /home/jared/Research/vivado_workspace/jmb_ip -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot jmb_3x3_filter_tb_behav --prj /home/jared/Research/vivado_workspace/jmb_ip/project_1.sim/sim_1/behav/jmb_3x3_filter_tb.prj   xil_defaultlib.jmb_3x3_filter_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.2/bin/unwrapped/lnx64.o/xelab --debug typical --relax --include /home/jared/Research/vivado_workspace/jmb_ip -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot jmb_3x3_filter_tb_behav --prj /home/jared/Research/vivado_workspace/jmb_ip/project_1.sim/sim_1/behav/jmb_3x3_filter_tb.prj xil_defaultlib.jmb_3x3_filter_tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmb_fifo
INFO: [VRFC 10-311] analyzing module jmb_3x3_window
INFO: [VRFC 10-311] analyzing module jmb_3x3_filter
INFO: [VRFC 10-311] analyzing module jmb_3x3_filter_tb
INFO: [VRFC 10-165] Analyzing Verilog file "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jmb_fifo(pixel_width=8,sl_width=...
Compiling module xil_defaultlib.jmb_3x3_window(pixel_width=8,ima...
Compiling module xil_defaultlib.jmb_3x3_filter(image_width=10,A=...
Compiling module xil_defaultlib.jmb_3x3_filter_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot jmb_3x3_filter_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "jmb_3x3_filter_tb_behav -key {Behavioral:sim_1:Functional:jmb_3x3_filter_tb} -tclbatch {jmb_3x3_filter_tb.tcl} -log {jmb_3x3_filter_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
$finish called at time : 515 ns : File "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" Line 103
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'jmb_3x3_filter_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 5007.965 ; gain = 2.289
add_wave {{/jmb_3x3_filter_tb/dut/data_out_r}} {{/jmb_3x3_filter_tb/dut/sum_1}} {{/jmb_3x3_filter_tb/dut/sum_2}} {{/jmb_3x3_filter_tb/dut/sum_3}} {{/jmb_3x3_filter_tb/dut/sum_4}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 515 ns : File "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" Line 103
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project /home/jared/Research/vivado_workspace/ip/managed_ip_project/managed_ip_project.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/jared/Research/vivado_workspace/ip/jmb_axi_filter_3x3_0/jmb_axi_filter_3x3_0.upgrade_log'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_counter_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/home/jared/Research/vivado_workspace/ip/ip_repo/sample_generator_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_counter_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/jared/Research/vivado_workspace/ip/ip_repo/sample_generator_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.2/data/ip'.
ipx::edit_ip_in_project -upgrade true -name {jmb_axi_filter_3x3_v1.0_project} -directory {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/jmb_axi_filter_3x3_v1.0_project} {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/component.xml}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_counter_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/jared/Research/vivado_workspace/ip/ip_repo/sample_generator_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.2/data/ip'.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 5007.965 ; gain = 0.000
update_compile_order -fileset sim_1
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_counter_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/jared/Research/vivado_workspace/ip/ip_repo/sample_generator_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
close_project
open_project /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jared/Research/vivado_workspace/ip'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-3549] Detected incompatibility between IP design_1_jmb_axi_filter_3x3_0_0 and its definition RIT:user:jmb_axi_filter_3x3:1.0
WARNING: [BD 41-1303] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 5007.965 ; gain = 0.000
open_bd_design {/home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.4 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding component instance block -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwidth_converter_0
Adding component instance block -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwidth_converter_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- RIT:user:jmb_axi_filter_3x3:1.0 - jmb_axi_filter_3x3_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <design_1> from BD file </home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 5022.559 ; gain = 14.594
report_ip_status -name ip_status 
reset_target all [get_files  /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [filemgmt 20-1366] Unable to reset target(s) for the following file is locked: /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_jmb_axi_filter_3x3_0_0/design_1_jmb_axi_filter_3x3_0_0.xci
Locked reason: 
* IP definition 'jmb_axi_filter_3x3_v1.0 (1.0)' for IP 'design_1_jmb_axi_filter_3x3_0_0' has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
upgrade_ip -vlnv RIT:user:jmb_axi_filter_3x3:1.0 [get_ips  design_1_jmb_axi_filter_3x3_0_0]
Upgrading '/home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_jmb_axi_filter_3x3_0_0 (jmb_axi_filter_3x3_v1.0 1.0) from revision 3 to revision 4
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_jmb_axi_filter_3x3_0_0/design_1_jmb_axi_filter_3x3_0_0.upgrade_log'.
Wrote  : </home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
upgrade_ip: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 5034.141 ; gain = 6.320
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name {jmb_axi_filter_3x3_v1_0_project} -directory {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/jmb_axi_filter_3x3_v1_0_project} {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/component.xml}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jared/Research/vivado_workspace/ip'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.2/data/ip'.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 5053.301 ; gain = 3.004
update_compile_order -fileset sim_1
ipx::unload_core {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/component.xml}
close_project
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-237] Bus Interface property HAS_TSTRB does not match between /jmb_axi_filter_3x3_0/S00_AXIS(1) and /axis_dwidth_converter_0/M_AXIS(0)
INFO: [BD 41-237] Bus Interface property HAS_TKEEP does not match between /jmb_axi_filter_3x3_0/S00_AXIS(0) and /axis_dwidth_converter_0/M_AXIS(1)
INFO: [BD 41-237] Bus Interface property HAS_TSTRB does not match between /axis_dwidth_converter_1/S_AXIS(0) and /jmb_axi_filter_3x3_0/M00_AXIS(1)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi_mem_intercon/xbar/S00_AXI(READ_WRITE) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(WRITE_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(8)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi_mem_intercon/xbar/S01_AXI(READ_WRITE) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(READ_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(8)
Exporting to file /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : </home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_dma_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_dma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_50M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_rst_processing_system7_0_50M_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_0'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axis_dwidth_converter_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwidth_converter_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axis_dwidth_converter_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwidth_converter_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_jmb_axi_filter_3x3_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block jmb_axi_filter_3x3_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconcat_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_1'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwidth_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwidth_converter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block jmb_axi_filter_3x3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v]
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_0/design_1_axi_mem_intercon_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_axi_periph_0/design_1_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_0/design_1_axis_dwidth_converter_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_jmb_axi_filter_3x3_0_0/design_1_jmb_axi_filter_3x3_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_0/design_1_axi_mem_intercon_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_axi_periph_0/design_1_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_0/design_1_axis_dwidth_converter_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_jmb_axi_filter_3x3_0_0/design_1_jmb_axi_filter_3x3_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.xci
[Sun Oct 19 16:06:23 2014] Launched synth_1...
Run output will be captured here: /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.runs/synth_1/runme.log
[Sun Oct 19 16:06:23 2014] Launched impl_1...
Run output will be captured here: /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:47 ; elapsed = 00:00:46 . Memory (MB): peak = 5053.301 ; gain = 0.000
file copy -force /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.runs/impl_1/design_1_wrapper.bit /home/jared/Research/zynq_workspace/filter_sym_3x3/output/bitstream.bit
reset_target all [get_files  /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd]
ipx::edit_ip_in_project -upgrade true -name {jmb_axi_filter_3x3_v1_0_project} -directory {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/jmb_axi_filter_3x3_v1_0_project} {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/component.xml}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jared/Research/vivado_workspace/ip'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.2/data/ip'.
update_compile_order -fileset sim_1
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jared/Research/vivado_workspace/ip'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-3422] Upgraded design_1_jmb_axi_filter_3x3_0_0 (jmb_axi_filter_3x3_v1.0 1.0) from revision 4 to revision 5
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_jmb_axi_filter_3x3_0_0/design_1_jmb_axi_filter_3x3_0_0.upgrade_log'.
Wrote  : </home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
generate_target all [get_files  /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-237] Bus Interface property HAS_TSTRB does not match between /jmb_axi_filter_3x3_0/S00_AXIS(1) and /axis_dwidth_converter_0/M_AXIS(0)
INFO: [BD 41-237] Bus Interface property HAS_TKEEP does not match between /jmb_axi_filter_3x3_0/S00_AXIS(0) and /axis_dwidth_converter_0/M_AXIS(1)
INFO: [BD 41-237] Bus Interface property HAS_TSTRB does not match between /axis_dwidth_converter_1/S_AXIS(0) and /jmb_axi_filter_3x3_0/M00_AXIS(1)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi_mem_intercon/xbar/S00_AXI(READ_WRITE) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(WRITE_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(8)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi_mem_intercon/xbar/S01_AXI(READ_WRITE) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(READ_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(8)
Exporting to file /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : </home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.4-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_dma_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_dma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axi_dma_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_dma_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_axi_dma_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_50M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_rst_processing_system7_0_50M_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_rst_processing_system7_0_50M_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_0'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_axis_dwidth_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axis_dwidth_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axis_dwidth_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_axis_dwidth_converter_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwidth_converter_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_axis_dwidth_converter_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axis_dwidth_converter_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axis_dwidth_converter_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_axis_dwidth_converter_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwidth_converter_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_jmb_axi_filter_3x3_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_jmb_axi_filter_3x3_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_jmb_axi_filter_3x3_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block jmb_axi_filter_3x3_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconcat_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_1'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
generate_target: Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 5059.309 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v]
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_0/design_1_axi_mem_intercon_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_axi_periph_0/design_1_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_0/design_1_axis_dwidth_converter_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_jmb_axi_filter_3x3_0_0/design_1_jmb_axi_filter_3x3_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_0/design_1_axi_mem_intercon_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_axi_periph_0/design_1_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_0/design_1_axis_dwidth_converter_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_jmb_axi_filter_3x3_0_0/design_1_jmb_axi_filter_3x3_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.xci
[Sun Oct 19 16:35:52 2014] Launched synth_1...
Run output will be captured here: /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.runs/synth_1/runme.log
[Sun Oct 19 16:35:52 2014] Launched impl_1...
Run output will be captured here: /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.runs/impl_1/runme.log
reset_run synth_1
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v]
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_0/design_1_axi_mem_intercon_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_axi_periph_0/design_1_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_0/design_1_axis_dwidth_converter_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_jmb_axi_filter_3x3_0_0/design_1_jmb_axi_filter_3x3_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_0/design_1_axi_mem_intercon_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_axi_periph_0/design_1_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_0/design_1_axis_dwidth_converter_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_jmb_axi_filter_3x3_0_0/design_1_jmb_axi_filter_3x3_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.xci
[Sun Oct 19 16:36:32 2014] Launched synth_1...
Run output will be captured here: /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.runs/synth_1/runme.log
[Sun Oct 19 16:36:32 2014] Launched impl_1...
Run output will be captured here: /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name {jmb_axi_filter_3x3_v1_0_project} -directory {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/jmb_axi_filter_3x3_v1_0_project} {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/component.xml}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jared/Research/vivado_workspace/ip'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.2/data/ip'.
update_compile_order -fileset sim_1
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jared/Research/vivado_workspace/ip'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-3422] Upgraded design_1_jmb_axi_filter_3x3_0_0 (jmb_axi_filter_3x3_v1.0 1.0) from revision 5 to revision 6
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_jmb_axi_filter_3x3_0_0/design_1_jmb_axi_filter_3x3_0_0.upgrade_log'.
Wrote  : </home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
ipx::update_ip_instances: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 5066.980 ; gain = 7.672
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-237] Bus Interface property HAS_TSTRB does not match between /jmb_axi_filter_3x3_0/S00_AXIS(1) and /axis_dwidth_converter_0/M_AXIS(0)
INFO: [BD 41-237] Bus Interface property HAS_TKEEP does not match between /jmb_axi_filter_3x3_0/S00_AXIS(0) and /axis_dwidth_converter_0/M_AXIS(1)
INFO: [BD 41-237] Bus Interface property HAS_TSTRB does not match between /axis_dwidth_converter_1/S_AXIS(0) and /jmb_axi_filter_3x3_0/M00_AXIS(1)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi_mem_intercon/xbar/S00_AXI(READ_WRITE) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(WRITE_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(8)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi_mem_intercon/xbar/S01_AXI(READ_WRITE) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(READ_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(8)
Exporting to file /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : </home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_dma_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_50M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axis_dwidth_converter_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwidth_converter_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axis_dwidth_converter_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwidth_converter_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_jmb_axi_filter_3x3_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block jmb_axi_filter_3x3_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xlconcat_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_1'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwidth_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwidth_converter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block jmb_axi_filter_3x3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v]
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_0/design_1_axi_mem_intercon_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_axi_periph_0/design_1_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_0/design_1_axis_dwidth_converter_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_jmb_axi_filter_3x3_0_0/design_1_jmb_axi_filter_3x3_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_0/design_1_axi_mem_intercon_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_axi_periph_0/design_1_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_0/design_1_axis_dwidth_converter_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_jmb_axi_filter_3x3_0_0/design_1_jmb_axi_filter_3x3_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.xci
[Sun Oct 19 16:47:34 2014] Launched synth_1...
Run output will be captured here: /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.runs/synth_1/runme.log
[Sun Oct 19 16:47:34 2014] Launched impl_1...
Run output will be captured here: /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 5078.984 ; gain = 12.004
file copy -force /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.runs/impl_1/design_1_wrapper.bit /home/jared/Research/zynq_workspace/filter_sym_3x3/output/bitstream.bit
ipx::edit_ip_in_project -upgrade true -name {jmb_axi_filter_3x3_v1_0_project} -directory {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/jmb_axi_filter_3x3_v1_0_project} {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/component.xml}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jared/Research/vivado_workspace/ip'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.2/data/ip'.
update_compile_order -fileset sim_1
close_project
reset_target all [get_files  /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd]
ipx::edit_ip_in_project -upgrade true -name {jmb_axi_filter_3x3_v1_0_project} -directory {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/jmb_axi_filter_3x3_v1_0_project} {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/component.xml}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jared/Research/vivado_workspace/ip'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.2/data/ip'.
update_compile_order -fileset sim_1
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jared/Research/vivado_workspace/ip'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-3422] Upgraded design_1_jmb_axi_filter_3x3_0_0 (jmb_axi_filter_3x3_v1.0 1.0) from revision 6 to revision 7
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_jmb_axi_filter_3x3_0_0/design_1_jmb_axi_filter_3x3_0_0.upgrade_log'.
Wrote  : </home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
generate_target all [get_files  /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-237] Bus Interface property HAS_TSTRB does not match between /jmb_axi_filter_3x3_0/S00_AXIS(1) and /axis_dwidth_converter_0/M_AXIS(0)
INFO: [BD 41-237] Bus Interface property HAS_TKEEP does not match between /jmb_axi_filter_3x3_0/S00_AXIS(0) and /axis_dwidth_converter_0/M_AXIS(1)
INFO: [BD 41-237] Bus Interface property HAS_TSTRB does not match between /axis_dwidth_converter_1/S_AXIS(0) and /jmb_axi_filter_3x3_0/M00_AXIS(1)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi_mem_intercon/xbar/S00_AXI(READ_WRITE) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(WRITE_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(8)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi_mem_intercon/xbar/S01_AXI(READ_WRITE) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(READ_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(8)
Exporting to file /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : </home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.4-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_dma_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_dma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axi_dma_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_dma_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_axi_dma_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_50M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_rst_processing_system7_0_50M_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_rst_processing_system7_0_50M_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_0'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_axis_dwidth_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axis_dwidth_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axis_dwidth_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_axis_dwidth_converter_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwidth_converter_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_axis_dwidth_converter_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axis_dwidth_converter_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axis_dwidth_converter_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_axis_dwidth_converter_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwidth_converter_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_jmb_axi_filter_3x3_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_jmb_axi_filter_3x3_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_jmb_axi_filter_3x3_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block jmb_axi_filter_3x3_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconcat_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_1'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
generate_target: Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 5088.242 ; gain = 3.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v]
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_0/design_1_axi_mem_intercon_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_axi_periph_0/design_1_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_0/design_1_axis_dwidth_converter_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_jmb_axi_filter_3x3_0_0/design_1_jmb_axi_filter_3x3_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_0/design_1_axi_mem_intercon_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_axi_periph_0/design_1_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_0/design_1_axis_dwidth_converter_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_jmb_axi_filter_3x3_0_0/design_1_jmb_axi_filter_3x3_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.xci
[Sun Oct 19 17:23:22 2014] Launched synth_1...
Run output will be captured here: /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.runs/synth_1/runme.log
[Sun Oct 19 17:23:22 2014] Launched impl_1...
Run output will be captured here: /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.runs/impl_1/runme.log
file copy -force /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.runs/impl_1/design_1_wrapper.bit /home/jared/Research/zynq_workspace/filter_sym_3x3/output/bitstream.bit
close_project
open_project /home/jared/Research/vivado_workspace/ip/managed_ip_project/managed_ip_project.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/jared/Research/vivado_workspace/ip/jmb_axi_filter_3x3_0/jmb_axi_filter_3x3_0.upgrade_log'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_counter_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/home/jared/Research/vivado_workspace/ip/ip_repo/sample_generator_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_counter_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/jared/Research/vivado_workspace/ip/ip_repo/sample_generator_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.2/data/ip'.
ipx::edit_ip_in_project -upgrade true -name {jmb_axi_filter_3x3_v1.0_project} -directory {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/jmb_axi_filter_3x3_v1.0_project} {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/component.xml}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_counter_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/jared/Research/vivado_workspace/ip/ip_repo/sample_generator_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.2/data/ip'.
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top jmb_axi_filter_3x3_v1_0 [current_fileset]
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-2418] Expression "((C_S00_AXIS_TDATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
INFO: [IP_Flow 19-2418] Expression "((C_M00_AXIS_TDATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
ipx::create_xgui_files [ipx::current_core]
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_counter_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/jared/Research/vivado_workspace/ip/ip_repo/sample_generator_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
close_project
open_project /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jared/Research/vivado_workspace/ip'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-3549] Detected incompatibility between IP design_1_jmb_axi_filter_3x3_0_0 and its definition RIT:user:jmb_axi_filter_3x3:1.0
WARNING: [BD 41-1303] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
open_bd_design {/home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.4 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding component instance block -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwidth_converter_0
Adding component instance block -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwidth_converter_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- RIT:user:jmb_axi_filter_3x3:1.0 - jmb_axi_filter_3x3_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <design_1> from BD file </home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 5139.898 ; gain = 0.000
report_ip_status -name ip_status 
upgrade_ip -vlnv RIT:user:jmb_axi_filter_3x3:1.0 [get_ips  design_1_jmb_axi_filter_3x3_0_0]
Upgrading '/home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_jmb_axi_filter_3x3_0_0 (jmb_axi_filter_3x3_v1.0 1.0) from revision 7 to revision 8
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_jmb_axi_filter_3x3_0_0/design_1_jmb_axi_filter_3x3_0_0.upgrade_log'.
Wrote  : </home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-237] Bus Interface property HAS_TSTRB does not match between /jmb_axi_filter_3x3_0/S00_AXIS(1) and /axis_dwidth_converter_0/M_AXIS(0)
INFO: [BD 41-237] Bus Interface property HAS_TKEEP does not match between /jmb_axi_filter_3x3_0/S00_AXIS(0) and /axis_dwidth_converter_0/M_AXIS(1)
INFO: [BD 41-237] Bus Interface property HAS_TSTRB does not match between /axis_dwidth_converter_1/S_AXIS(0) and /jmb_axi_filter_3x3_0/M00_AXIS(1)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi_mem_intercon/xbar/S00_AXI(READ_WRITE) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(WRITE_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(8)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi_mem_intercon/xbar/S01_AXI(READ_WRITE) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(READ_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(8)
Exporting to file /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : </home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_dma_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_50M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axis_dwidth_converter_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwidth_converter_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axis_dwidth_converter_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwidth_converter_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_jmb_axi_filter_3x3_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block jmb_axi_filter_3x3_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xlconcat_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_1'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwidth_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwidth_converter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block jmb_axi_filter_3x3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v]
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_0/design_1_axi_mem_intercon_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_axi_periph_0/design_1_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_0/design_1_axis_dwidth_converter_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_jmb_axi_filter_3x3_0_0/design_1_jmb_axi_filter_3x3_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_0/design_1_axi_mem_intercon_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_axi_periph_0/design_1_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_0/design_1_axis_dwidth_converter_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_jmb_axi_filter_3x3_0_0/design_1_jmb_axi_filter_3x3_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.xci
[Sun Oct 19 17:50:05 2014] Launched synth_1...
Run output will be captured here: /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.runs/synth_1/runme.log
[Sun Oct 19 17:50:05 2014] Launched impl_1...
Run output will be captured here: /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 5139.898 ; gain = 0.000
file copy -force /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.runs/impl_1/design_1_wrapper.bit /home/jared/Research/zynq_workspace/filter_sym_3x3/output/bitstream.bit
close_project
open_project /home/jared/Research/vivado_workspace/jmb_ip/project_1.xpr
Scanning sources...
Finished scanning sources
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax --include /home/jared/Research/vivado_workspace/jmb_ip -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot jmb_3x3_filter_tb_behav --prj /home/jared/Research/vivado_workspace/jmb_ip/project_1.sim/sim_1/behav/jmb_3x3_filter_tb.prj   xil_defaultlib.jmb_3x3_filter_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.2/bin/unwrapped/lnx64.o/xelab --debug typical --relax --include /home/jared/Research/vivado_workspace/jmb_ip -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot jmb_3x3_filter_tb_behav --prj /home/jared/Research/vivado_workspace/jmb_ip/project_1.sim/sim_1/behav/jmb_3x3_filter_tb.prj xil_defaultlib.jmb_3x3_filter_tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmb_fifo
INFO: [VRFC 10-311] analyzing module jmb_3x3_window
INFO: [VRFC 10-311] analyzing module jmb_3x3_filter
INFO: [VRFC 10-311] analyzing module jmb_3x3_filter_tb
INFO: [VRFC 10-165] Analyzing Verilog file "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jmb_fifo(pixel_width=8,sl_width=...
Compiling module xil_defaultlib.jmb_3x3_window(pixel_width=8,ima...
Compiling module xil_defaultlib.jmb_3x3_filter(image_width=10)
Compiling module xil_defaultlib.jmb_3x3_filter_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot jmb_3x3_filter_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "jmb_3x3_filter_tb_behav -key {Behavioral:sim_1:Functional:jmb_3x3_filter_tb} -tclbatch {jmb_3x3_filter_tb.tcl} -log {jmb_3x3_filter_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
$finish called at time : 525 ns : File "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" Line 106
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'jmb_3x3_filter_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
add_wave {{/jmb_3x3_filter_tb/dut/w00}} {{/jmb_3x3_filter_tb/dut/w01}} {{/jmb_3x3_filter_tb/dut/w02}} {{/jmb_3x3_filter_tb/dut/w10}} {{/jmb_3x3_filter_tb/dut/w11}} {{/jmb_3x3_filter_tb/dut/w12}} {{/jmb_3x3_filter_tb/dut/w20}} {{/jmb_3x3_filter_tb/dut/w21}} {{/jmb_3x3_filter_tb/dut/w22}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 525 ns : File "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" Line 106
add_wave {{/jmb_3x3_filter_tb/dut/sum_1}} {{/jmb_3x3_filter_tb/dut/sum_2}} {{/jmb_3x3_filter_tb/dut/sum_3}} {{/jmb_3x3_filter_tb/dut/sum_4}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 525 ns : File "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" Line 106
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax --include /home/jared/Research/vivado_workspace/jmb_ip -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot jmb_3x3_filter_tb_behav --prj /home/jared/Research/vivado_workspace/jmb_ip/project_1.sim/sim_1/behav/jmb_3x3_filter_tb.prj   xil_defaultlib.jmb_3x3_filter_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.2/bin/unwrapped/lnx64.o/xelab --debug typical --relax --include /home/jared/Research/vivado_workspace/jmb_ip -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot jmb_3x3_filter_tb_behav --prj /home/jared/Research/vivado_workspace/jmb_ip/project_1.sim/sim_1/behav/jmb_3x3_filter_tb.prj xil_defaultlib.jmb_3x3_filter_tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmb_fifo
INFO: [VRFC 10-311] analyzing module jmb_3x3_window
INFO: [VRFC 10-311] analyzing module jmb_3x3_filter
INFO: [VRFC 10-311] analyzing module jmb_3x3_filter_tb
INFO: [VRFC 10-165] Analyzing Verilog file "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jmb_fifo(pixel_width=8,sl_width=...
Compiling module xil_defaultlib.jmb_3x3_window(pixel_width=8,ima...
Compiling module xil_defaultlib.jmb_3x3_filter(image_width=10)
Compiling module xil_defaultlib.jmb_3x3_filter_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot jmb_3x3_filter_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "jmb_3x3_filter_tb_behav -key {Behavioral:sim_1:Functional:jmb_3x3_filter_tb} -tclbatch {jmb_3x3_filter_tb.tcl} -log {jmb_3x3_filter_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
$finish called at time : 525 ns : File "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" Line 107
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'jmb_3x3_filter_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
add_wave {{/jmb_3x3_filter_tb/dut/w00}} {{/jmb_3x3_filter_tb/dut/w01}} {{/jmb_3x3_filter_tb/dut/w02}} {{/jmb_3x3_filter_tb/dut/w10}} {{/jmb_3x3_filter_tb/dut/w11}} {{/jmb_3x3_filter_tb/dut/w12}} {{/jmb_3x3_filter_tb/dut/w20}} {{/jmb_3x3_filter_tb/dut/w21}} {{/jmb_3x3_filter_tb/dut/w22}} {{/jmb_3x3_filter_tb/dut/data_out_r}} {{/jmb_3x3_filter_tb/dut/sum_1}} {{/jmb_3x3_filter_tb/dut/sum_2}} {{/jmb_3x3_filter_tb/dut/sum_3}} {{/jmb_3x3_filter_tb/dut/sum_4}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 525 ns : File "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" Line 107
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax --include /home/jared/Research/vivado_workspace/jmb_ip -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot jmb_3x3_filter_tb_behav --prj /home/jared/Research/vivado_workspace/jmb_ip/project_1.sim/sim_1/behav/jmb_3x3_filter_tb.prj   xil_defaultlib.jmb_3x3_filter_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.2/bin/unwrapped/lnx64.o/xelab --debug typical --relax --include /home/jared/Research/vivado_workspace/jmb_ip -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot jmb_3x3_filter_tb_behav --prj /home/jared/Research/vivado_workspace/jmb_ip/project_1.sim/sim_1/behav/jmb_3x3_filter_tb.prj xil_defaultlib.jmb_3x3_filter_tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmb_fifo
INFO: [VRFC 10-311] analyzing module jmb_3x3_window
INFO: [VRFC 10-311] analyzing module jmb_3x3_filter
INFO: [VRFC 10-311] analyzing module jmb_3x3_filter_tb
INFO: [VRFC 10-165] Analyzing Verilog file "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jmb_fifo(pixel_width=8,sl_width=...
Compiling module xil_defaultlib.jmb_3x3_window(pixel_width=8,ima...
Compiling module xil_defaultlib.jmb_3x3_filter(image_width=10)
Compiling module xil_defaultlib.jmb_3x3_filter_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot jmb_3x3_filter_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "jmb_3x3_filter_tb_behav -key {Behavioral:sim_1:Functional:jmb_3x3_filter_tb} -tclbatch {jmb_3x3_filter_tb.tcl} -log {jmb_3x3_filter_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
$finish called at time : 525 ns : File "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" Line 107
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'jmb_3x3_filter_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
add_wave {{/jmb_3x3_filter_tb/dut/w00}} {{/jmb_3x3_filter_tb/dut/w01}} {{/jmb_3x3_filter_tb/dut/w02}} {{/jmb_3x3_filter_tb/dut/w10}} {{/jmb_3x3_filter_tb/dut/w11}} {{/jmb_3x3_filter_tb/dut/w12}} {{/jmb_3x3_filter_tb/dut/w20}} {{/jmb_3x3_filter_tb/dut/w21}} {{/jmb_3x3_filter_tb/dut/w22}} 
add_wave {{/jmb_3x3_filter_tb/dut/sum_1}} {{/jmb_3x3_filter_tb/dut/sum_2}} {{/jmb_3x3_filter_tb/dut/sum_3}} {{/jmb_3x3_filter_tb/dut/sum_4}} 
add_wave {{/jmb_3x3_filter_tb/dut/data_out_r}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 525 ns : File "/home/jared/Research/vivado_workspace/jmb_ip/jmb_3x3_filter_tb.v" Line 107
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jared/Research/vivado_workspace/ip'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.2/data/ip'.
open_bd_design {/home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.4 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding component instance block -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwidth_converter_0
Adding component instance block -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwidth_converter_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- RIT:user:jmb_axi_filter_3x3:1.0 - jmb_axi_filter_3x3_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <design_1> from BD file </home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 5161.770 ; gain = 0.000
reset_target all [get_files  /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd]
ipx::edit_ip_in_project -upgrade true -name {jmb_axi_filter_3x3_v1_0_project} -directory {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/jmb_axi_filter_3x3_v1_0_project} {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0/component.xml}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jared/Research/vivado_workspace/ip'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.2/data/ip'.
update_compile_order -fileset sim_1
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jared/Research/vivado_workspace/ip'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_filter_3x3_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-3422] Upgraded design_1_jmb_axi_filter_3x3_0_0 (jmb_axi_filter_3x3_v1.0 1.0) from revision 8 to revision 9
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_jmb_axi_filter_3x3_0_0/design_1_jmb_axi_filter_3x3_0_0.upgrade_log'.
Wrote  : </home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
generate_target all [get_files  /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-237] Bus Interface property HAS_TSTRB does not match between /jmb_axi_filter_3x3_0/S00_AXIS(1) and /axis_dwidth_converter_0/M_AXIS(0)
INFO: [BD 41-237] Bus Interface property HAS_TKEEP does not match between /jmb_axi_filter_3x3_0/S00_AXIS(0) and /axis_dwidth_converter_0/M_AXIS(1)
INFO: [BD 41-237] Bus Interface property HAS_TSTRB does not match between /axis_dwidth_converter_1/S_AXIS(0) and /jmb_axi_filter_3x3_0/M00_AXIS(1)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi_mem_intercon/xbar/S00_AXI(READ_WRITE) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(WRITE_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(8)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi_mem_intercon/xbar/S01_AXI(READ_WRITE) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(READ_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(8)
Exporting to file /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : </home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.4-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_dma_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_dma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axi_dma_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_dma_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_axi_dma_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_50M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_rst_processing_system7_0_50M_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_rst_processing_system7_0_50M_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_0'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_axis_dwidth_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axis_dwidth_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axis_dwidth_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_axis_dwidth_converter_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwidth_converter_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_axis_dwidth_converter_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axis_dwidth_converter_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axis_dwidth_converter_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_axis_dwidth_converter_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwidth_converter_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_jmb_axi_filter_3x3_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_jmb_axi_filter_3x3_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_jmb_axi_filter_3x3_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block jmb_axi_filter_3x3_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconcat_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_1'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
generate_target: Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 5178.047 ; gain = 8.000
startgroup
set_property -dict [list CONFIG.A {4} CONFIG.B {2} CONFIG.C {1} CONFIG.SHIFT {4}] [get_bd_cells jmb_axi_filter_3x3_0]
endgroup
save_bd_design
Wrote  : </home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-237] Bus Interface property HAS_TSTRB does not match between /jmb_axi_filter_3x3_0/S00_AXIS(1) and /axis_dwidth_converter_0/M_AXIS(0)
INFO: [BD 41-237] Bus Interface property HAS_TKEEP does not match between /jmb_axi_filter_3x3_0/S00_AXIS(0) and /axis_dwidth_converter_0/M_AXIS(1)
INFO: [BD 41-237] Bus Interface property HAS_TSTRB does not match between /axis_dwidth_converter_1/S_AXIS(0) and /jmb_axi_filter_3x3_0/M00_AXIS(1)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi_mem_intercon/xbar/S00_AXI(READ_WRITE) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(WRITE_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(8)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi_mem_intercon/xbar/S01_AXI(READ_WRITE) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(READ_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(8)
Exporting to file /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : </home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_dma_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_50M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axis_dwidth_converter_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwidth_converter_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axis_dwidth_converter_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwidth_converter_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_jmb_axi_filter_3x3_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block jmb_axi_filter_3x3_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xlconcat_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_1'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwidth_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwidth_converter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block jmb_axi_filter_3x3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v]
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_0/design_1_axi_mem_intercon_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_axi_periph_0/design_1_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_0/design_1_axis_dwidth_converter_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_jmb_axi_filter_3x3_0_0/design_1_jmb_axi_filter_3x3_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_0/design_1_axi_mem_intercon_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_axi_periph_0/design_1_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_0/design_1_axis_dwidth_converter_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_jmb_axi_filter_3x3_0_0/design_1_jmb_axi_filter_3x3_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.xci
[Sun Oct 19 18:47:16 2014] Launched synth_1...
Run output will be captured here: /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.runs/synth_1/runme.log
[Sun Oct 19 18:47:16 2014] Launched impl_1...
Run output will be captured here: /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 5191.047 ; gain = 13.000
file copy -force /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.runs/impl_1/design_1_wrapper.bit /home/jared/Research/zynq_workspace/filter_sym_3x3/output/bitstream.bit
delete_bd_objs [get_bd_nets axi_dma_0_mm2s_introut]
connect_bd_net -net [get_bd_nets axi_dma_0_s2mm_introut] [get_bd_pins xlconcat_0/In1] [get_bd_pins axi_dma_0/s2mm_introut]
delete_bd_objs [get_bd_nets axi_dma_0_s2mm_introut]
connect_bd_net [get_bd_pins axi_dma_0/mm2s_introut] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins xlconcat_0/In1]
save_bd_design
Wrote  : </home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-237] Bus Interface property HAS_TSTRB does not match between /jmb_axi_filter_3x3_0/S00_AXIS(1) and /axis_dwidth_converter_0/M_AXIS(0)
INFO: [BD 41-237] Bus Interface property HAS_TKEEP does not match between /jmb_axi_filter_3x3_0/S00_AXIS(0) and /axis_dwidth_converter_0/M_AXIS(1)
INFO: [BD 41-237] Bus Interface property HAS_TSTRB does not match between /axis_dwidth_converter_1/S_AXIS(0) and /jmb_axi_filter_3x3_0/M00_AXIS(1)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi_mem_intercon/xbar/S00_AXI(READ_WRITE) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(WRITE_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(8)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi_mem_intercon/xbar/S01_AXI(READ_WRITE) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(READ_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(8)
Exporting to file /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : </home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_dma_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_50M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axis_dwidth_converter_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwidth_converter_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axis_dwidth_converter_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwidth_converter_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_jmb_axi_filter_3x3_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block jmb_axi_filter_3x3_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xlconcat_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_1'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwidth_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwidth_converter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block jmb_axi_filter_3x3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v]
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_0/design_1_axi_mem_intercon_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_axi_periph_0/design_1_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_0/design_1_axis_dwidth_converter_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_jmb_axi_filter_3x3_0_0/design_1_jmb_axi_filter_3x3_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_0/design_1_axi_mem_intercon_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_axi_periph_0/design_1_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_0/design_1_axis_dwidth_converter_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_jmb_axi_filter_3x3_0_0/design_1_jmb_axi_filter_3x3_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.xci
[Sun Oct 19 20:45:37 2014] Launched synth_1...
Run output will be captured here: /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.runs/synth_1/runme.log
[Sun Oct 19 20:45:37 2014] Launched impl_1...
Run output will be captured here: /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 5202.223 ; gain = 0.000
file copy -force /home/jared/Research/vivado_workspace/axi_3x3_filter/vivado/project_1.runs/impl_1/design_1_wrapper.bit /home/jared/Research/zynq_workspace/filter_sym_3x3/output/bitstream.bit
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct 19 21:13:07 2014...
