# Read_Acc_Data_XYZ
<<<<<<< HEAD
# 2024-07-17 16:25:20Z
=======
# 2024-07-17 15:56:29Z
>>>>>>> a1b7d34d802777230a6730c25fd6374a5ddf179e

# IO_0@[IOP=(1)][IoId=(0)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 0
# IO_1@[IOP=(1)][IoId=(1)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 1
# IO_3@[IOP=(1)][IoId=(3)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 3
set_location "ClockBlock" clockblockcell -1 -1 0
set_io "Rx_1(0)" iocell 12 6
set_io "Tx_1(0)" iocell 12 7
set_io "SDA_1(0)" iocell 12 1
set_io "SCL_1(0)" iocell 12 0
set_location "Pin_INT" logicalport -1 -1 2
set_io "Pin_INT(0)" iocell 2 3
set_io "LED_R(0)" iocell 0 1
set_io "LED_B(0)" iocell 15 5
set_io "LED_G(0)" iocell 15 4
set_io "BUZZER(0)" iocell 15 3
set_location "Net_9" 0 0 0 2
set_location "\UART_1:BUART:counter_load_not\" 1 1 0 1
set_location "\UART_1:BUART:tx_status_0\" 1 0 0 1
set_location "\UART_1:BUART:tx_status_2\" 1 0 1 0
set_location "\UART_1:BUART:rx_counter_load\" 0 2 1 1
set_location "\UART_1:BUART:rx_postpoll\" 0 0 1 1
set_location "\UART_1:BUART:rx_status_4\" 0 2 0 2
set_location "\UART_1:BUART:rx_status_5\" 0 2 0 1
set_location "\PWM_LED:PWMUDB:status_2\" 0 2 0 3
set_location "\UART_1:BUART:sTX:TxShifter:u0\" 1 1 2
set_location "\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\" 1 0 2
set_location "\UART_1:BUART:sTX:TxSts\" 1 0 4
set_location "\UART_1:BUART:sRX:RxShifter:u0\" 0 0 2
set_location "\UART_1:BUART:sRX:RxBitCounter\" 0 1 7
set_location "\UART_1:BUART:sRX:RxSts\" 0 0 4
set_location "\I2C_Master:I2C_IRQ\" interrupt -1 -1 15
set_location "\I2C_Master:I2C_FF\" i2ccell -1 -1 0
set_location "isr_DATA" interrupt -1 -1 6
set_location "isr_STREAM" interrupt -1 -1 0
set_location "\PWM_LED:PWMUDB:genblk1:ctrlreg\" 0 2 6
set_location "\PWM_LED:PWMUDB:genblk8:stsreg\" 0 2 4
set_location "\PWM_LED:PWMUDB:sP8:pwmdp:u0\" 0 2 2
set_location "\UART_1:BUART:txn\" 1 1 0 0
set_location "\UART_1:BUART:tx_state_1\" 1 2 0 2
set_location "\UART_1:BUART:tx_state_0\" 1 1 1 3
set_location "\UART_1:BUART:tx_state_2\" 1 0 0 0
set_location "\UART_1:BUART:tx_bitclk\" 1 2 0 1
set_location "\UART_1:BUART:tx_ctrl_mark_last\" 0 2 1 3
set_location "\UART_1:BUART:rx_state_0\" 0 1 1 0
set_location "\UART_1:BUART:rx_load_fifo\" 0 1 1 1
set_location "\UART_1:BUART:rx_state_3\" 0 2 1 2
set_location "\UART_1:BUART:rx_state_2\" 0 2 1 0
set_location "\UART_1:BUART:rx_bitclk_enable\" 1 2 0 0
set_location "\UART_1:BUART:rx_state_stop1_reg\" 0 2 0 0
set_location "\UART_1:BUART:pollcount_1\" 1 0 0 2
set_location "\UART_1:BUART:pollcount_0\" 0 0 1 2
set_location "\UART_1:BUART:rx_status_3\" 0 1 1 2
set_location "\UART_1:BUART:rx_last\" 0 1 1 3
set_location "\PWM_LED:PWMUDB:runmode_enable\" 0 1 0 1
set_location "\PWM_LED:PWMUDB:prevCompare1\" 0 0 0 1
set_location "\PWM_LED:PWMUDB:status_0\" 0 0 0 0
set_location "Net_110" 0 1 0 0
