
*** Running vivado
    with args -log calc.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source calc.tcl -notrace



****** Vivado v2024.2.2 (64-bit)
  **** SW Build 6060944 on Thu Mar 06 19:10:01 MST 2025
  **** IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
  **** SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
  **** Start of session at: Mon May  5 01:26:14 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source calc.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 625.750 ; gain = 196.879
Command: link_design -top calc -part xczu3eg-sfvc784-2-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sfvc784-2-i
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1588.590 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 161 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
WARNING: [Constraints 18-401] set_false_path: 'a_i_IBUF[0]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'a_i_IBUF[10]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'a_i_IBUF[11]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'a_i_IBUF[12]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'a_i_IBUF[13]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'a_i_IBUF[14]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'a_i_IBUF[15]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'a_i_IBUF[16]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'a_i_IBUF[17]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'a_i_IBUF[18]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'a_i_IBUF[19]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'a_i_IBUF[1]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'a_i_IBUF[20]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'a_i_IBUF[21]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'a_i_IBUF[22]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'a_i_IBUF[23]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'a_i_IBUF[24]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'a_i_IBUF[25]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'a_i_IBUF[26]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'a_i_IBUF[27]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'a_i_IBUF[28]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'a_i_IBUF[29]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'a_i_IBUF[2]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'a_i_IBUF[30]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'a_i_IBUF[31]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'a_i_IBUF[3]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'a_i_IBUF[4]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'a_i_IBUF[5]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'a_i_IBUF[6]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'a_i_IBUF[7]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'a_i_IBUF[8]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'a_i_IBUF[9]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'b_i_IBUF[0]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'b_i_IBUF[10]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'b_i_IBUF[11]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'b_i_IBUF[12]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'b_i_IBUF[13]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'b_i_IBUF[14]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'b_i_IBUF[15]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'b_i_IBUF[16]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'b_i_IBUF[17]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'b_i_IBUF[18]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'b_i_IBUF[19]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'b_i_IBUF[1]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'b_i_IBUF[20]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'b_i_IBUF[21]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'b_i_IBUF[22]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'b_i_IBUF[23]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'b_i_IBUF[24]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'b_i_IBUF[25]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'b_i_IBUF[26]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'b_i_IBUF[27]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'b_i_IBUF[28]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'b_i_IBUF[29]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'b_i_IBUF[2]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'b_i_IBUF[30]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'b_i_IBUF[31]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'b_i_IBUF[3]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'b_i_IBUF[4]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'b_i_IBUF[5]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'b_i_IBUF[6]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'b_i_IBUF[7]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'b_i_IBUF[8]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'b_i_IBUF[9]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'c_i_IBUF[0]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'c_i_IBUF[10]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'c_i_IBUF[11]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'c_i_IBUF[12]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'c_i_IBUF[13]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'c_i_IBUF[14]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'c_i_IBUF[15]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'c_i_IBUF[16]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'c_i_IBUF[17]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'c_i_IBUF[18]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'c_i_IBUF[19]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'c_i_IBUF[1]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'c_i_IBUF[20]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'c_i_IBUF[21]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'c_i_IBUF[22]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'c_i_IBUF[23]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'c_i_IBUF[24]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'c_i_IBUF[25]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'c_i_IBUF[26]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'c_i_IBUF[27]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'c_i_IBUF[28]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'c_i_IBUF[29]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'c_i_IBUF[2]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'c_i_IBUF[30]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'c_i_IBUF[31]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'c_i_IBUF[3]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'c_i_IBUF[4]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'c_i_IBUF[5]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'c_i_IBUF[6]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'c_i_IBUF[7]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'c_i_IBUF[8]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'c_i_IBUF[9]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'clk_IBUF_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'd_i_IBUF[0]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'd_i_IBUF[10]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'd_i_IBUF[11]_inst/INBUF_INST' is not a valid endpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-401' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:7]
WARNING: [Constraints 18-402] set_false_path: 'a_i_IBUF[0]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'a_i_IBUF[10]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'a_i_IBUF[11]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'a_i_IBUF[12]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'a_i_IBUF[13]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'a_i_IBUF[14]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'a_i_IBUF[15]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'a_i_IBUF[16]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'a_i_IBUF[17]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'a_i_IBUF[18]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'a_i_IBUF[19]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'a_i_IBUF[1]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'a_i_IBUF[20]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'a_i_IBUF[21]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'a_i_IBUF[22]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'a_i_IBUF[23]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'a_i_IBUF[24]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'a_i_IBUF[25]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'a_i_IBUF[26]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'a_i_IBUF[27]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'a_i_IBUF[28]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'a_i_IBUF[29]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'a_i_IBUF[2]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'a_i_IBUF[30]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'a_i_IBUF[31]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'a_i_IBUF[3]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'a_i_IBUF[4]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'a_i_IBUF[5]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'a_i_IBUF[6]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'a_i_IBUF[7]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'a_i_IBUF[8]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'a_i_IBUF[9]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'b_i_IBUF[0]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'b_i_IBUF[10]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'b_i_IBUF[11]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'b_i_IBUF[12]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'b_i_IBUF[13]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'b_i_IBUF[14]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'b_i_IBUF[15]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'b_i_IBUF[16]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'b_i_IBUF[17]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'b_i_IBUF[18]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'b_i_IBUF[19]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'b_i_IBUF[1]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'b_i_IBUF[20]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'b_i_IBUF[21]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'b_i_IBUF[22]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'b_i_IBUF[23]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'b_i_IBUF[24]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'b_i_IBUF[25]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'b_i_IBUF[26]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'b_i_IBUF[27]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'b_i_IBUF[28]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'b_i_IBUF[29]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'b_i_IBUF[2]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'b_i_IBUF[30]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'b_i_IBUF[31]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'b_i_IBUF[3]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'b_i_IBUF[4]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'b_i_IBUF[5]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'b_i_IBUF[6]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'b_i_IBUF[7]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'b_i_IBUF[8]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'b_i_IBUF[9]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'c_i_IBUF[0]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'c_i_IBUF[10]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'c_i_IBUF[11]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'c_i_IBUF[12]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'c_i_IBUF[13]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'c_i_IBUF[14]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'c_i_IBUF[15]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'c_i_IBUF[16]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'c_i_IBUF[17]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'c_i_IBUF[18]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'c_i_IBUF[19]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'c_i_IBUF[1]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'c_i_IBUF[20]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'c_i_IBUF[21]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'c_i_IBUF[22]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'c_i_IBUF[23]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'c_i_IBUF[24]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'c_i_IBUF[25]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'c_i_IBUF[26]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'c_i_IBUF[27]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'c_i_IBUF[28]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'c_i_IBUF[29]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'c_i_IBUF[2]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'c_i_IBUF[30]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'c_i_IBUF[31]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'c_i_IBUF[3]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'c_i_IBUF[4]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'c_i_IBUF[5]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'c_i_IBUF[6]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'c_i_IBUF[7]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'c_i_IBUF[8]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'c_i_IBUF[9]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'clk_IBUF_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'd_i_IBUF[0]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'd_i_IBUF[10]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'd_i_IBUF[11]_inst/INBUF_INST' is not a valid startpoint. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-402' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc:8]
Finished Parsing XDC File [C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2130.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 135 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 131 instances

10 Infos, 200 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 2130.621 ; gain = 1504.871
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.942 . Memory (MB): peak = 2171.730 ; gain = 41.109

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a57e4588

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.702 . Memory (MB): peak = 2279.750 ; gain = 108.020

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1a57e4588

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2700.148 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1a57e4588

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2700.148 ; gain = 0.000
Phase 1 Initialization | Checksum: 1a57e4588

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2700.148 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1a57e4588

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2700.148 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1a57e4588

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2700.148 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 1a57e4588

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2700.148 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: f2e7356e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2700.148 ; gain = 0.000
Retarget | Checksum: f2e7356e
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: d221cbf9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2700.148 ; gain = 0.000
Constant propagation | Checksum: d221cbf9
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2700.148 ; gain = 0.000
Phase 5 Sweep | Checksum: 107d7b1ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2700.148 ; gain = 0.000
Sweep | Checksum: 107d7b1ea
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 107d7b1ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 2700.148 ; gain = 0.000
BUFG optimization | Checksum: 107d7b1ea
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 107d7b1ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 2700.148 ; gain = 0.000
Shift Register Optimization | Checksum: 107d7b1ea
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 107d7b1ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 2700.148 ; gain = 0.000
Post Processing Netlist | Checksum: 107d7b1ea
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 127327215

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 2700.148 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2700.148 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 127327215

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 2700.148 ; gain = 0.000
Phase 9 Finalization | Checksum: 127327215

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 2700.148 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 127327215

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 2700.148 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 127327215

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2700.148 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 127327215

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2700.148 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2700.148 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 127327215

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2700.148 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 200 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file calc_drc_opted.rpt -pb calc_drc_opted.pb -rpx calc_drc_opted.rpx
Command: report_drc -file calc_drc_opted.rpt -pb calc_drc_opted.pb -rpx calc_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'V:/Vivado/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/yadro_task.runs/impl_1/calc_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2710.344 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/yadro_task.runs/impl_1/calc_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2714.820 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 794f52f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2714.820 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2714.820 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13b4d11b4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3769.965 ; gain = 1055.145

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 201b14b01

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 3769.965 ; gain = 1055.145

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 201b14b01

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 3769.965 ; gain = 1055.145
Phase 1 Placer Initialization | Checksum: 201b14b01

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 3769.965 ; gain = 1055.145

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1c62cdfdf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 3769.965 ; gain = 1055.145

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1ce27400d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 3769.965 ; gain = 1055.145

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1ce27400d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 3769.965 ; gain = 1055.145

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1fe389d2b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 3769.965 ; gain = 1055.145

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1fe389d2b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 3769.965 ; gain = 1055.145
Phase 2.1.1 Partition Driven Placement | Checksum: 1fe389d2b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 3769.965 ; gain = 1055.145
Phase 2.1 Floorplanning | Checksum: 1fe389d2b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 3769.965 ; gain = 1055.145

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1fe389d2b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 3769.965 ; gain = 1055.145

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1fe389d2b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 3769.965 ; gain = 1055.145

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 16a131834

Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 3769.965 ; gain = 1055.145

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 16a131834

Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 3769.965 ; gain = 1055.145

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3769.965 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |          10  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 16a131834

Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 3769.965 ; gain = 1055.145
Phase 2.5 Global Place Phase2 | Checksum: 16452f329

Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 3769.965 ; gain = 1055.145
Phase 2 Global Placement | Checksum: 16452f329

Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 3769.965 ; gain = 1055.145

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 188b500dd

Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 3769.965 ; gain = 1055.145

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 98b5886b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:36 . Memory (MB): peak = 3769.965 ; gain = 1055.145

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: a54d5512

Time (s): cpu = 00:00:22 ; elapsed = 00:00:43 . Memory (MB): peak = 3769.965 ; gain = 1055.145

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: c1e64745

Time (s): cpu = 00:00:24 ; elapsed = 00:00:46 . Memory (MB): peak = 3769.965 ; gain = 1055.145
Phase 3.3.2 Slice Area Swap | Checksum: c1e64745

Time (s): cpu = 00:00:24 ; elapsed = 00:00:46 . Memory (MB): peak = 3769.965 ; gain = 1055.145
Phase 3.3 Small Shape DP | Checksum: 1d23d9b88

Time (s): cpu = 00:00:28 ; elapsed = 00:00:53 . Memory (MB): peak = 3769.965 ; gain = 1055.145

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 235a9b642

Time (s): cpu = 00:00:28 ; elapsed = 00:00:53 . Memory (MB): peak = 3769.965 ; gain = 1055.145

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 227c4950c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:53 . Memory (MB): peak = 3769.965 ; gain = 1055.145

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 22c993f53

Time (s): cpu = 00:00:29 ; elapsed = 00:00:54 . Memory (MB): peak = 3769.965 ; gain = 1055.145
Phase 3 Detail Placement | Checksum: 22c993f53

Time (s): cpu = 00:00:29 ; elapsed = 00:00:54 . Memory (MB): peak = 3769.965 ; gain = 1055.145

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f11e00de

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.003 | TNS=-0.271 |
Phase 1 Physical Synthesis Initialization | Checksum: 19c9c761c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 3769.965 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 20a04a43a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 3769.965 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f11e00de

Time (s): cpu = 00:00:31 ; elapsed = 00:00:59 . Memory (MB): peak = 3769.965 ; gain = 1055.145

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.003. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 239fff82b

Time (s): cpu = 00:00:32 ; elapsed = 00:01:02 . Memory (MB): peak = 3769.965 ; gain = 1055.145

Time (s): cpu = 00:00:32 ; elapsed = 00:01:02 . Memory (MB): peak = 3769.965 ; gain = 1055.145
Phase 4.1 Post Commit Optimization | Checksum: 239fff82b

Time (s): cpu = 00:00:32 ; elapsed = 00:01:02 . Memory (MB): peak = 3769.965 ; gain = 1055.145
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3769.965 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 29e2e1f7d

Time (s): cpu = 00:00:34 ; elapsed = 00:01:06 . Memory (MB): peak = 3769.965 ; gain = 1055.145

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 29e2e1f7d

Time (s): cpu = 00:00:34 ; elapsed = 00:01:06 . Memory (MB): peak = 3769.965 ; gain = 1055.145
Phase 4.3 Placer Reporting | Checksum: 29e2e1f7d

Time (s): cpu = 00:00:34 ; elapsed = 00:01:06 . Memory (MB): peak = 3769.965 ; gain = 1055.145

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3769.965 ; gain = 0.000

Time (s): cpu = 00:00:34 ; elapsed = 00:01:06 . Memory (MB): peak = 3769.965 ; gain = 1055.145
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 29e2e1f7d

Time (s): cpu = 00:00:34 ; elapsed = 00:01:07 . Memory (MB): peak = 3769.965 ; gain = 1055.145
Ending Placer Task | Checksum: 1c04fac6b

Time (s): cpu = 00:00:34 ; elapsed = 00:01:07 . Memory (MB): peak = 3769.965 ; gain = 1055.145
80 Infos, 200 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:35 ; elapsed = 00:01:08 . Memory (MB): peak = 3769.965 ; gain = 1059.621
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file calc_utilization_placed.rpt -pb calc_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file calc_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3769.965 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_io -file calc_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 3769.965 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3769.965 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 3769.965 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3769.965 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 3769.965 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3769.965 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 3769.965 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 3769.965 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/yadro_task.runs/impl_1/calc_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.303 . Memory (MB): peak = 3769.965 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.31s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3769.965 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.006 | TNS=-0.569 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e47d8158

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.270 . Memory (MB): peak = 3769.965 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.006 | TNS=-0.569 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1e47d8158

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.275 . Memory (MB): peak = 3769.965 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.006 | TNS=-0.569 |
INFO: [Physopt 32-702] Processed net mult_sub_add_reg/XOROUT[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mult_sub_add0/DSP_A_B_DATA.B2_DATA<17>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mult_sub_add_reg/DSP_ALU.ALU_OUT<0>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mult_sub_add0/DSP_ALU.ALU_OUT<47>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mult_sub_add0/DSP_M_DATA.V_DATA<43>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mult_sub_add0/DSP_MULTIPLIER.V<43>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mult_sub_add0/DSP_PREADD_DATA.B2B1<17>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF_inst/OUT. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mult_sub_add_reg/XOROUT[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mult_sub_add0/DSP_A_B_DATA.B2_DATA<17>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mult_sub_add_reg/DSP_ALU.ALU_OUT<0>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mult_sub_add0/DSP_ALU.ALU_OUT<47>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mult_sub_add0/DSP_M_DATA.V_DATA<43>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mult_sub_add0/DSP_MULTIPLIER.V<43>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mult_sub_add0/DSP_PREADD_DATA.B2B1<17>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF_inst/OUT. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.006 | TNS=-0.569 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3769.965 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 1e47d8158

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.294 . Memory (MB): peak = 3769.965 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3769.965 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3769.965 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.006 | TNS=-0.569 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3769.965 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 2ebba728c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.317 . Memory (MB): peak = 3769.965 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 200 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3769.965 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 3769.965 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3769.965 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 3769.965 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3769.965 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 3769.965 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 3769.965 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/yadro_task.runs/impl_1/calc_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e2d23225 ConstDB: 0 ShapeSum: d7448236 RouteDB: 83c09f10
Nodegraph reading from file.  Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.505 . Memory (MB): peak = 3769.965 ; gain = 0.000
Post Restoration Checksum: NetGraph: fdffc00b | NumContArr: 274fba1 | Constraints: c1459fad | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2846355f6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3769.965 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2846355f6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3769.965 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2846355f6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3769.965 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1f5fed3f7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3769.965 ; gain = 0.000

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2622f3d3e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3769.965 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.015  | TNS=0.000  | WHS=-0.080 | THS=-2.883 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 811
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 802
  Number of Partially Routed Nets     = 9
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2400b9498

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3769.965 ; gain = 0.000

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2400b9498

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3769.965 ; gain = 0.000

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2fc1cf985

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3769.965 ; gain = 0.000
Phase 4 Initial Routing | Checksum: 255dcb12b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3769.965 ; gain = 0.000

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.015  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 5.1 Global Iteration 0 | Checksum: 1ba356f73

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3769.965 ; gain = 0.000

Phase 5.2 Additional Iteration for Hold
Phase 5.2 Additional Iteration for Hold | Checksum: 18cf16cec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3769.965 ; gain = 0.000
Phase 5 Rip-up And Reroute | Checksum: 18cf16cec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3769.965 ; gain = 0.000

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.015  | TNS=0.000  | WHS=0.013  | THS=0.000  |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.015  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 6.1 Delay CleanUp | Checksum: 18cf16cec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3769.965 ; gain = 0.000

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 18cf16cec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3769.965 ; gain = 0.000
Phase 6 Delay and Skew Optimization | Checksum: 18cf16cec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3769.965 ; gain = 0.000

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.015  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 18cf16cec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3769.965 ; gain = 0.000
Phase 7 Post Hold Fix | Checksum: 18cf16cec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3769.965 ; gain = 0.000

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.394063 %
  Global Horizontal Routing Utilization  = 0.182723 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 18cf16cec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3769.965 ; gain = 0.000

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 18cf16cec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3769.965 ; gain = 0.000

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 18cf16cec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3769.965 ; gain = 0.000

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 18cf16cec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3769.965 ; gain = 0.000

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 18cf16cec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3769.965 ; gain = 0.000

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.015  | TNS=0.000  | WHS=0.013  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 13 Post Router Timing | Checksum: 18cf16cec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3769.965 ; gain = 0.000
Total Elapsed time in route_design: 3.38 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: 1990997d7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3769.965 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1990997d7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3769.965 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 200 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file calc_drc_routed.rpt -pb calc_drc_routed.pb -rpx calc_drc_routed.rpx
Command: report_drc -file calc_drc_routed.rpt -pb calc_drc_routed.pb -rpx calc_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/yadro_task.runs/impl_1/calc_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file calc_methodology_drc_routed.rpt -pb calc_methodology_drc_routed.pb -rpx calc_methodology_drc_routed.rpx
Command: report_methodology -file calc_methodology_drc_routed.rpt -pb calc_methodology_drc_routed.pb -rpx calc_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/yadro_task.runs/impl_1/calc_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file calc_timing_summary_routed.rpt -pb calc_timing_summary_routed.pb -rpx calc_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file calc_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file calc_route_status.rpt -pb calc_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file calc_power_routed.rpt -pb calc_power_summary_routed.pb -rpx calc_power_routed.rpx
Command: report_power -file calc_power_routed.rpt -pb calc_power_summary_routed.pb -rpx calc_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
146 Infos, 200 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file calc_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file calc_bus_skew_routed.rpt -pb calc_bus_skew_routed.pb -rpx calc_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3769.965 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3769.965 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 3769.965 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3769.965 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 3769.965 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3769.965 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 3769.965 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 3769.965 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/taifun/Desktop/yadro_impulse/vivado_prj/yadro_task.runs/impl_1/calc_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon May  5 01:28:05 2025...
