INFO-FLOW: Workspace F:/Hardware_Implementation/predict_function_hardware_hls/solution1 opened at Thu Aug 01 02:52:06 +0200 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Command         ap_source done; 0.121 sec.
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 0.206 sec.
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.359 sec.
Execute     source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Command         ap_source done; 0.109 sec.
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.192 sec.
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.63 sec.
Command     ap_source done; 0.641 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.653 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 0.186 sec.
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.257 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.168 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 2.521 sec.
Execute   set_part xc7z020-clg400-1 -tool vivado 
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.259 sec.
Execute   create_clock -period 10 -name default 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'predict_function_hardware_hls/top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling predict_function_hardware_hls/top.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted predict_function_hardware_hls/top.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/Vivado2019.1/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "predict_function_hardware_hls/top.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Vivado2019.1/Vivado/2019.1/common/technology/autopilot" -I "E:/Vivado2019.1/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/top.pp.0.cpp" 
INFO-FLOW: exec E:/Vivado2019.1/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Vivado2019.1/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E predict_function_hardware_hls/top.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Vivado2019.1/Vivado/2019.1/common/technology/autopilot -I E:/Vivado2019.1/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/top.pp.0.cpp
Command       clang done; 4.223 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/top.pp.0.cpp std=gnu++98 
INFO-FLOW: exec E:/Vivado2019.1/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.899 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/top.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "E:/Vivado2019.1/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Vivado2019.1/Vivado/2019.1/common/technology/autopilot" -I "E:/Vivado2019.1/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/top.pp.0.cpp"  -o "F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec E:/Vivado2019.1/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Vivado2019.1/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Vivado2019.1/Vivado/2019.1/common/technology/autopilot -I E:/Vivado2019.1/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/top.pp.0.cpp -o F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/useless.bc
Command       clang done; 4.811 sec.
INFO-FLOW: Done: GCC PP time: 11.9 seconds per iteration
Execute       source E:/Vivado2019.1/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source E:/Vivado2019.1/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source E:/Vivado2019.1/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/top.pp.0.cpp std=gnu++98 -directive=F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Vivado2019.1/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.54 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/top.pp.0.cpp std=gnu++98 -directive=F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/Vivado2019.1/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/all.directive.json -quiet -fix-errors F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.53 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/Vivado2019.1/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.top.pp.0.cpp.diag.yml F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.top.pp.0.cpp.out.log 2> F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.top.pp.0.cpp.err.log 
Command       ap_eval done; 1.462 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/top.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr E:/Vivado2019.1/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/tidy-3.1.top.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/tidy-3.1.top.pp.0.cpp.out.log 2> F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/tidy-3.1.top.pp.0.cpp.err.log 
Command         ap_eval done; 2.476 sec.
Execute         source E:/Vivado2019.1/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source E:/Vivado2019.1/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr E:/Vivado2019.1/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/xilinx-legacy-rewriter.top.pp.0.cpp.out.log 2> F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/xilinx-legacy-rewriter.top.pp.0.cpp.err.log 
Command         ap_eval done; 1.723 sec.
Command       tidy_31 done; 4.223 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 7.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/top.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec E:/Vivado2019.1/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/top.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 3.375 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/top.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain E:/Vivado2019.1/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/top.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Vivado2019.1/Vivado/2019.1/common/technology/autopilot" -I "E:/Vivado2019.1/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/top.bc" 
INFO-FLOW: exec E:/Vivado2019.1/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Vivado2019.1/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/top.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Vivado2019.1/Vivado/2019.1/common/technology/autopilot -I E:/Vivado2019.1/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/top.bc
Command       clang done; 6.273 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/top.g.bc -hls-opt -except-internalize predict_function -LE:/Vivado2019.1/Vivado/2019.1/win64/lib -lhlsm -lhlsmc++ -o F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 10.207 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 170.535 ; gain = 80.375
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 170.535 ; gain = 80.375
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/a.pp.bc -o F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.537 sec.
Execute         llvm-ld F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LE:/Vivado2019.1/Vivado/2019.1/win64/lib -lfloatconversion -o F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 2.487 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top predict_function -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/a.g.0.bc -o F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_function_hardware_hls/top.cpp:63).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_function_hardware_hls/top.cpp:50).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'predict_function' (predict_function_hardware_hls/top.cpp:42).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'predict_function' (predict_function_hardware_hls/top.cpp:74).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'predict_function' (predict_function_hardware_hls/top.cpp:84).
Command         transform done; 10.213 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:58 . Memory (MB): peak = 209.238 ; gain = 119.078
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/a.g.1.bc -o F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 12.769 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:25 ; elapsed = 00:01:11 . Memory (MB): peak = 241.594 ; gain = 151.434
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/a.g.1.bc to F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/a.o.1.bc -o F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (predict_function_hardware_hls/top.cpp:9).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_11' (predict_function_hardware_hls/top.cpp:39) in function 'predict_function' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_22' (predict_function_hardware_hls/top.cpp:41) in function 'predict_function' completely with a factor of 784.
INFO: [HLS 200-489] Unrolling loop 'LOOP_55' (predict_function_hardware_hls/top.cpp:56) in function 'predict_function' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'LOOP_88' (predict_function_hardware_hls/top.cpp:69) in function 'predict_function' completely with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_R' (predict_function_hardware_hls/top.cpp:97) in function 'predict_function' partially with a factor of 20.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'predict_function'.
Command         transform done; 254.19 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 17.504 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:55 ; elapsed = 00:05:42 . Memory (MB): peak = 330.180 ; gain = 240.020
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/a.o.2.bc -o F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_44' (predict_function_hardware_hls/top.cpp:55:50) in function 'predict_function' : 

more than one sub loop.
Command         transform done; 120.362 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:06:54 ; elapsed = 00:07:43 . Memory (MB): peak = 587.531 ; gain = 497.371
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 418.35 sec.
Command     elaborate done; 459.562 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'predict_function' ...
Execute       ap_set_top_model predict_function 
Execute       get_model_list predict_function -filter all-wo-channel -topdown 
Execute       preproc_iomode -model predict_function 
Command       preproc_iomode done; 1.001 sec.
Execute       get_model_list predict_function -filter all-wo-channel 
INFO-FLOW: Model list for configure: predict_function
INFO-FLOW: Configuring Module : predict_function ...
Execute       set_default_model predict_function 
Execute       apply_spec_resource_limit predict_function 
INFO-FLOW: Model list for preprocess: predict_function
INFO-FLOW: Preprocessing Module: predict_function ...
Execute       set_default_model predict_function 
Execute       cdfg_preprocess -model predict_function 
Command       cdfg_preprocess done; 0.671 sec.
Execute       rtl_gen_preprocess predict_function 
INFO-FLOW: Model list for synthesis: predict_function
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model predict_function 
Execute       schedule -model predict_function 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_11'.
WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9).
WARNING: [SCHED 204-68] The II Violation in module 'predict_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9) and axis read on port 'in_stream_data_V' (predict_function_hardware_hls/top.cpp:9).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 65.932 sec.
INFO: [HLS 200-111]  Elapsed time: 530.867 seconds; current allocated memory: 373.786 MB.
Execute       syn_report -verbosereport -o F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.verbose.sched.rpt 
INFO: [HLS 200-434] Only 11 loops out of a total 25 loops have been pipelined in this design.
Command       syn_report done; 58.689 sec.
Execute       db_write -o F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.sched.adb -f 
Command       db_write done; 7.369 sec.
INFO-FLOW: Finish scheduling predict_function.
Execute       set_default_model predict_function 
Execute       bind -model predict_function 
BIND OPTION: model=predict_function
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.1445ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fsub' operation ('tmp_43', predict_function_hardware_hls/top.cpp:99->predict_function_hardware_hls/top.cpp:74) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 47.452 sec.
INFO: [HLS 200-111]  Elapsed time: 113.828 seconds; current allocated memory: 436.830 MB.
Execute       syn_report -verbosereport -o F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.verbose.bind.rpt 
Command       syn_report done; 25.208 sec.
Execute       db_write -o F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.bind.adb -f 
Command       db_write done; 8.382 sec.
INFO-FLOW: Finish binding predict_function.
Execute       get_model_list predict_function -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess predict_function 
INFO-FLOW: Model list for RTL generation: predict_function
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model predict_function -vendor xilinx -mg_file F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/tile_count' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/remainder' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'predict_function/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'predict_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'tile_count' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'predict_function_input_buf' to 'predict_function_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_supp_vecs_buf' to 'predict_function_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_dual_coef_buf' to 'predict_function_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_result_buf' to 'predict_function_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'predict_function_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'predict_function_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predict_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'predict_function_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predict_function_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predict_function_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict_function'.
Command       create_rtl_model done; 50.63 sec.
INFO: [HLS 200-111]  Elapsed time: 84.713 seconds; current allocated memory: 564.064 MB.
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.rtl_wrap.cfg.tcl 
Execute       gen_rtl predict_function -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/Hardware_Implementation/predict_function_hardware_hls/solution1/syn/systemc/predict_function -synmodules predict_function 
Command       gen_rtl done; 1.617 sec.
Execute       gen_rtl predict_function -istop -style xilinx -f -lang vhdl -o F:/Hardware_Implementation/predict_function_hardware_hls/solution1/syn/vhdl/predict_function 
Command       gen_rtl done; 3.449 sec.
Execute       gen_rtl predict_function -istop -style xilinx -f -lang vlog -o F:/Hardware_Implementation/predict_function_hardware_hls/solution1/syn/verilog/predict_function 
Command       gen_rtl done; 3.127 sec.
Execute       syn_report -csynth -model predict_function -o F:/Hardware_Implementation/predict_function_hardware_hls/solution1/syn/report/predict_function_csynth.rpt 
Command       syn_report done; 1.133 sec.
Execute       syn_report -rtlxml -model predict_function -o F:/Hardware_Implementation/predict_function_hardware_hls/solution1/syn/report/predict_function_csynth.xml 
Command       syn_report done; 1.102 sec.
Execute       syn_report -verbosereport -model predict_function -o F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.verbose.rpt 
Command       syn_report done; 25.272 sec.
Execute       db_write -model predict_function -f -o F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.adb 
Command       db_write done; 16.533 sec.
Execute       gen_tb_info predict_function -p F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db -o F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function 
Command       gen_tb_info done; 0.104 sec.
Execute       export_constraint_db -f -tool general -o F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.constraint.tcl 
Execute       syn_report -designview -model predict_function -o F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.design.xml 
Command       syn_report done; 2.052 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model predict_function -o F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model predict_function -o F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks predict_function 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain predict_function 
INFO-FLOW: Model list for RTL component generation: predict_function
INFO-FLOW: Handling components in module [predict_function] ... 
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.compgen.tcl 
INFO-FLOW: Found component predict_function_fYi.
INFO-FLOW: Append model predict_function_fYi
INFO-FLOW: Found component predict_function_g8j.
INFO-FLOW: Append model predict_function_g8j
INFO-FLOW: Found component predict_function_hbi.
INFO-FLOW: Append model predict_function_hbi
INFO-FLOW: Found component predict_function_bkb.
INFO-FLOW: Append model predict_function_bkb
INFO-FLOW: Found component predict_function_cud.
INFO-FLOW: Append model predict_function_cud
INFO-FLOW: Found component predict_function_dEe.
INFO-FLOW: Append model predict_function_dEe
INFO-FLOW: Found component predict_function_eOg.
INFO-FLOW: Append model predict_function_eOg
INFO-FLOW: Found component predict_function_CONTROL_BUS_s_axi.
INFO-FLOW: Append model predict_function_CONTROL_BUS_s_axi
INFO-FLOW: Append model predict_function
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: predict_function_fYi predict_function_g8j predict_function_hbi predict_function_bkb predict_function_cud predict_function_dEe predict_function_eOg predict_function_CONTROL_BUS_s_axi predict_function
INFO-FLOW: To file: write model predict_function_fYi
INFO-FLOW: To file: write model predict_function_g8j
INFO-FLOW: To file: write model predict_function_hbi
INFO-FLOW: To file: write model predict_function_bkb
INFO-FLOW: To file: write model predict_function_cud
INFO-FLOW: To file: write model predict_function_dEe
INFO-FLOW: To file: write model predict_function_eOg
INFO-FLOW: To file: write model predict_function_CONTROL_BUS_s_axi
INFO-FLOW: To file: write model predict_function
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d F:/Hardware_Implementation/predict_function_hardware_hls/solution1
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.162 sec.
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.304 sec.
Command       ap_source done; 0.308 sec.
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'predict_function_bkb_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'predict_function_cud_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'predict_function_dEe_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'predict_function_eOg_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./CONTROL_BUS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.974 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d F:/Hardware_Implementation/predict_function_hardware_hls/solution1
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.175 sec.
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.245 sec.
Command       ap_source done; 0.245 sec.
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=predict_function xml_exists=0
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.rtl_wrap.cfg.tcl 
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.rtl_wrap.cfg.tcl 
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.rtl_wrap.cfg.tcl 
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.tbgen.tcl 
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.107 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.constraint.tcl 
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=56
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=31
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=9 #gSsdmPorts=56
Execute       source E:/Vivado2019.1/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.tbgen.tcl 
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.compgen.dataonly.tcl 
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.compgen.dataonly.tcl 
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.tbgen.tcl 
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.tbgen.tcl 
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.tbgen.tcl 
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.tbgen.tcl 
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.tbgen.tcl 
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.tbgen.tcl 
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.tbgen.tcl 
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.rtl_wrap.cfg.tcl 
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.compgen.dataonly.tcl 
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.constraint.tcl 
Execute       sc_get_clocks predict_function 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/impl/misc/predict_function_ap_faddfsub_3_full_dsp_32_ip.tcl 
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/impl/misc/predict_function_ap_fexp_7_full_dsp_32_ip.tcl 
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/impl/misc/predict_function_ap_fmul_2_max_dsp_32_ip.tcl 
Execute       source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:12:01 ; elapsed = 00:13:14 . Memory (MB): peak = 842.535 ; gain = 752.375
INFO: [VHDL 208-304] Generating VHDL RTL for predict_function.
INFO: [VLOG 209-307] Generating Verilog RTL for predict_function.
Command     autosyn done; 331.701 sec.
Command   csynth_design done; 791.274 sec.
Command ap_source done; 794.091 sec.
Execute cleanup_all 
Command cleanup_all done; 0.336 sec.
INFO-FLOW: Workspace F:/Hardware_Implementation/predict_function_hardware_hls/solution1 opened at Thu Aug 01 03:20:17 +0200 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 0.112 sec.
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.219 sec.
Execute     source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.214 sec.
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.3 sec.
Command     ap_source done; 0.3 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.226 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.458 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 2.079 sec.
Execute   export_design -flow syn -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -flow syn -rtl verilog
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/Vivado2019.1/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Vivado2019.1/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source E:/Vivado2019.1/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Vivado2019.1/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.171 sec.
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.253 sec.
Command     ap_source done; 0.253 sec.
Execute     source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/Vivado2019.1/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Vivado2019.1/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source E:/Vivado2019.1/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Vivado2019.1/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.156 sec.
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.236 sec.
Command     ap_source done; 0.236 sec.
Execute     source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=predict_function xml_exists=1
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.rtl_wrap.cfg.tcl 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.rtl_wrap.cfg.tcl 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.rtl_wrap.cfg.tcl 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.tbgen.tcl 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command     ap_source done; 0.124 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.compgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.constraint.tcl 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=56
INFO-FLOW: DBG:CMD:       copying IP vlog from F:/Hardware_Implementation/predict_function_hardware_hls/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from F:/Hardware_Implementation/predict_function_hardware_hls/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=56
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.compgen.dataonly.tcl 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.compgen.dataonly.tcl 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.tbgen.tcl 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.tbgen.tcl 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.tbgen.tcl 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.tbgen.tcl 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.tbgen.tcl 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.tbgen.tcl 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.tbgen.tcl 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=predict_function
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.rtl_wrap.cfg.tcl 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.rtl_wrap.cfg.tcl 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.rtl_wrap.cfg.tcl 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.tbgen.tcl 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.tbgen.tcl 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=predict_function
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.rtl_wrap.cfg.tcl 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.rtl_wrap.cfg.tcl 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.rtl_wrap.cfg.tcl 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.tbgen.tcl 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.tbgen.tcl 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.constraint.tcl 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/Vivado2019.1/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Vivado2019.1/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source E:/Vivado2019.1/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Vivado2019.1/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.184 sec.
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.275 sec.
Command     ap_source done; 0.275 sec.
Execute     source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec F:/Hardware_Implementation/predict_function_hardware_hls/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:CMD:   auto_impl: eval: -tool vivado -flow syn -rtl verilog
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/Vivado2019.1/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Vivado2019.1/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source E:/Vivado2019.1/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Vivado2019.1/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.175 sec.
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.244 sec.
Command     ap_source done; 0.244 sec.
Execute     source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/Vivado2019.1/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Vivado2019.1/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source E:/Vivado2019.1/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Vivado2019.1/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.194 sec.
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.273 sec.
Command     ap_source done; 0.273 sec.
Execute     source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/verilog
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command     ap_source done; 0.131 sec.
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.constraint.tcl 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/predict_function.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/Vivado2019.1/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Vivado2019.1/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source E:/Vivado2019.1/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Vivado2019.1/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.163 sec.
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.233 sec.
Command     ap_source done; 0.235 sec.
Execute     source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source E:/Vivado2019.1/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     get_config_export -vivado_report_level 
Execute     get_config_export -vivado_ip_cache 
Execute     get_config_export -vivado_enable_slr_assignment 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     get_config_export -vivado_bd_cell_properties 
Execute     get_config_export -vivado_synth_design_args 
Execute     source F:/Hardware_Implementation/predict_function_hardware_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_synth_strategy 
Execute     get_config_export -vivado_synth_run_properties 
INFO-FLOW: DBG:CMD: auto_impl: vlog syn exec F:/Hardware_Implementation/predict_function_hardware_hls/solution1/impl/verilog/implsyn.bat
Command   export_design done; 1678.24 sec.
Command ap_source done; 1680.33 sec.
Execute cleanup_all 
