// Seed: 599956271
module module_0 (
    output wor id_0,
    input wand id_1,
    input supply1 id_2,
    input supply0 id_3,
    output wand id_4,
    input wor id_5,
    input tri id_6
);
  wire id_8;
  module_2 modCall_1 ();
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri id_0,
    output supply0 id_1,
    input tri id_2,
    output tri0 id_3,
    input uwire id_4,
    input tri1 id_5
);
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_5,
      id_1,
      id_2,
      id_4
  );
endmodule
module module_2;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  module_2 modCall_1 ();
  inout reg id_1;
  always @(id_3 or posedge id_1)
    if (1) begin : LABEL_0
      id_1 <= -1;
    end else id_1 = 1;
endmodule
