
f103_flash.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002e08  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  08002f14  08002f14  00012f14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002f8c  08002f8c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08002f8c  08002f8c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002f8c  08002f8c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002f8c  08002f8c  00012f8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002f90  08002f90  00012f90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002f94  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e4  20000070  08003004  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000154  08003004  00020154  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000073f5  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000171f  00000000  00000000  0002748e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006b8  00000000  00000000  00028bb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000630  00000000  00000000  00029268  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016e9e  00000000  00000000  00029898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000758d  00000000  00000000  00040736  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000828b5  00000000  00000000  00047cc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ca578  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001dd0  00000000  00000000  000ca5cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08002efc 	.word	0x08002efc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08002efc 	.word	0x08002efc

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <HAL_UART_TxHalfCpltCallback>:

}

//--------------------------------------------колбэк прерывания от UART 1 при передаче половины сообщения------------------------------------//
void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800015c:	b480      	push	{r7}
 800015e:	b083      	sub	sp, #12
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
        // передана половина данных
}
 8000164:	bf00      	nop
 8000166:	370c      	adds	r7, #12
 8000168:	46bd      	mov	sp, r7
 800016a:	bc80      	pop	{r7}
 800016c:	4770      	bx	lr

0800016e <HAL_UART_TxCpltCallback>:
/*DMA вызывает два прерывания, первое после отправки половины буфера, а второе при завершении. Чтобы отключить половинку,
нужно в файле stm32f1xx_hal_uart.c найти функцию HAL_UART_Transmit_DMA(...) и закомментировать строку huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt*/

//--------------------------------------колбэк прерывания от UART 1 при передаче полного сообщения-------------------------------------------//
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800016e:	b480      	push	{r7}
 8000170:	b083      	sub	sp, #12
 8000172:	af00      	add	r7, sp, #0
 8000174:	6078      	str	r0, [r7, #4]
          if(huart == &huart1)
          {

          }
}
 8000176:	bf00      	nop
 8000178:	370c      	adds	r7, #12
 800017a:	46bd      	mov	sp, r7
 800017c:	bc80      	pop	{r7}
 800017e:	4770      	bx	lr

08000180 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000180:	b580      	push	{r7, lr}
 8000182:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000184:	f000 fa7a 	bl	800067c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000188:	f000 f83e 	bl	8000208 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800018c:	f000 f8c8 	bl	8000320 <MX_GPIO_Init>
  MX_DMA_Init();
 8000190:	f000 f8a8 	bl	80002e4 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000194:	f000 f87c 	bl	8000290 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  sprintf (UART_msg_TX,"flash_edit_start\r\n");
 8000198:	4916      	ldr	r1, [pc, #88]	; (80001f4 <main+0x74>)
 800019a:	4817      	ldr	r0, [pc, #92]	; (80001f8 <main+0x78>)
 800019c:	f002 fa74 	bl	8002688 <siprintf>
  HAL_UART_Transmit(&huart1, (unsigned char*)UART_msg_TX, strlen(UART_msg_TX), 0x1000);
 80001a0:	4815      	ldr	r0, [pc, #84]	; (80001f8 <main+0x78>)
 80001a2:	f7ff ffd3 	bl	800014c <strlen>
 80001a6:	4603      	mov	r3, r0
 80001a8:	b29a      	uxth	r2, r3
 80001aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80001ae:	4912      	ldr	r1, [pc, #72]	; (80001f8 <main+0x78>)
 80001b0:	4812      	ldr	r0, [pc, #72]	; (80001fc <main+0x7c>)
 80001b2:	f001 fcb2 	bl	8001b1a <HAL_UART_Transmit>
  HAL_GPIO_WritePin (LED_GPIO_Port, LED_Pin, ENABLE);
 80001b6:	2201      	movs	r2, #1
 80001b8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001bc:	4810      	ldr	r0, [pc, #64]	; (8000200 <main+0x80>)
 80001be:	f001 f813 	bl	80011e8 <HAL_GPIO_WritePin>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	HAL_GPIO_TogglePin (LED_GPIO_Port, LED_Pin);
 80001c2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001c6:	480e      	ldr	r0, [pc, #56]	; (8000200 <main+0x80>)
 80001c8:	f001 f826 	bl	8001218 <HAL_GPIO_TogglePin>
	sprintf (UART_msg_TX,"led\r\n");
 80001cc:	490d      	ldr	r1, [pc, #52]	; (8000204 <main+0x84>)
 80001ce:	480a      	ldr	r0, [pc, #40]	; (80001f8 <main+0x78>)
 80001d0:	f002 fa5a 	bl	8002688 <siprintf>
	HAL_UART_Transmit_DMA (&huart1, (unsigned char*)UART_msg_TX, strlen(UART_msg_TX));
 80001d4:	4808      	ldr	r0, [pc, #32]	; (80001f8 <main+0x78>)
 80001d6:	f7ff ffb9 	bl	800014c <strlen>
 80001da:	4603      	mov	r3, r0
 80001dc:	b29b      	uxth	r3, r3
 80001de:	461a      	mov	r2, r3
 80001e0:	4905      	ldr	r1, [pc, #20]	; (80001f8 <main+0x78>)
 80001e2:	4806      	ldr	r0, [pc, #24]	; (80001fc <main+0x7c>)
 80001e4:	f001 fd2c 	bl	8001c40 <HAL_UART_Transmit_DMA>
	HAL_Delay (1000);
 80001e8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80001ec:	f000 faa8 	bl	8000740 <HAL_Delay>
	HAL_GPIO_TogglePin (LED_GPIO_Port, LED_Pin);
 80001f0:	e7e7      	b.n	80001c2 <main+0x42>
 80001f2:	bf00      	nop
 80001f4:	08002f14 	.word	0x08002f14
 80001f8:	2000008c 	.word	0x2000008c
 80001fc:	200000fc 	.word	0x200000fc
 8000200:	40011000 	.word	0x40011000
 8000204:	08002f28 	.word	0x08002f28

08000208 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000208:	b580      	push	{r7, lr}
 800020a:	b090      	sub	sp, #64	; 0x40
 800020c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800020e:	f107 0318 	add.w	r3, r7, #24
 8000212:	2228      	movs	r2, #40	; 0x28
 8000214:	2100      	movs	r1, #0
 8000216:	4618      	mov	r0, r3
 8000218:	f002 fa2e 	bl	8002678 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800021c:	1d3b      	adds	r3, r7, #4
 800021e:	2200      	movs	r2, #0
 8000220:	601a      	str	r2, [r3, #0]
 8000222:	605a      	str	r2, [r3, #4]
 8000224:	609a      	str	r2, [r3, #8]
 8000226:	60da      	str	r2, [r3, #12]
 8000228:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800022a:	2301      	movs	r3, #1
 800022c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800022e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000232:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000234:	2300      	movs	r3, #0
 8000236:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000238:	2301      	movs	r3, #1
 800023a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800023c:	2302      	movs	r3, #2
 800023e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000240:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000244:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8000246:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800024a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800024c:	f107 0318 	add.w	r3, r7, #24
 8000250:	4618      	mov	r0, r3
 8000252:	f000 fffb 	bl	800124c <HAL_RCC_OscConfig>
 8000256:	4603      	mov	r3, r0
 8000258:	2b00      	cmp	r3, #0
 800025a:	d001      	beq.n	8000260 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800025c:	f000 f8ba 	bl	80003d4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000260:	230f      	movs	r3, #15
 8000262:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000264:	2302      	movs	r3, #2
 8000266:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000268:	2300      	movs	r3, #0
 800026a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800026c:	2300      	movs	r3, #0
 800026e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000270:	2300      	movs	r3, #0
 8000272:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000274:	1d3b      	adds	r3, r7, #4
 8000276:	2101      	movs	r1, #1
 8000278:	4618      	mov	r0, r3
 800027a:	f001 fa67 	bl	800174c <HAL_RCC_ClockConfig>
 800027e:	4603      	mov	r3, r0
 8000280:	2b00      	cmp	r3, #0
 8000282:	d001      	beq.n	8000288 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000284:	f000 f8a6 	bl	80003d4 <Error_Handler>
  }
}
 8000288:	bf00      	nop
 800028a:	3740      	adds	r7, #64	; 0x40
 800028c:	46bd      	mov	sp, r7
 800028e:	bd80      	pop	{r7, pc}

08000290 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000294:	4b11      	ldr	r3, [pc, #68]	; (80002dc <MX_USART1_UART_Init+0x4c>)
 8000296:	4a12      	ldr	r2, [pc, #72]	; (80002e0 <MX_USART1_UART_Init+0x50>)
 8000298:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 57600;
 800029a:	4b10      	ldr	r3, [pc, #64]	; (80002dc <MX_USART1_UART_Init+0x4c>)
 800029c:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 80002a0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80002a2:	4b0e      	ldr	r3, [pc, #56]	; (80002dc <MX_USART1_UART_Init+0x4c>)
 80002a4:	2200      	movs	r2, #0
 80002a6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80002a8:	4b0c      	ldr	r3, [pc, #48]	; (80002dc <MX_USART1_UART_Init+0x4c>)
 80002aa:	2200      	movs	r2, #0
 80002ac:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80002ae:	4b0b      	ldr	r3, [pc, #44]	; (80002dc <MX_USART1_UART_Init+0x4c>)
 80002b0:	2200      	movs	r2, #0
 80002b2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80002b4:	4b09      	ldr	r3, [pc, #36]	; (80002dc <MX_USART1_UART_Init+0x4c>)
 80002b6:	220c      	movs	r2, #12
 80002b8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80002ba:	4b08      	ldr	r3, [pc, #32]	; (80002dc <MX_USART1_UART_Init+0x4c>)
 80002bc:	2200      	movs	r2, #0
 80002be:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80002c0:	4b06      	ldr	r3, [pc, #24]	; (80002dc <MX_USART1_UART_Init+0x4c>)
 80002c2:	2200      	movs	r2, #0
 80002c4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80002c6:	4805      	ldr	r0, [pc, #20]	; (80002dc <MX_USART1_UART_Init+0x4c>)
 80002c8:	f001 fbda 	bl	8001a80 <HAL_UART_Init>
 80002cc:	4603      	mov	r3, r0
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d001      	beq.n	80002d6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80002d2:	f000 f87f 	bl	80003d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80002d6:	bf00      	nop
 80002d8:	bd80      	pop	{r7, pc}
 80002da:	bf00      	nop
 80002dc:	200000fc 	.word	0x200000fc
 80002e0:	40013800 	.word	0x40013800

080002e4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80002e4:	b580      	push	{r7, lr}
 80002e6:	b082      	sub	sp, #8
 80002e8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80002ea:	4b0c      	ldr	r3, [pc, #48]	; (800031c <MX_DMA_Init+0x38>)
 80002ec:	695b      	ldr	r3, [r3, #20]
 80002ee:	4a0b      	ldr	r2, [pc, #44]	; (800031c <MX_DMA_Init+0x38>)
 80002f0:	f043 0301 	orr.w	r3, r3, #1
 80002f4:	6153      	str	r3, [r2, #20]
 80002f6:	4b09      	ldr	r3, [pc, #36]	; (800031c <MX_DMA_Init+0x38>)
 80002f8:	695b      	ldr	r3, [r3, #20]
 80002fa:	f003 0301 	and.w	r3, r3, #1
 80002fe:	607b      	str	r3, [r7, #4]
 8000300:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8000302:	2200      	movs	r2, #0
 8000304:	2100      	movs	r1, #0
 8000306:	200e      	movs	r0, #14
 8000308:	f000 fb15 	bl	8000936 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800030c:	200e      	movs	r0, #14
 800030e:	f000 fb2e 	bl	800096e <HAL_NVIC_EnableIRQ>

}
 8000312:	bf00      	nop
 8000314:	3708      	adds	r7, #8
 8000316:	46bd      	mov	sp, r7
 8000318:	bd80      	pop	{r7, pc}
 800031a:	bf00      	nop
 800031c:	40021000 	.word	0x40021000

08000320 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000320:	b580      	push	{r7, lr}
 8000322:	b088      	sub	sp, #32
 8000324:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000326:	f107 0310 	add.w	r3, r7, #16
 800032a:	2200      	movs	r2, #0
 800032c:	601a      	str	r2, [r3, #0]
 800032e:	605a      	str	r2, [r3, #4]
 8000330:	609a      	str	r2, [r3, #8]
 8000332:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000334:	4b24      	ldr	r3, [pc, #144]	; (80003c8 <MX_GPIO_Init+0xa8>)
 8000336:	699b      	ldr	r3, [r3, #24]
 8000338:	4a23      	ldr	r2, [pc, #140]	; (80003c8 <MX_GPIO_Init+0xa8>)
 800033a:	f043 0310 	orr.w	r3, r3, #16
 800033e:	6193      	str	r3, [r2, #24]
 8000340:	4b21      	ldr	r3, [pc, #132]	; (80003c8 <MX_GPIO_Init+0xa8>)
 8000342:	699b      	ldr	r3, [r3, #24]
 8000344:	f003 0310 	and.w	r3, r3, #16
 8000348:	60fb      	str	r3, [r7, #12]
 800034a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800034c:	4b1e      	ldr	r3, [pc, #120]	; (80003c8 <MX_GPIO_Init+0xa8>)
 800034e:	699b      	ldr	r3, [r3, #24]
 8000350:	4a1d      	ldr	r2, [pc, #116]	; (80003c8 <MX_GPIO_Init+0xa8>)
 8000352:	f043 0320 	orr.w	r3, r3, #32
 8000356:	6193      	str	r3, [r2, #24]
 8000358:	4b1b      	ldr	r3, [pc, #108]	; (80003c8 <MX_GPIO_Init+0xa8>)
 800035a:	699b      	ldr	r3, [r3, #24]
 800035c:	f003 0320 	and.w	r3, r3, #32
 8000360:	60bb      	str	r3, [r7, #8]
 8000362:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000364:	4b18      	ldr	r3, [pc, #96]	; (80003c8 <MX_GPIO_Init+0xa8>)
 8000366:	699b      	ldr	r3, [r3, #24]
 8000368:	4a17      	ldr	r2, [pc, #92]	; (80003c8 <MX_GPIO_Init+0xa8>)
 800036a:	f043 0304 	orr.w	r3, r3, #4
 800036e:	6193      	str	r3, [r2, #24]
 8000370:	4b15      	ldr	r3, [pc, #84]	; (80003c8 <MX_GPIO_Init+0xa8>)
 8000372:	699b      	ldr	r3, [r3, #24]
 8000374:	f003 0304 	and.w	r3, r3, #4
 8000378:	607b      	str	r3, [r7, #4]
 800037a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800037c:	2200      	movs	r2, #0
 800037e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000382:	4812      	ldr	r0, [pc, #72]	; (80003cc <MX_GPIO_Init+0xac>)
 8000384:	f000 ff30 	bl	80011e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000388:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800038c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800038e:	2301      	movs	r3, #1
 8000390:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000392:	2300      	movs	r3, #0
 8000394:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000396:	2302      	movs	r3, #2
 8000398:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800039a:	f107 0310 	add.w	r3, r7, #16
 800039e:	4619      	mov	r1, r3
 80003a0:	480a      	ldr	r0, [pc, #40]	; (80003cc <MX_GPIO_Init+0xac>)
 80003a2:	f000 fd9d 	bl	8000ee0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 80003a6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80003aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80003ac:	2300      	movs	r3, #0
 80003ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003b0:	2300      	movs	r3, #0
 80003b2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 80003b4:	f107 0310 	add.w	r3, r7, #16
 80003b8:	4619      	mov	r1, r3
 80003ba:	4805      	ldr	r0, [pc, #20]	; (80003d0 <MX_GPIO_Init+0xb0>)
 80003bc:	f000 fd90 	bl	8000ee0 <HAL_GPIO_Init>

}
 80003c0:	bf00      	nop
 80003c2:	3720      	adds	r7, #32
 80003c4:	46bd      	mov	sp, r7
 80003c6:	bd80      	pop	{r7, pc}
 80003c8:	40021000 	.word	0x40021000
 80003cc:	40011000 	.word	0x40011000
 80003d0:	40010800 	.word	0x40010800

080003d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003d4:	b480      	push	{r7}
 80003d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003d8:	b672      	cpsid	i
}
 80003da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003dc:	e7fe      	b.n	80003dc <Error_Handler+0x8>
	...

080003e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003e0:	b480      	push	{r7}
 80003e2:	b085      	sub	sp, #20
 80003e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80003e6:	4b15      	ldr	r3, [pc, #84]	; (800043c <HAL_MspInit+0x5c>)
 80003e8:	699b      	ldr	r3, [r3, #24]
 80003ea:	4a14      	ldr	r2, [pc, #80]	; (800043c <HAL_MspInit+0x5c>)
 80003ec:	f043 0301 	orr.w	r3, r3, #1
 80003f0:	6193      	str	r3, [r2, #24]
 80003f2:	4b12      	ldr	r3, [pc, #72]	; (800043c <HAL_MspInit+0x5c>)
 80003f4:	699b      	ldr	r3, [r3, #24]
 80003f6:	f003 0301 	and.w	r3, r3, #1
 80003fa:	60bb      	str	r3, [r7, #8]
 80003fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003fe:	4b0f      	ldr	r3, [pc, #60]	; (800043c <HAL_MspInit+0x5c>)
 8000400:	69db      	ldr	r3, [r3, #28]
 8000402:	4a0e      	ldr	r2, [pc, #56]	; (800043c <HAL_MspInit+0x5c>)
 8000404:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000408:	61d3      	str	r3, [r2, #28]
 800040a:	4b0c      	ldr	r3, [pc, #48]	; (800043c <HAL_MspInit+0x5c>)
 800040c:	69db      	ldr	r3, [r3, #28]
 800040e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000412:	607b      	str	r3, [r7, #4]
 8000414:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000416:	4b0a      	ldr	r3, [pc, #40]	; (8000440 <HAL_MspInit+0x60>)
 8000418:	685b      	ldr	r3, [r3, #4]
 800041a:	60fb      	str	r3, [r7, #12]
 800041c:	68fb      	ldr	r3, [r7, #12]
 800041e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000422:	60fb      	str	r3, [r7, #12]
 8000424:	68fb      	ldr	r3, [r7, #12]
 8000426:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800042a:	60fb      	str	r3, [r7, #12]
 800042c:	4a04      	ldr	r2, [pc, #16]	; (8000440 <HAL_MspInit+0x60>)
 800042e:	68fb      	ldr	r3, [r7, #12]
 8000430:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000432:	bf00      	nop
 8000434:	3714      	adds	r7, #20
 8000436:	46bd      	mov	sp, r7
 8000438:	bc80      	pop	{r7}
 800043a:	4770      	bx	lr
 800043c:	40021000 	.word	0x40021000
 8000440:	40010000 	.word	0x40010000

08000444 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000444:	b580      	push	{r7, lr}
 8000446:	b088      	sub	sp, #32
 8000448:	af00      	add	r7, sp, #0
 800044a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800044c:	f107 0310 	add.w	r3, r7, #16
 8000450:	2200      	movs	r2, #0
 8000452:	601a      	str	r2, [r3, #0]
 8000454:	605a      	str	r2, [r3, #4]
 8000456:	609a      	str	r2, [r3, #8]
 8000458:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	681b      	ldr	r3, [r3, #0]
 800045e:	4a33      	ldr	r2, [pc, #204]	; (800052c <HAL_UART_MspInit+0xe8>)
 8000460:	4293      	cmp	r3, r2
 8000462:	d15f      	bne.n	8000524 <HAL_UART_MspInit+0xe0>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000464:	4b32      	ldr	r3, [pc, #200]	; (8000530 <HAL_UART_MspInit+0xec>)
 8000466:	699b      	ldr	r3, [r3, #24]
 8000468:	4a31      	ldr	r2, [pc, #196]	; (8000530 <HAL_UART_MspInit+0xec>)
 800046a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800046e:	6193      	str	r3, [r2, #24]
 8000470:	4b2f      	ldr	r3, [pc, #188]	; (8000530 <HAL_UART_MspInit+0xec>)
 8000472:	699b      	ldr	r3, [r3, #24]
 8000474:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000478:	60fb      	str	r3, [r7, #12]
 800047a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800047c:	4b2c      	ldr	r3, [pc, #176]	; (8000530 <HAL_UART_MspInit+0xec>)
 800047e:	699b      	ldr	r3, [r3, #24]
 8000480:	4a2b      	ldr	r2, [pc, #172]	; (8000530 <HAL_UART_MspInit+0xec>)
 8000482:	f043 0304 	orr.w	r3, r3, #4
 8000486:	6193      	str	r3, [r2, #24]
 8000488:	4b29      	ldr	r3, [pc, #164]	; (8000530 <HAL_UART_MspInit+0xec>)
 800048a:	699b      	ldr	r3, [r3, #24]
 800048c:	f003 0304 	and.w	r3, r3, #4
 8000490:	60bb      	str	r3, [r7, #8]
 8000492:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000494:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000498:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800049a:	2302      	movs	r3, #2
 800049c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800049e:	2303      	movs	r3, #3
 80004a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004a2:	f107 0310 	add.w	r3, r7, #16
 80004a6:	4619      	mov	r1, r3
 80004a8:	4822      	ldr	r0, [pc, #136]	; (8000534 <HAL_UART_MspInit+0xf0>)
 80004aa:	f000 fd19 	bl	8000ee0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80004ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80004b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004b4:	2300      	movs	r3, #0
 80004b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004b8:	2300      	movs	r3, #0
 80004ba:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004bc:	f107 0310 	add.w	r3, r7, #16
 80004c0:	4619      	mov	r1, r3
 80004c2:	481c      	ldr	r0, [pc, #112]	; (8000534 <HAL_UART_MspInit+0xf0>)
 80004c4:	f000 fd0c 	bl	8000ee0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80004c8:	4b1b      	ldr	r3, [pc, #108]	; (8000538 <HAL_UART_MspInit+0xf4>)
 80004ca:	4a1c      	ldr	r2, [pc, #112]	; (800053c <HAL_UART_MspInit+0xf8>)
 80004cc:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80004ce:	4b1a      	ldr	r3, [pc, #104]	; (8000538 <HAL_UART_MspInit+0xf4>)
 80004d0:	2210      	movs	r2, #16
 80004d2:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80004d4:	4b18      	ldr	r3, [pc, #96]	; (8000538 <HAL_UART_MspInit+0xf4>)
 80004d6:	2200      	movs	r2, #0
 80004d8:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80004da:	4b17      	ldr	r3, [pc, #92]	; (8000538 <HAL_UART_MspInit+0xf4>)
 80004dc:	2280      	movs	r2, #128	; 0x80
 80004de:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80004e0:	4b15      	ldr	r3, [pc, #84]	; (8000538 <HAL_UART_MspInit+0xf4>)
 80004e2:	2200      	movs	r2, #0
 80004e4:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80004e6:	4b14      	ldr	r3, [pc, #80]	; (8000538 <HAL_UART_MspInit+0xf4>)
 80004e8:	2200      	movs	r2, #0
 80004ea:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80004ec:	4b12      	ldr	r3, [pc, #72]	; (8000538 <HAL_UART_MspInit+0xf4>)
 80004ee:	2200      	movs	r2, #0
 80004f0:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80004f2:	4b11      	ldr	r3, [pc, #68]	; (8000538 <HAL_UART_MspInit+0xf4>)
 80004f4:	2200      	movs	r2, #0
 80004f6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80004f8:	480f      	ldr	r0, [pc, #60]	; (8000538 <HAL_UART_MspInit+0xf4>)
 80004fa:	f000 fa53 	bl	80009a4 <HAL_DMA_Init>
 80004fe:	4603      	mov	r3, r0
 8000500:	2b00      	cmp	r3, #0
 8000502:	d001      	beq.n	8000508 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8000504:	f7ff ff66 	bl	80003d4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	4a0b      	ldr	r2, [pc, #44]	; (8000538 <HAL_UART_MspInit+0xf4>)
 800050c:	635a      	str	r2, [r3, #52]	; 0x34
 800050e:	4a0a      	ldr	r2, [pc, #40]	; (8000538 <HAL_UART_MspInit+0xf4>)
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000514:	2200      	movs	r2, #0
 8000516:	2100      	movs	r1, #0
 8000518:	2025      	movs	r0, #37	; 0x25
 800051a:	f000 fa0c 	bl	8000936 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800051e:	2025      	movs	r0, #37	; 0x25
 8000520:	f000 fa25 	bl	800096e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000524:	bf00      	nop
 8000526:	3720      	adds	r7, #32
 8000528:	46bd      	mov	sp, r7
 800052a:	bd80      	pop	{r7, pc}
 800052c:	40013800 	.word	0x40013800
 8000530:	40021000 	.word	0x40021000
 8000534:	40010800 	.word	0x40010800
 8000538:	200000b8 	.word	0x200000b8
 800053c:	40020044 	.word	0x40020044

08000540 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000540:	b480      	push	{r7}
 8000542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000544:	e7fe      	b.n	8000544 <NMI_Handler+0x4>

08000546 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000546:	b480      	push	{r7}
 8000548:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800054a:	e7fe      	b.n	800054a <HardFault_Handler+0x4>

0800054c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800054c:	b480      	push	{r7}
 800054e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000550:	e7fe      	b.n	8000550 <MemManage_Handler+0x4>

08000552 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000552:	b480      	push	{r7}
 8000554:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000556:	e7fe      	b.n	8000556 <BusFault_Handler+0x4>

08000558 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000558:	b480      	push	{r7}
 800055a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800055c:	e7fe      	b.n	800055c <UsageFault_Handler+0x4>

0800055e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800055e:	b480      	push	{r7}
 8000560:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000562:	bf00      	nop
 8000564:	46bd      	mov	sp, r7
 8000566:	bc80      	pop	{r7}
 8000568:	4770      	bx	lr

0800056a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800056a:	b480      	push	{r7}
 800056c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800056e:	bf00      	nop
 8000570:	46bd      	mov	sp, r7
 8000572:	bc80      	pop	{r7}
 8000574:	4770      	bx	lr

08000576 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000576:	b480      	push	{r7}
 8000578:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800057a:	bf00      	nop
 800057c:	46bd      	mov	sp, r7
 800057e:	bc80      	pop	{r7}
 8000580:	4770      	bx	lr

08000582 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000582:	b580      	push	{r7, lr}
 8000584:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000586:	f000 f8bf 	bl	8000708 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800058a:	bf00      	nop
 800058c:	bd80      	pop	{r7, pc}
	...

08000590 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8000594:	4802      	ldr	r0, [pc, #8]	; (80005a0 <DMA1_Channel4_IRQHandler+0x10>)
 8000596:	f000 fb6f 	bl	8000c78 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800059a:	bf00      	nop
 800059c:	bd80      	pop	{r7, pc}
 800059e:	bf00      	nop
 80005a0:	200000b8 	.word	0x200000b8

080005a4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80005a8:	4802      	ldr	r0, [pc, #8]	; (80005b4 <USART1_IRQHandler+0x10>)
 80005aa:	f001 fbb5 	bl	8001d18 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80005ae:	bf00      	nop
 80005b0:	bd80      	pop	{r7, pc}
 80005b2:	bf00      	nop
 80005b4:	200000fc 	.word	0x200000fc

080005b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b086      	sub	sp, #24
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80005c0:	4a14      	ldr	r2, [pc, #80]	; (8000614 <_sbrk+0x5c>)
 80005c2:	4b15      	ldr	r3, [pc, #84]	; (8000618 <_sbrk+0x60>)
 80005c4:	1ad3      	subs	r3, r2, r3
 80005c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80005c8:	697b      	ldr	r3, [r7, #20]
 80005ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80005cc:	4b13      	ldr	r3, [pc, #76]	; (800061c <_sbrk+0x64>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d102      	bne.n	80005da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80005d4:	4b11      	ldr	r3, [pc, #68]	; (800061c <_sbrk+0x64>)
 80005d6:	4a12      	ldr	r2, [pc, #72]	; (8000620 <_sbrk+0x68>)
 80005d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80005da:	4b10      	ldr	r3, [pc, #64]	; (800061c <_sbrk+0x64>)
 80005dc:	681a      	ldr	r2, [r3, #0]
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	4413      	add	r3, r2
 80005e2:	693a      	ldr	r2, [r7, #16]
 80005e4:	429a      	cmp	r2, r3
 80005e6:	d207      	bcs.n	80005f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80005e8:	f002 f81c 	bl	8002624 <__errno>
 80005ec:	4603      	mov	r3, r0
 80005ee:	220c      	movs	r2, #12
 80005f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80005f2:	f04f 33ff 	mov.w	r3, #4294967295
 80005f6:	e009      	b.n	800060c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80005f8:	4b08      	ldr	r3, [pc, #32]	; (800061c <_sbrk+0x64>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80005fe:	4b07      	ldr	r3, [pc, #28]	; (800061c <_sbrk+0x64>)
 8000600:	681a      	ldr	r2, [r3, #0]
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	4413      	add	r3, r2
 8000606:	4a05      	ldr	r2, [pc, #20]	; (800061c <_sbrk+0x64>)
 8000608:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800060a:	68fb      	ldr	r3, [r7, #12]
}
 800060c:	4618      	mov	r0, r3
 800060e:	3718      	adds	r7, #24
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}
 8000614:	20005000 	.word	0x20005000
 8000618:	00000400 	.word	0x00000400
 800061c:	200000ac 	.word	0x200000ac
 8000620:	20000158 	.word	0x20000158

08000624 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000628:	bf00      	nop
 800062a:	46bd      	mov	sp, r7
 800062c:	bc80      	pop	{r7}
 800062e:	4770      	bx	lr

08000630 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000630:	480c      	ldr	r0, [pc, #48]	; (8000664 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000632:	490d      	ldr	r1, [pc, #52]	; (8000668 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000634:	4a0d      	ldr	r2, [pc, #52]	; (800066c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000636:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000638:	e002      	b.n	8000640 <LoopCopyDataInit>

0800063a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800063a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800063c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800063e:	3304      	adds	r3, #4

08000640 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000640:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000642:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000644:	d3f9      	bcc.n	800063a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000646:	4a0a      	ldr	r2, [pc, #40]	; (8000670 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000648:	4c0a      	ldr	r4, [pc, #40]	; (8000674 <LoopFillZerobss+0x22>)
  movs r3, #0
 800064a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800064c:	e001      	b.n	8000652 <LoopFillZerobss>

0800064e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800064e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000650:	3204      	adds	r2, #4

08000652 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000652:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000654:	d3fb      	bcc.n	800064e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000656:	f7ff ffe5 	bl	8000624 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800065a:	f001 ffe9 	bl	8002630 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800065e:	f7ff fd8f 	bl	8000180 <main>
  bx lr
 8000662:	4770      	bx	lr
  ldr r0, =_sdata
 8000664:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000668:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 800066c:	08002f94 	.word	0x08002f94
  ldr r2, =_sbss
 8000670:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000674:	20000154 	.word	0x20000154

08000678 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000678:	e7fe      	b.n	8000678 <ADC1_2_IRQHandler>
	...

0800067c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000680:	4b08      	ldr	r3, [pc, #32]	; (80006a4 <HAL_Init+0x28>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	4a07      	ldr	r2, [pc, #28]	; (80006a4 <HAL_Init+0x28>)
 8000686:	f043 0310 	orr.w	r3, r3, #16
 800068a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800068c:	2003      	movs	r0, #3
 800068e:	f000 f947 	bl	8000920 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000692:	2000      	movs	r0, #0
 8000694:	f000 f808 	bl	80006a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000698:	f7ff fea2 	bl	80003e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800069c:	2300      	movs	r3, #0
}
 800069e:	4618      	mov	r0, r3
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	40022000 	.word	0x40022000

080006a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b082      	sub	sp, #8
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80006b0:	4b12      	ldr	r3, [pc, #72]	; (80006fc <HAL_InitTick+0x54>)
 80006b2:	681a      	ldr	r2, [r3, #0]
 80006b4:	4b12      	ldr	r3, [pc, #72]	; (8000700 <HAL_InitTick+0x58>)
 80006b6:	781b      	ldrb	r3, [r3, #0]
 80006b8:	4619      	mov	r1, r3
 80006ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006be:	fbb3 f3f1 	udiv	r3, r3, r1
 80006c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80006c6:	4618      	mov	r0, r3
 80006c8:	f000 f95f 	bl	800098a <HAL_SYSTICK_Config>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d001      	beq.n	80006d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80006d2:	2301      	movs	r3, #1
 80006d4:	e00e      	b.n	80006f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	2b0f      	cmp	r3, #15
 80006da:	d80a      	bhi.n	80006f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006dc:	2200      	movs	r2, #0
 80006de:	6879      	ldr	r1, [r7, #4]
 80006e0:	f04f 30ff 	mov.w	r0, #4294967295
 80006e4:	f000 f927 	bl	8000936 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006e8:	4a06      	ldr	r2, [pc, #24]	; (8000704 <HAL_InitTick+0x5c>)
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80006ee:	2300      	movs	r3, #0
 80006f0:	e000      	b.n	80006f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80006f2:	2301      	movs	r3, #1
}
 80006f4:	4618      	mov	r0, r3
 80006f6:	3708      	adds	r7, #8
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	20000000 	.word	0x20000000
 8000700:	20000008 	.word	0x20000008
 8000704:	20000004 	.word	0x20000004

08000708 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000708:	b480      	push	{r7}
 800070a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800070c:	4b05      	ldr	r3, [pc, #20]	; (8000724 <HAL_IncTick+0x1c>)
 800070e:	781b      	ldrb	r3, [r3, #0]
 8000710:	461a      	mov	r2, r3
 8000712:	4b05      	ldr	r3, [pc, #20]	; (8000728 <HAL_IncTick+0x20>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	4413      	add	r3, r2
 8000718:	4a03      	ldr	r2, [pc, #12]	; (8000728 <HAL_IncTick+0x20>)
 800071a:	6013      	str	r3, [r2, #0]
}
 800071c:	bf00      	nop
 800071e:	46bd      	mov	sp, r7
 8000720:	bc80      	pop	{r7}
 8000722:	4770      	bx	lr
 8000724:	20000008 	.word	0x20000008
 8000728:	20000140 	.word	0x20000140

0800072c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800072c:	b480      	push	{r7}
 800072e:	af00      	add	r7, sp, #0
  return uwTick;
 8000730:	4b02      	ldr	r3, [pc, #8]	; (800073c <HAL_GetTick+0x10>)
 8000732:	681b      	ldr	r3, [r3, #0]
}
 8000734:	4618      	mov	r0, r3
 8000736:	46bd      	mov	sp, r7
 8000738:	bc80      	pop	{r7}
 800073a:	4770      	bx	lr
 800073c:	20000140 	.word	0x20000140

08000740 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b084      	sub	sp, #16
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000748:	f7ff fff0 	bl	800072c <HAL_GetTick>
 800074c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000752:	68fb      	ldr	r3, [r7, #12]
 8000754:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000758:	d005      	beq.n	8000766 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800075a:	4b0a      	ldr	r3, [pc, #40]	; (8000784 <HAL_Delay+0x44>)
 800075c:	781b      	ldrb	r3, [r3, #0]
 800075e:	461a      	mov	r2, r3
 8000760:	68fb      	ldr	r3, [r7, #12]
 8000762:	4413      	add	r3, r2
 8000764:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000766:	bf00      	nop
 8000768:	f7ff ffe0 	bl	800072c <HAL_GetTick>
 800076c:	4602      	mov	r2, r0
 800076e:	68bb      	ldr	r3, [r7, #8]
 8000770:	1ad3      	subs	r3, r2, r3
 8000772:	68fa      	ldr	r2, [r7, #12]
 8000774:	429a      	cmp	r2, r3
 8000776:	d8f7      	bhi.n	8000768 <HAL_Delay+0x28>
  {
  }
}
 8000778:	bf00      	nop
 800077a:	bf00      	nop
 800077c:	3710      	adds	r7, #16
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	20000008 	.word	0x20000008

08000788 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000788:	b480      	push	{r7}
 800078a:	b085      	sub	sp, #20
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	f003 0307 	and.w	r3, r3, #7
 8000796:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000798:	4b0c      	ldr	r3, [pc, #48]	; (80007cc <__NVIC_SetPriorityGrouping+0x44>)
 800079a:	68db      	ldr	r3, [r3, #12]
 800079c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800079e:	68ba      	ldr	r2, [r7, #8]
 80007a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80007a4:	4013      	ands	r3, r2
 80007a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80007a8:	68fb      	ldr	r3, [r7, #12]
 80007aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007ac:	68bb      	ldr	r3, [r7, #8]
 80007ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80007b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007ba:	4a04      	ldr	r2, [pc, #16]	; (80007cc <__NVIC_SetPriorityGrouping+0x44>)
 80007bc:	68bb      	ldr	r3, [r7, #8]
 80007be:	60d3      	str	r3, [r2, #12]
}
 80007c0:	bf00      	nop
 80007c2:	3714      	adds	r7, #20
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bc80      	pop	{r7}
 80007c8:	4770      	bx	lr
 80007ca:	bf00      	nop
 80007cc:	e000ed00 	.word	0xe000ed00

080007d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007d0:	b480      	push	{r7}
 80007d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007d4:	4b04      	ldr	r3, [pc, #16]	; (80007e8 <__NVIC_GetPriorityGrouping+0x18>)
 80007d6:	68db      	ldr	r3, [r3, #12]
 80007d8:	0a1b      	lsrs	r3, r3, #8
 80007da:	f003 0307 	and.w	r3, r3, #7
}
 80007de:	4618      	mov	r0, r3
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bc80      	pop	{r7}
 80007e4:	4770      	bx	lr
 80007e6:	bf00      	nop
 80007e8:	e000ed00 	.word	0xe000ed00

080007ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007ec:	b480      	push	{r7}
 80007ee:	b083      	sub	sp, #12
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	4603      	mov	r3, r0
 80007f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	db0b      	blt.n	8000816 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80007fe:	79fb      	ldrb	r3, [r7, #7]
 8000800:	f003 021f 	and.w	r2, r3, #31
 8000804:	4906      	ldr	r1, [pc, #24]	; (8000820 <__NVIC_EnableIRQ+0x34>)
 8000806:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800080a:	095b      	lsrs	r3, r3, #5
 800080c:	2001      	movs	r0, #1
 800080e:	fa00 f202 	lsl.w	r2, r0, r2
 8000812:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000816:	bf00      	nop
 8000818:	370c      	adds	r7, #12
 800081a:	46bd      	mov	sp, r7
 800081c:	bc80      	pop	{r7}
 800081e:	4770      	bx	lr
 8000820:	e000e100 	.word	0xe000e100

08000824 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000824:	b480      	push	{r7}
 8000826:	b083      	sub	sp, #12
 8000828:	af00      	add	r7, sp, #0
 800082a:	4603      	mov	r3, r0
 800082c:	6039      	str	r1, [r7, #0]
 800082e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000830:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000834:	2b00      	cmp	r3, #0
 8000836:	db0a      	blt.n	800084e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000838:	683b      	ldr	r3, [r7, #0]
 800083a:	b2da      	uxtb	r2, r3
 800083c:	490c      	ldr	r1, [pc, #48]	; (8000870 <__NVIC_SetPriority+0x4c>)
 800083e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000842:	0112      	lsls	r2, r2, #4
 8000844:	b2d2      	uxtb	r2, r2
 8000846:	440b      	add	r3, r1
 8000848:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800084c:	e00a      	b.n	8000864 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800084e:	683b      	ldr	r3, [r7, #0]
 8000850:	b2da      	uxtb	r2, r3
 8000852:	4908      	ldr	r1, [pc, #32]	; (8000874 <__NVIC_SetPriority+0x50>)
 8000854:	79fb      	ldrb	r3, [r7, #7]
 8000856:	f003 030f 	and.w	r3, r3, #15
 800085a:	3b04      	subs	r3, #4
 800085c:	0112      	lsls	r2, r2, #4
 800085e:	b2d2      	uxtb	r2, r2
 8000860:	440b      	add	r3, r1
 8000862:	761a      	strb	r2, [r3, #24]
}
 8000864:	bf00      	nop
 8000866:	370c      	adds	r7, #12
 8000868:	46bd      	mov	sp, r7
 800086a:	bc80      	pop	{r7}
 800086c:	4770      	bx	lr
 800086e:	bf00      	nop
 8000870:	e000e100 	.word	0xe000e100
 8000874:	e000ed00 	.word	0xe000ed00

08000878 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000878:	b480      	push	{r7}
 800087a:	b089      	sub	sp, #36	; 0x24
 800087c:	af00      	add	r7, sp, #0
 800087e:	60f8      	str	r0, [r7, #12]
 8000880:	60b9      	str	r1, [r7, #8]
 8000882:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	f003 0307 	and.w	r3, r3, #7
 800088a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800088c:	69fb      	ldr	r3, [r7, #28]
 800088e:	f1c3 0307 	rsb	r3, r3, #7
 8000892:	2b04      	cmp	r3, #4
 8000894:	bf28      	it	cs
 8000896:	2304      	movcs	r3, #4
 8000898:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800089a:	69fb      	ldr	r3, [r7, #28]
 800089c:	3304      	adds	r3, #4
 800089e:	2b06      	cmp	r3, #6
 80008a0:	d902      	bls.n	80008a8 <NVIC_EncodePriority+0x30>
 80008a2:	69fb      	ldr	r3, [r7, #28]
 80008a4:	3b03      	subs	r3, #3
 80008a6:	e000      	b.n	80008aa <NVIC_EncodePriority+0x32>
 80008a8:	2300      	movs	r3, #0
 80008aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008ac:	f04f 32ff 	mov.w	r2, #4294967295
 80008b0:	69bb      	ldr	r3, [r7, #24]
 80008b2:	fa02 f303 	lsl.w	r3, r2, r3
 80008b6:	43da      	mvns	r2, r3
 80008b8:	68bb      	ldr	r3, [r7, #8]
 80008ba:	401a      	ands	r2, r3
 80008bc:	697b      	ldr	r3, [r7, #20]
 80008be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008c0:	f04f 31ff 	mov.w	r1, #4294967295
 80008c4:	697b      	ldr	r3, [r7, #20]
 80008c6:	fa01 f303 	lsl.w	r3, r1, r3
 80008ca:	43d9      	mvns	r1, r3
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008d0:	4313      	orrs	r3, r2
         );
}
 80008d2:	4618      	mov	r0, r3
 80008d4:	3724      	adds	r7, #36	; 0x24
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bc80      	pop	{r7}
 80008da:	4770      	bx	lr

080008dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b082      	sub	sp, #8
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	3b01      	subs	r3, #1
 80008e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80008ec:	d301      	bcc.n	80008f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008ee:	2301      	movs	r3, #1
 80008f0:	e00f      	b.n	8000912 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008f2:	4a0a      	ldr	r2, [pc, #40]	; (800091c <SysTick_Config+0x40>)
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	3b01      	subs	r3, #1
 80008f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008fa:	210f      	movs	r1, #15
 80008fc:	f04f 30ff 	mov.w	r0, #4294967295
 8000900:	f7ff ff90 	bl	8000824 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000904:	4b05      	ldr	r3, [pc, #20]	; (800091c <SysTick_Config+0x40>)
 8000906:	2200      	movs	r2, #0
 8000908:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800090a:	4b04      	ldr	r3, [pc, #16]	; (800091c <SysTick_Config+0x40>)
 800090c:	2207      	movs	r2, #7
 800090e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000910:	2300      	movs	r3, #0
}
 8000912:	4618      	mov	r0, r3
 8000914:	3708      	adds	r7, #8
 8000916:	46bd      	mov	sp, r7
 8000918:	bd80      	pop	{r7, pc}
 800091a:	bf00      	nop
 800091c:	e000e010 	.word	0xe000e010

08000920 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b082      	sub	sp, #8
 8000924:	af00      	add	r7, sp, #0
 8000926:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000928:	6878      	ldr	r0, [r7, #4]
 800092a:	f7ff ff2d 	bl	8000788 <__NVIC_SetPriorityGrouping>
}
 800092e:	bf00      	nop
 8000930:	3708      	adds	r7, #8
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}

08000936 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000936:	b580      	push	{r7, lr}
 8000938:	b086      	sub	sp, #24
 800093a:	af00      	add	r7, sp, #0
 800093c:	4603      	mov	r3, r0
 800093e:	60b9      	str	r1, [r7, #8]
 8000940:	607a      	str	r2, [r7, #4]
 8000942:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000944:	2300      	movs	r3, #0
 8000946:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000948:	f7ff ff42 	bl	80007d0 <__NVIC_GetPriorityGrouping>
 800094c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800094e:	687a      	ldr	r2, [r7, #4]
 8000950:	68b9      	ldr	r1, [r7, #8]
 8000952:	6978      	ldr	r0, [r7, #20]
 8000954:	f7ff ff90 	bl	8000878 <NVIC_EncodePriority>
 8000958:	4602      	mov	r2, r0
 800095a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800095e:	4611      	mov	r1, r2
 8000960:	4618      	mov	r0, r3
 8000962:	f7ff ff5f 	bl	8000824 <__NVIC_SetPriority>
}
 8000966:	bf00      	nop
 8000968:	3718      	adds	r7, #24
 800096a:	46bd      	mov	sp, r7
 800096c:	bd80      	pop	{r7, pc}

0800096e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800096e:	b580      	push	{r7, lr}
 8000970:	b082      	sub	sp, #8
 8000972:	af00      	add	r7, sp, #0
 8000974:	4603      	mov	r3, r0
 8000976:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000978:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800097c:	4618      	mov	r0, r3
 800097e:	f7ff ff35 	bl	80007ec <__NVIC_EnableIRQ>
}
 8000982:	bf00      	nop
 8000984:	3708      	adds	r7, #8
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}

0800098a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800098a:	b580      	push	{r7, lr}
 800098c:	b082      	sub	sp, #8
 800098e:	af00      	add	r7, sp, #0
 8000990:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000992:	6878      	ldr	r0, [r7, #4]
 8000994:	f7ff ffa2 	bl	80008dc <SysTick_Config>
 8000998:	4603      	mov	r3, r0
}
 800099a:	4618      	mov	r0, r3
 800099c:	3708      	adds	r7, #8
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}
	...

080009a4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80009a4:	b480      	push	{r7}
 80009a6:	b085      	sub	sp, #20
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80009ac:	2300      	movs	r3, #0
 80009ae:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d101      	bne.n	80009ba <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80009b6:	2301      	movs	r3, #1
 80009b8:	e043      	b.n	8000a42 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	461a      	mov	r2, r3
 80009c0:	4b22      	ldr	r3, [pc, #136]	; (8000a4c <HAL_DMA_Init+0xa8>)
 80009c2:	4413      	add	r3, r2
 80009c4:	4a22      	ldr	r2, [pc, #136]	; (8000a50 <HAL_DMA_Init+0xac>)
 80009c6:	fba2 2303 	umull	r2, r3, r2, r3
 80009ca:	091b      	lsrs	r3, r3, #4
 80009cc:	009a      	lsls	r2, r3, #2
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	4a1f      	ldr	r2, [pc, #124]	; (8000a54 <HAL_DMA_Init+0xb0>)
 80009d6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	2202      	movs	r2, #2
 80009dc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80009ee:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80009f2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80009fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	68db      	ldr	r3, [r3, #12]
 8000a02:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000a08:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	695b      	ldr	r3, [r3, #20]
 8000a0e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000a14:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	69db      	ldr	r3, [r3, #28]
 8000a1a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000a1c:	68fa      	ldr	r2, [r7, #12]
 8000a1e:	4313      	orrs	r3, r2
 8000a20:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	68fa      	ldr	r2, [r7, #12]
 8000a28:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	2201      	movs	r2, #1
 8000a34:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8000a40:	2300      	movs	r3, #0
}
 8000a42:	4618      	mov	r0, r3
 8000a44:	3714      	adds	r7, #20
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bc80      	pop	{r7}
 8000a4a:	4770      	bx	lr
 8000a4c:	bffdfff8 	.word	0xbffdfff8
 8000a50:	cccccccd 	.word	0xcccccccd
 8000a54:	40020000 	.word	0x40020000

08000a58 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b086      	sub	sp, #24
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	60f8      	str	r0, [r7, #12]
 8000a60:	60b9      	str	r1, [r7, #8]
 8000a62:	607a      	str	r2, [r7, #4]
 8000a64:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000a66:	2300      	movs	r3, #0
 8000a68:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000a6a:	68fb      	ldr	r3, [r7, #12]
 8000a6c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000a70:	2b01      	cmp	r3, #1
 8000a72:	d101      	bne.n	8000a78 <HAL_DMA_Start_IT+0x20>
 8000a74:	2302      	movs	r3, #2
 8000a76:	e04a      	b.n	8000b0e <HAL_DMA_Start_IT+0xb6>
 8000a78:	68fb      	ldr	r3, [r7, #12]
 8000a7a:	2201      	movs	r2, #1
 8000a7c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000a80:	68fb      	ldr	r3, [r7, #12]
 8000a82:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000a86:	2b01      	cmp	r3, #1
 8000a88:	d13a      	bne.n	8000b00 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	2202      	movs	r2, #2
 8000a8e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000a92:	68fb      	ldr	r3, [r7, #12]
 8000a94:	2200      	movs	r2, #0
 8000a96:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000a98:	68fb      	ldr	r3, [r7, #12]
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	681a      	ldr	r2, [r3, #0]
 8000a9e:	68fb      	ldr	r3, [r7, #12]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	f022 0201 	bic.w	r2, r2, #1
 8000aa6:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000aa8:	683b      	ldr	r3, [r7, #0]
 8000aaa:	687a      	ldr	r2, [r7, #4]
 8000aac:	68b9      	ldr	r1, [r7, #8]
 8000aae:	68f8      	ldr	r0, [r7, #12]
 8000ab0:	f000 f9e8 	bl	8000e84 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d008      	beq.n	8000ace <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000abc:	68fb      	ldr	r3, [r7, #12]
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	681a      	ldr	r2, [r3, #0]
 8000ac2:	68fb      	ldr	r3, [r7, #12]
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	f042 020e 	orr.w	r2, r2, #14
 8000aca:	601a      	str	r2, [r3, #0]
 8000acc:	e00f      	b.n	8000aee <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000ace:	68fb      	ldr	r3, [r7, #12]
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	681a      	ldr	r2, [r3, #0]
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	f022 0204 	bic.w	r2, r2, #4
 8000adc:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000ade:	68fb      	ldr	r3, [r7, #12]
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	681a      	ldr	r2, [r3, #0]
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	f042 020a 	orr.w	r2, r2, #10
 8000aec:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000aee:	68fb      	ldr	r3, [r7, #12]
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	681a      	ldr	r2, [r3, #0]
 8000af4:	68fb      	ldr	r3, [r7, #12]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	f042 0201 	orr.w	r2, r2, #1
 8000afc:	601a      	str	r2, [r3, #0]
 8000afe:	e005      	b.n	8000b0c <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	2200      	movs	r2, #0
 8000b04:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8000b08:	2302      	movs	r3, #2
 8000b0a:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8000b0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8000b0e:	4618      	mov	r0, r3
 8000b10:	3718      	adds	r7, #24
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}

08000b16 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000b16:	b480      	push	{r7}
 8000b18:	b085      	sub	sp, #20
 8000b1a:	af00      	add	r7, sp, #0
 8000b1c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000b28:	2b02      	cmp	r3, #2
 8000b2a:	d008      	beq.n	8000b3e <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	2204      	movs	r2, #4
 8000b30:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	2200      	movs	r2, #0
 8000b36:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	e020      	b.n	8000b80 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	681a      	ldr	r2, [r3, #0]
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	f022 020e 	bic.w	r2, r2, #14
 8000b4c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	681a      	ldr	r2, [r3, #0]
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	f022 0201 	bic.w	r2, r2, #1
 8000b5c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000b66:	2101      	movs	r1, #1
 8000b68:	fa01 f202 	lsl.w	r2, r1, r2
 8000b6c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	2201      	movs	r2, #1
 8000b72:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	2200      	movs	r2, #0
 8000b7a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000b7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b80:	4618      	mov	r0, r3
 8000b82:	3714      	adds	r7, #20
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bc80      	pop	{r7}
 8000b88:	4770      	bx	lr
	...

08000b8c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b084      	sub	sp, #16
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000b94:	2300      	movs	r3, #0
 8000b96:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000b9e:	2b02      	cmp	r3, #2
 8000ba0:	d005      	beq.n	8000bae <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	2204      	movs	r2, #4
 8000ba6:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000ba8:	2301      	movs	r3, #1
 8000baa:	73fb      	strb	r3, [r7, #15]
 8000bac:	e051      	b.n	8000c52 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	681a      	ldr	r2, [r3, #0]
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	f022 020e 	bic.w	r2, r2, #14
 8000bbc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	681a      	ldr	r2, [r3, #0]
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	f022 0201 	bic.w	r2, r2, #1
 8000bcc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	4a22      	ldr	r2, [pc, #136]	; (8000c5c <HAL_DMA_Abort_IT+0xd0>)
 8000bd4:	4293      	cmp	r3, r2
 8000bd6:	d029      	beq.n	8000c2c <HAL_DMA_Abort_IT+0xa0>
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	4a20      	ldr	r2, [pc, #128]	; (8000c60 <HAL_DMA_Abort_IT+0xd4>)
 8000bde:	4293      	cmp	r3, r2
 8000be0:	d022      	beq.n	8000c28 <HAL_DMA_Abort_IT+0x9c>
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	4a1f      	ldr	r2, [pc, #124]	; (8000c64 <HAL_DMA_Abort_IT+0xd8>)
 8000be8:	4293      	cmp	r3, r2
 8000bea:	d01a      	beq.n	8000c22 <HAL_DMA_Abort_IT+0x96>
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	4a1d      	ldr	r2, [pc, #116]	; (8000c68 <HAL_DMA_Abort_IT+0xdc>)
 8000bf2:	4293      	cmp	r3, r2
 8000bf4:	d012      	beq.n	8000c1c <HAL_DMA_Abort_IT+0x90>
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	4a1c      	ldr	r2, [pc, #112]	; (8000c6c <HAL_DMA_Abort_IT+0xe0>)
 8000bfc:	4293      	cmp	r3, r2
 8000bfe:	d00a      	beq.n	8000c16 <HAL_DMA_Abort_IT+0x8a>
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	4a1a      	ldr	r2, [pc, #104]	; (8000c70 <HAL_DMA_Abort_IT+0xe4>)
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d102      	bne.n	8000c10 <HAL_DMA_Abort_IT+0x84>
 8000c0a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000c0e:	e00e      	b.n	8000c2e <HAL_DMA_Abort_IT+0xa2>
 8000c10:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000c14:	e00b      	b.n	8000c2e <HAL_DMA_Abort_IT+0xa2>
 8000c16:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c1a:	e008      	b.n	8000c2e <HAL_DMA_Abort_IT+0xa2>
 8000c1c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c20:	e005      	b.n	8000c2e <HAL_DMA_Abort_IT+0xa2>
 8000c22:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c26:	e002      	b.n	8000c2e <HAL_DMA_Abort_IT+0xa2>
 8000c28:	2310      	movs	r3, #16
 8000c2a:	e000      	b.n	8000c2e <HAL_DMA_Abort_IT+0xa2>
 8000c2c:	2301      	movs	r3, #1
 8000c2e:	4a11      	ldr	r2, [pc, #68]	; (8000c74 <HAL_DMA_Abort_IT+0xe8>)
 8000c30:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	2201      	movs	r2, #1
 8000c36:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d003      	beq.n	8000c52 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c4e:	6878      	ldr	r0, [r7, #4]
 8000c50:	4798      	blx	r3
    } 
  }
  return status;
 8000c52:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c54:	4618      	mov	r0, r3
 8000c56:	3710      	adds	r7, #16
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd80      	pop	{r7, pc}
 8000c5c:	40020008 	.word	0x40020008
 8000c60:	4002001c 	.word	0x4002001c
 8000c64:	40020030 	.word	0x40020030
 8000c68:	40020044 	.word	0x40020044
 8000c6c:	40020058 	.word	0x40020058
 8000c70:	4002006c 	.word	0x4002006c
 8000c74:	40020000 	.word	0x40020000

08000c78 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b084      	sub	sp, #16
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c94:	2204      	movs	r2, #4
 8000c96:	409a      	lsls	r2, r3
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	4013      	ands	r3, r2
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d04f      	beq.n	8000d40 <HAL_DMA_IRQHandler+0xc8>
 8000ca0:	68bb      	ldr	r3, [r7, #8]
 8000ca2:	f003 0304 	and.w	r3, r3, #4
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d04a      	beq.n	8000d40 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	f003 0320 	and.w	r3, r3, #32
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d107      	bne.n	8000cc8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	681a      	ldr	r2, [r3, #0]
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	f022 0204 	bic.w	r2, r2, #4
 8000cc6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	4a66      	ldr	r2, [pc, #408]	; (8000e68 <HAL_DMA_IRQHandler+0x1f0>)
 8000cce:	4293      	cmp	r3, r2
 8000cd0:	d029      	beq.n	8000d26 <HAL_DMA_IRQHandler+0xae>
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	4a65      	ldr	r2, [pc, #404]	; (8000e6c <HAL_DMA_IRQHandler+0x1f4>)
 8000cd8:	4293      	cmp	r3, r2
 8000cda:	d022      	beq.n	8000d22 <HAL_DMA_IRQHandler+0xaa>
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	4a63      	ldr	r2, [pc, #396]	; (8000e70 <HAL_DMA_IRQHandler+0x1f8>)
 8000ce2:	4293      	cmp	r3, r2
 8000ce4:	d01a      	beq.n	8000d1c <HAL_DMA_IRQHandler+0xa4>
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	4a62      	ldr	r2, [pc, #392]	; (8000e74 <HAL_DMA_IRQHandler+0x1fc>)
 8000cec:	4293      	cmp	r3, r2
 8000cee:	d012      	beq.n	8000d16 <HAL_DMA_IRQHandler+0x9e>
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	4a60      	ldr	r2, [pc, #384]	; (8000e78 <HAL_DMA_IRQHandler+0x200>)
 8000cf6:	4293      	cmp	r3, r2
 8000cf8:	d00a      	beq.n	8000d10 <HAL_DMA_IRQHandler+0x98>
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	4a5f      	ldr	r2, [pc, #380]	; (8000e7c <HAL_DMA_IRQHandler+0x204>)
 8000d00:	4293      	cmp	r3, r2
 8000d02:	d102      	bne.n	8000d0a <HAL_DMA_IRQHandler+0x92>
 8000d04:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000d08:	e00e      	b.n	8000d28 <HAL_DMA_IRQHandler+0xb0>
 8000d0a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8000d0e:	e00b      	b.n	8000d28 <HAL_DMA_IRQHandler+0xb0>
 8000d10:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000d14:	e008      	b.n	8000d28 <HAL_DMA_IRQHandler+0xb0>
 8000d16:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000d1a:	e005      	b.n	8000d28 <HAL_DMA_IRQHandler+0xb0>
 8000d1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d20:	e002      	b.n	8000d28 <HAL_DMA_IRQHandler+0xb0>
 8000d22:	2340      	movs	r3, #64	; 0x40
 8000d24:	e000      	b.n	8000d28 <HAL_DMA_IRQHandler+0xb0>
 8000d26:	2304      	movs	r3, #4
 8000d28:	4a55      	ldr	r2, [pc, #340]	; (8000e80 <HAL_DMA_IRQHandler+0x208>)
 8000d2a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	f000 8094 	beq.w	8000e5e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d3a:	6878      	ldr	r0, [r7, #4]
 8000d3c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8000d3e:	e08e      	b.n	8000e5e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d44:	2202      	movs	r2, #2
 8000d46:	409a      	lsls	r2, r3
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	4013      	ands	r3, r2
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d056      	beq.n	8000dfe <HAL_DMA_IRQHandler+0x186>
 8000d50:	68bb      	ldr	r3, [r7, #8]
 8000d52:	f003 0302 	and.w	r3, r3, #2
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d051      	beq.n	8000dfe <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	f003 0320 	and.w	r3, r3, #32
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d10b      	bne.n	8000d80 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	681a      	ldr	r2, [r3, #0]
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	f022 020a 	bic.w	r2, r2, #10
 8000d76:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	2201      	movs	r2, #1
 8000d7c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	4a38      	ldr	r2, [pc, #224]	; (8000e68 <HAL_DMA_IRQHandler+0x1f0>)
 8000d86:	4293      	cmp	r3, r2
 8000d88:	d029      	beq.n	8000dde <HAL_DMA_IRQHandler+0x166>
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	4a37      	ldr	r2, [pc, #220]	; (8000e6c <HAL_DMA_IRQHandler+0x1f4>)
 8000d90:	4293      	cmp	r3, r2
 8000d92:	d022      	beq.n	8000dda <HAL_DMA_IRQHandler+0x162>
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	4a35      	ldr	r2, [pc, #212]	; (8000e70 <HAL_DMA_IRQHandler+0x1f8>)
 8000d9a:	4293      	cmp	r3, r2
 8000d9c:	d01a      	beq.n	8000dd4 <HAL_DMA_IRQHandler+0x15c>
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	4a34      	ldr	r2, [pc, #208]	; (8000e74 <HAL_DMA_IRQHandler+0x1fc>)
 8000da4:	4293      	cmp	r3, r2
 8000da6:	d012      	beq.n	8000dce <HAL_DMA_IRQHandler+0x156>
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	4a32      	ldr	r2, [pc, #200]	; (8000e78 <HAL_DMA_IRQHandler+0x200>)
 8000dae:	4293      	cmp	r3, r2
 8000db0:	d00a      	beq.n	8000dc8 <HAL_DMA_IRQHandler+0x150>
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	4a31      	ldr	r2, [pc, #196]	; (8000e7c <HAL_DMA_IRQHandler+0x204>)
 8000db8:	4293      	cmp	r3, r2
 8000dba:	d102      	bne.n	8000dc2 <HAL_DMA_IRQHandler+0x14a>
 8000dbc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8000dc0:	e00e      	b.n	8000de0 <HAL_DMA_IRQHandler+0x168>
 8000dc2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000dc6:	e00b      	b.n	8000de0 <HAL_DMA_IRQHandler+0x168>
 8000dc8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000dcc:	e008      	b.n	8000de0 <HAL_DMA_IRQHandler+0x168>
 8000dce:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000dd2:	e005      	b.n	8000de0 <HAL_DMA_IRQHandler+0x168>
 8000dd4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000dd8:	e002      	b.n	8000de0 <HAL_DMA_IRQHandler+0x168>
 8000dda:	2320      	movs	r3, #32
 8000ddc:	e000      	b.n	8000de0 <HAL_DMA_IRQHandler+0x168>
 8000dde:	2302      	movs	r3, #2
 8000de0:	4a27      	ldr	r2, [pc, #156]	; (8000e80 <HAL_DMA_IRQHandler+0x208>)
 8000de2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	2200      	movs	r2, #0
 8000de8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d034      	beq.n	8000e5e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000df8:	6878      	ldr	r0, [r7, #4]
 8000dfa:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8000dfc:	e02f      	b.n	8000e5e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e02:	2208      	movs	r2, #8
 8000e04:	409a      	lsls	r2, r3
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	4013      	ands	r3, r2
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d028      	beq.n	8000e60 <HAL_DMA_IRQHandler+0x1e8>
 8000e0e:	68bb      	ldr	r3, [r7, #8]
 8000e10:	f003 0308 	and.w	r3, r3, #8
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d023      	beq.n	8000e60 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	681a      	ldr	r2, [r3, #0]
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	f022 020e 	bic.w	r2, r2, #14
 8000e26:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000e30:	2101      	movs	r1, #1
 8000e32:	fa01 f202 	lsl.w	r2, r1, r2
 8000e36:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	2201      	movs	r2, #1
 8000e3c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	2201      	movs	r2, #1
 8000e42:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	2200      	movs	r2, #0
 8000e4a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d004      	beq.n	8000e60 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e5a:	6878      	ldr	r0, [r7, #4]
 8000e5c:	4798      	blx	r3
    }
  }
  return;
 8000e5e:	bf00      	nop
 8000e60:	bf00      	nop
}
 8000e62:	3710      	adds	r7, #16
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	40020008 	.word	0x40020008
 8000e6c:	4002001c 	.word	0x4002001c
 8000e70:	40020030 	.word	0x40020030
 8000e74:	40020044 	.word	0x40020044
 8000e78:	40020058 	.word	0x40020058
 8000e7c:	4002006c 	.word	0x4002006c
 8000e80:	40020000 	.word	0x40020000

08000e84 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000e84:	b480      	push	{r7}
 8000e86:	b085      	sub	sp, #20
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	60f8      	str	r0, [r7, #12]
 8000e8c:	60b9      	str	r1, [r7, #8]
 8000e8e:	607a      	str	r2, [r7, #4]
 8000e90:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000e92:	68fb      	ldr	r3, [r7, #12]
 8000e94:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000e9a:	2101      	movs	r1, #1
 8000e9c:	fa01 f202 	lsl.w	r2, r1, r2
 8000ea0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000ea2:	68fb      	ldr	r3, [r7, #12]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	683a      	ldr	r2, [r7, #0]
 8000ea8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	685b      	ldr	r3, [r3, #4]
 8000eae:	2b10      	cmp	r3, #16
 8000eb0:	d108      	bne.n	8000ec4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	687a      	ldr	r2, [r7, #4]
 8000eb8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	68ba      	ldr	r2, [r7, #8]
 8000ec0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8000ec2:	e007      	b.n	8000ed4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	68ba      	ldr	r2, [r7, #8]
 8000eca:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	687a      	ldr	r2, [r7, #4]
 8000ed2:	60da      	str	r2, [r3, #12]
}
 8000ed4:	bf00      	nop
 8000ed6:	3714      	adds	r7, #20
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bc80      	pop	{r7}
 8000edc:	4770      	bx	lr
	...

08000ee0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	b08b      	sub	sp, #44	; 0x2c
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
 8000ee8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000eea:	2300      	movs	r3, #0
 8000eec:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ef2:	e169      	b.n	80011c8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8000efc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	69fa      	ldr	r2, [r7, #28]
 8000f04:	4013      	ands	r3, r2
 8000f06:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000f08:	69ba      	ldr	r2, [r7, #24]
 8000f0a:	69fb      	ldr	r3, [r7, #28]
 8000f0c:	429a      	cmp	r2, r3
 8000f0e:	f040 8158 	bne.w	80011c2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	685b      	ldr	r3, [r3, #4]
 8000f16:	4a9a      	ldr	r2, [pc, #616]	; (8001180 <HAL_GPIO_Init+0x2a0>)
 8000f18:	4293      	cmp	r3, r2
 8000f1a:	d05e      	beq.n	8000fda <HAL_GPIO_Init+0xfa>
 8000f1c:	4a98      	ldr	r2, [pc, #608]	; (8001180 <HAL_GPIO_Init+0x2a0>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d875      	bhi.n	800100e <HAL_GPIO_Init+0x12e>
 8000f22:	4a98      	ldr	r2, [pc, #608]	; (8001184 <HAL_GPIO_Init+0x2a4>)
 8000f24:	4293      	cmp	r3, r2
 8000f26:	d058      	beq.n	8000fda <HAL_GPIO_Init+0xfa>
 8000f28:	4a96      	ldr	r2, [pc, #600]	; (8001184 <HAL_GPIO_Init+0x2a4>)
 8000f2a:	4293      	cmp	r3, r2
 8000f2c:	d86f      	bhi.n	800100e <HAL_GPIO_Init+0x12e>
 8000f2e:	4a96      	ldr	r2, [pc, #600]	; (8001188 <HAL_GPIO_Init+0x2a8>)
 8000f30:	4293      	cmp	r3, r2
 8000f32:	d052      	beq.n	8000fda <HAL_GPIO_Init+0xfa>
 8000f34:	4a94      	ldr	r2, [pc, #592]	; (8001188 <HAL_GPIO_Init+0x2a8>)
 8000f36:	4293      	cmp	r3, r2
 8000f38:	d869      	bhi.n	800100e <HAL_GPIO_Init+0x12e>
 8000f3a:	4a94      	ldr	r2, [pc, #592]	; (800118c <HAL_GPIO_Init+0x2ac>)
 8000f3c:	4293      	cmp	r3, r2
 8000f3e:	d04c      	beq.n	8000fda <HAL_GPIO_Init+0xfa>
 8000f40:	4a92      	ldr	r2, [pc, #584]	; (800118c <HAL_GPIO_Init+0x2ac>)
 8000f42:	4293      	cmp	r3, r2
 8000f44:	d863      	bhi.n	800100e <HAL_GPIO_Init+0x12e>
 8000f46:	4a92      	ldr	r2, [pc, #584]	; (8001190 <HAL_GPIO_Init+0x2b0>)
 8000f48:	4293      	cmp	r3, r2
 8000f4a:	d046      	beq.n	8000fda <HAL_GPIO_Init+0xfa>
 8000f4c:	4a90      	ldr	r2, [pc, #576]	; (8001190 <HAL_GPIO_Init+0x2b0>)
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	d85d      	bhi.n	800100e <HAL_GPIO_Init+0x12e>
 8000f52:	2b12      	cmp	r3, #18
 8000f54:	d82a      	bhi.n	8000fac <HAL_GPIO_Init+0xcc>
 8000f56:	2b12      	cmp	r3, #18
 8000f58:	d859      	bhi.n	800100e <HAL_GPIO_Init+0x12e>
 8000f5a:	a201      	add	r2, pc, #4	; (adr r2, 8000f60 <HAL_GPIO_Init+0x80>)
 8000f5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f60:	08000fdb 	.word	0x08000fdb
 8000f64:	08000fb5 	.word	0x08000fb5
 8000f68:	08000fc7 	.word	0x08000fc7
 8000f6c:	08001009 	.word	0x08001009
 8000f70:	0800100f 	.word	0x0800100f
 8000f74:	0800100f 	.word	0x0800100f
 8000f78:	0800100f 	.word	0x0800100f
 8000f7c:	0800100f 	.word	0x0800100f
 8000f80:	0800100f 	.word	0x0800100f
 8000f84:	0800100f 	.word	0x0800100f
 8000f88:	0800100f 	.word	0x0800100f
 8000f8c:	0800100f 	.word	0x0800100f
 8000f90:	0800100f 	.word	0x0800100f
 8000f94:	0800100f 	.word	0x0800100f
 8000f98:	0800100f 	.word	0x0800100f
 8000f9c:	0800100f 	.word	0x0800100f
 8000fa0:	0800100f 	.word	0x0800100f
 8000fa4:	08000fbd 	.word	0x08000fbd
 8000fa8:	08000fd1 	.word	0x08000fd1
 8000fac:	4a79      	ldr	r2, [pc, #484]	; (8001194 <HAL_GPIO_Init+0x2b4>)
 8000fae:	4293      	cmp	r3, r2
 8000fb0:	d013      	beq.n	8000fda <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000fb2:	e02c      	b.n	800100e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	68db      	ldr	r3, [r3, #12]
 8000fb8:	623b      	str	r3, [r7, #32]
          break;
 8000fba:	e029      	b.n	8001010 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	68db      	ldr	r3, [r3, #12]
 8000fc0:	3304      	adds	r3, #4
 8000fc2:	623b      	str	r3, [r7, #32]
          break;
 8000fc4:	e024      	b.n	8001010 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	68db      	ldr	r3, [r3, #12]
 8000fca:	3308      	adds	r3, #8
 8000fcc:	623b      	str	r3, [r7, #32]
          break;
 8000fce:	e01f      	b.n	8001010 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	68db      	ldr	r3, [r3, #12]
 8000fd4:	330c      	adds	r3, #12
 8000fd6:	623b      	str	r3, [r7, #32]
          break;
 8000fd8:	e01a      	b.n	8001010 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	689b      	ldr	r3, [r3, #8]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d102      	bne.n	8000fe8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000fe2:	2304      	movs	r3, #4
 8000fe4:	623b      	str	r3, [r7, #32]
          break;
 8000fe6:	e013      	b.n	8001010 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	689b      	ldr	r3, [r3, #8]
 8000fec:	2b01      	cmp	r3, #1
 8000fee:	d105      	bne.n	8000ffc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ff0:	2308      	movs	r3, #8
 8000ff2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	69fa      	ldr	r2, [r7, #28]
 8000ff8:	611a      	str	r2, [r3, #16]
          break;
 8000ffa:	e009      	b.n	8001010 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ffc:	2308      	movs	r3, #8
 8000ffe:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	69fa      	ldr	r2, [r7, #28]
 8001004:	615a      	str	r2, [r3, #20]
          break;
 8001006:	e003      	b.n	8001010 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001008:	2300      	movs	r3, #0
 800100a:	623b      	str	r3, [r7, #32]
          break;
 800100c:	e000      	b.n	8001010 <HAL_GPIO_Init+0x130>
          break;
 800100e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001010:	69bb      	ldr	r3, [r7, #24]
 8001012:	2bff      	cmp	r3, #255	; 0xff
 8001014:	d801      	bhi.n	800101a <HAL_GPIO_Init+0x13a>
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	e001      	b.n	800101e <HAL_GPIO_Init+0x13e>
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	3304      	adds	r3, #4
 800101e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001020:	69bb      	ldr	r3, [r7, #24]
 8001022:	2bff      	cmp	r3, #255	; 0xff
 8001024:	d802      	bhi.n	800102c <HAL_GPIO_Init+0x14c>
 8001026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001028:	009b      	lsls	r3, r3, #2
 800102a:	e002      	b.n	8001032 <HAL_GPIO_Init+0x152>
 800102c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800102e:	3b08      	subs	r3, #8
 8001030:	009b      	lsls	r3, r3, #2
 8001032:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	681a      	ldr	r2, [r3, #0]
 8001038:	210f      	movs	r1, #15
 800103a:	693b      	ldr	r3, [r7, #16]
 800103c:	fa01 f303 	lsl.w	r3, r1, r3
 8001040:	43db      	mvns	r3, r3
 8001042:	401a      	ands	r2, r3
 8001044:	6a39      	ldr	r1, [r7, #32]
 8001046:	693b      	ldr	r3, [r7, #16]
 8001048:	fa01 f303 	lsl.w	r3, r1, r3
 800104c:	431a      	orrs	r2, r3
 800104e:	697b      	ldr	r3, [r7, #20]
 8001050:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001052:	683b      	ldr	r3, [r7, #0]
 8001054:	685b      	ldr	r3, [r3, #4]
 8001056:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800105a:	2b00      	cmp	r3, #0
 800105c:	f000 80b1 	beq.w	80011c2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001060:	4b4d      	ldr	r3, [pc, #308]	; (8001198 <HAL_GPIO_Init+0x2b8>)
 8001062:	699b      	ldr	r3, [r3, #24]
 8001064:	4a4c      	ldr	r2, [pc, #304]	; (8001198 <HAL_GPIO_Init+0x2b8>)
 8001066:	f043 0301 	orr.w	r3, r3, #1
 800106a:	6193      	str	r3, [r2, #24]
 800106c:	4b4a      	ldr	r3, [pc, #296]	; (8001198 <HAL_GPIO_Init+0x2b8>)
 800106e:	699b      	ldr	r3, [r3, #24]
 8001070:	f003 0301 	and.w	r3, r3, #1
 8001074:	60bb      	str	r3, [r7, #8]
 8001076:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001078:	4a48      	ldr	r2, [pc, #288]	; (800119c <HAL_GPIO_Init+0x2bc>)
 800107a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800107c:	089b      	lsrs	r3, r3, #2
 800107e:	3302      	adds	r3, #2
 8001080:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001084:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001088:	f003 0303 	and.w	r3, r3, #3
 800108c:	009b      	lsls	r3, r3, #2
 800108e:	220f      	movs	r2, #15
 8001090:	fa02 f303 	lsl.w	r3, r2, r3
 8001094:	43db      	mvns	r3, r3
 8001096:	68fa      	ldr	r2, [r7, #12]
 8001098:	4013      	ands	r3, r2
 800109a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	4a40      	ldr	r2, [pc, #256]	; (80011a0 <HAL_GPIO_Init+0x2c0>)
 80010a0:	4293      	cmp	r3, r2
 80010a2:	d013      	beq.n	80010cc <HAL_GPIO_Init+0x1ec>
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	4a3f      	ldr	r2, [pc, #252]	; (80011a4 <HAL_GPIO_Init+0x2c4>)
 80010a8:	4293      	cmp	r3, r2
 80010aa:	d00d      	beq.n	80010c8 <HAL_GPIO_Init+0x1e8>
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	4a3e      	ldr	r2, [pc, #248]	; (80011a8 <HAL_GPIO_Init+0x2c8>)
 80010b0:	4293      	cmp	r3, r2
 80010b2:	d007      	beq.n	80010c4 <HAL_GPIO_Init+0x1e4>
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	4a3d      	ldr	r2, [pc, #244]	; (80011ac <HAL_GPIO_Init+0x2cc>)
 80010b8:	4293      	cmp	r3, r2
 80010ba:	d101      	bne.n	80010c0 <HAL_GPIO_Init+0x1e0>
 80010bc:	2303      	movs	r3, #3
 80010be:	e006      	b.n	80010ce <HAL_GPIO_Init+0x1ee>
 80010c0:	2304      	movs	r3, #4
 80010c2:	e004      	b.n	80010ce <HAL_GPIO_Init+0x1ee>
 80010c4:	2302      	movs	r3, #2
 80010c6:	e002      	b.n	80010ce <HAL_GPIO_Init+0x1ee>
 80010c8:	2301      	movs	r3, #1
 80010ca:	e000      	b.n	80010ce <HAL_GPIO_Init+0x1ee>
 80010cc:	2300      	movs	r3, #0
 80010ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80010d0:	f002 0203 	and.w	r2, r2, #3
 80010d4:	0092      	lsls	r2, r2, #2
 80010d6:	4093      	lsls	r3, r2
 80010d8:	68fa      	ldr	r2, [r7, #12]
 80010da:	4313      	orrs	r3, r2
 80010dc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80010de:	492f      	ldr	r1, [pc, #188]	; (800119c <HAL_GPIO_Init+0x2bc>)
 80010e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010e2:	089b      	lsrs	r3, r3, #2
 80010e4:	3302      	adds	r3, #2
 80010e6:	68fa      	ldr	r2, [r7, #12]
 80010e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d006      	beq.n	8001106 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80010f8:	4b2d      	ldr	r3, [pc, #180]	; (80011b0 <HAL_GPIO_Init+0x2d0>)
 80010fa:	681a      	ldr	r2, [r3, #0]
 80010fc:	492c      	ldr	r1, [pc, #176]	; (80011b0 <HAL_GPIO_Init+0x2d0>)
 80010fe:	69bb      	ldr	r3, [r7, #24]
 8001100:	4313      	orrs	r3, r2
 8001102:	600b      	str	r3, [r1, #0]
 8001104:	e006      	b.n	8001114 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001106:	4b2a      	ldr	r3, [pc, #168]	; (80011b0 <HAL_GPIO_Init+0x2d0>)
 8001108:	681a      	ldr	r2, [r3, #0]
 800110a:	69bb      	ldr	r3, [r7, #24]
 800110c:	43db      	mvns	r3, r3
 800110e:	4928      	ldr	r1, [pc, #160]	; (80011b0 <HAL_GPIO_Init+0x2d0>)
 8001110:	4013      	ands	r3, r2
 8001112:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	685b      	ldr	r3, [r3, #4]
 8001118:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800111c:	2b00      	cmp	r3, #0
 800111e:	d006      	beq.n	800112e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001120:	4b23      	ldr	r3, [pc, #140]	; (80011b0 <HAL_GPIO_Init+0x2d0>)
 8001122:	685a      	ldr	r2, [r3, #4]
 8001124:	4922      	ldr	r1, [pc, #136]	; (80011b0 <HAL_GPIO_Init+0x2d0>)
 8001126:	69bb      	ldr	r3, [r7, #24]
 8001128:	4313      	orrs	r3, r2
 800112a:	604b      	str	r3, [r1, #4]
 800112c:	e006      	b.n	800113c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800112e:	4b20      	ldr	r3, [pc, #128]	; (80011b0 <HAL_GPIO_Init+0x2d0>)
 8001130:	685a      	ldr	r2, [r3, #4]
 8001132:	69bb      	ldr	r3, [r7, #24]
 8001134:	43db      	mvns	r3, r3
 8001136:	491e      	ldr	r1, [pc, #120]	; (80011b0 <HAL_GPIO_Init+0x2d0>)
 8001138:	4013      	ands	r3, r2
 800113a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001144:	2b00      	cmp	r3, #0
 8001146:	d006      	beq.n	8001156 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001148:	4b19      	ldr	r3, [pc, #100]	; (80011b0 <HAL_GPIO_Init+0x2d0>)
 800114a:	689a      	ldr	r2, [r3, #8]
 800114c:	4918      	ldr	r1, [pc, #96]	; (80011b0 <HAL_GPIO_Init+0x2d0>)
 800114e:	69bb      	ldr	r3, [r7, #24]
 8001150:	4313      	orrs	r3, r2
 8001152:	608b      	str	r3, [r1, #8]
 8001154:	e006      	b.n	8001164 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001156:	4b16      	ldr	r3, [pc, #88]	; (80011b0 <HAL_GPIO_Init+0x2d0>)
 8001158:	689a      	ldr	r2, [r3, #8]
 800115a:	69bb      	ldr	r3, [r7, #24]
 800115c:	43db      	mvns	r3, r3
 800115e:	4914      	ldr	r1, [pc, #80]	; (80011b0 <HAL_GPIO_Init+0x2d0>)
 8001160:	4013      	ands	r3, r2
 8001162:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800116c:	2b00      	cmp	r3, #0
 800116e:	d021      	beq.n	80011b4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001170:	4b0f      	ldr	r3, [pc, #60]	; (80011b0 <HAL_GPIO_Init+0x2d0>)
 8001172:	68da      	ldr	r2, [r3, #12]
 8001174:	490e      	ldr	r1, [pc, #56]	; (80011b0 <HAL_GPIO_Init+0x2d0>)
 8001176:	69bb      	ldr	r3, [r7, #24]
 8001178:	4313      	orrs	r3, r2
 800117a:	60cb      	str	r3, [r1, #12]
 800117c:	e021      	b.n	80011c2 <HAL_GPIO_Init+0x2e2>
 800117e:	bf00      	nop
 8001180:	10320000 	.word	0x10320000
 8001184:	10310000 	.word	0x10310000
 8001188:	10220000 	.word	0x10220000
 800118c:	10210000 	.word	0x10210000
 8001190:	10120000 	.word	0x10120000
 8001194:	10110000 	.word	0x10110000
 8001198:	40021000 	.word	0x40021000
 800119c:	40010000 	.word	0x40010000
 80011a0:	40010800 	.word	0x40010800
 80011a4:	40010c00 	.word	0x40010c00
 80011a8:	40011000 	.word	0x40011000
 80011ac:	40011400 	.word	0x40011400
 80011b0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80011b4:	4b0b      	ldr	r3, [pc, #44]	; (80011e4 <HAL_GPIO_Init+0x304>)
 80011b6:	68da      	ldr	r2, [r3, #12]
 80011b8:	69bb      	ldr	r3, [r7, #24]
 80011ba:	43db      	mvns	r3, r3
 80011bc:	4909      	ldr	r1, [pc, #36]	; (80011e4 <HAL_GPIO_Init+0x304>)
 80011be:	4013      	ands	r3, r2
 80011c0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80011c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011c4:	3301      	adds	r3, #1
 80011c6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	681a      	ldr	r2, [r3, #0]
 80011cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011ce:	fa22 f303 	lsr.w	r3, r2, r3
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	f47f ae8e 	bne.w	8000ef4 <HAL_GPIO_Init+0x14>
  }
}
 80011d8:	bf00      	nop
 80011da:	bf00      	nop
 80011dc:	372c      	adds	r7, #44	; 0x2c
 80011de:	46bd      	mov	sp, r7
 80011e0:	bc80      	pop	{r7}
 80011e2:	4770      	bx	lr
 80011e4:	40010400 	.word	0x40010400

080011e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011e8:	b480      	push	{r7}
 80011ea:	b083      	sub	sp, #12
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
 80011f0:	460b      	mov	r3, r1
 80011f2:	807b      	strh	r3, [r7, #2]
 80011f4:	4613      	mov	r3, r2
 80011f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80011f8:	787b      	ldrb	r3, [r7, #1]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d003      	beq.n	8001206 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80011fe:	887a      	ldrh	r2, [r7, #2]
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001204:	e003      	b.n	800120e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001206:	887b      	ldrh	r3, [r7, #2]
 8001208:	041a      	lsls	r2, r3, #16
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	611a      	str	r2, [r3, #16]
}
 800120e:	bf00      	nop
 8001210:	370c      	adds	r7, #12
 8001212:	46bd      	mov	sp, r7
 8001214:	bc80      	pop	{r7}
 8001216:	4770      	bx	lr

08001218 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001218:	b480      	push	{r7}
 800121a:	b085      	sub	sp, #20
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
 8001220:	460b      	mov	r3, r1
 8001222:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	68db      	ldr	r3, [r3, #12]
 8001228:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800122a:	887a      	ldrh	r2, [r7, #2]
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	4013      	ands	r3, r2
 8001230:	041a      	lsls	r2, r3, #16
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	43d9      	mvns	r1, r3
 8001236:	887b      	ldrh	r3, [r7, #2]
 8001238:	400b      	ands	r3, r1
 800123a:	431a      	orrs	r2, r3
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	611a      	str	r2, [r3, #16]
}
 8001240:	bf00      	nop
 8001242:	3714      	adds	r7, #20
 8001244:	46bd      	mov	sp, r7
 8001246:	bc80      	pop	{r7}
 8001248:	4770      	bx	lr
	...

0800124c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b086      	sub	sp, #24
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d101      	bne.n	800125e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800125a:	2301      	movs	r3, #1
 800125c:	e26c      	b.n	8001738 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	f003 0301 	and.w	r3, r3, #1
 8001266:	2b00      	cmp	r3, #0
 8001268:	f000 8087 	beq.w	800137a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800126c:	4b92      	ldr	r3, [pc, #584]	; (80014b8 <HAL_RCC_OscConfig+0x26c>)
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	f003 030c 	and.w	r3, r3, #12
 8001274:	2b04      	cmp	r3, #4
 8001276:	d00c      	beq.n	8001292 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001278:	4b8f      	ldr	r3, [pc, #572]	; (80014b8 <HAL_RCC_OscConfig+0x26c>)
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	f003 030c 	and.w	r3, r3, #12
 8001280:	2b08      	cmp	r3, #8
 8001282:	d112      	bne.n	80012aa <HAL_RCC_OscConfig+0x5e>
 8001284:	4b8c      	ldr	r3, [pc, #560]	; (80014b8 <HAL_RCC_OscConfig+0x26c>)
 8001286:	685b      	ldr	r3, [r3, #4]
 8001288:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800128c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001290:	d10b      	bne.n	80012aa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001292:	4b89      	ldr	r3, [pc, #548]	; (80014b8 <HAL_RCC_OscConfig+0x26c>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800129a:	2b00      	cmp	r3, #0
 800129c:	d06c      	beq.n	8001378 <HAL_RCC_OscConfig+0x12c>
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	685b      	ldr	r3, [r3, #4]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d168      	bne.n	8001378 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80012a6:	2301      	movs	r3, #1
 80012a8:	e246      	b.n	8001738 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	685b      	ldr	r3, [r3, #4]
 80012ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012b2:	d106      	bne.n	80012c2 <HAL_RCC_OscConfig+0x76>
 80012b4:	4b80      	ldr	r3, [pc, #512]	; (80014b8 <HAL_RCC_OscConfig+0x26c>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a7f      	ldr	r2, [pc, #508]	; (80014b8 <HAL_RCC_OscConfig+0x26c>)
 80012ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012be:	6013      	str	r3, [r2, #0]
 80012c0:	e02e      	b.n	8001320 <HAL_RCC_OscConfig+0xd4>
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d10c      	bne.n	80012e4 <HAL_RCC_OscConfig+0x98>
 80012ca:	4b7b      	ldr	r3, [pc, #492]	; (80014b8 <HAL_RCC_OscConfig+0x26c>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4a7a      	ldr	r2, [pc, #488]	; (80014b8 <HAL_RCC_OscConfig+0x26c>)
 80012d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012d4:	6013      	str	r3, [r2, #0]
 80012d6:	4b78      	ldr	r3, [pc, #480]	; (80014b8 <HAL_RCC_OscConfig+0x26c>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4a77      	ldr	r2, [pc, #476]	; (80014b8 <HAL_RCC_OscConfig+0x26c>)
 80012dc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012e0:	6013      	str	r3, [r2, #0]
 80012e2:	e01d      	b.n	8001320 <HAL_RCC_OscConfig+0xd4>
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80012ec:	d10c      	bne.n	8001308 <HAL_RCC_OscConfig+0xbc>
 80012ee:	4b72      	ldr	r3, [pc, #456]	; (80014b8 <HAL_RCC_OscConfig+0x26c>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4a71      	ldr	r2, [pc, #452]	; (80014b8 <HAL_RCC_OscConfig+0x26c>)
 80012f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012f8:	6013      	str	r3, [r2, #0]
 80012fa:	4b6f      	ldr	r3, [pc, #444]	; (80014b8 <HAL_RCC_OscConfig+0x26c>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	4a6e      	ldr	r2, [pc, #440]	; (80014b8 <HAL_RCC_OscConfig+0x26c>)
 8001300:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001304:	6013      	str	r3, [r2, #0]
 8001306:	e00b      	b.n	8001320 <HAL_RCC_OscConfig+0xd4>
 8001308:	4b6b      	ldr	r3, [pc, #428]	; (80014b8 <HAL_RCC_OscConfig+0x26c>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	4a6a      	ldr	r2, [pc, #424]	; (80014b8 <HAL_RCC_OscConfig+0x26c>)
 800130e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001312:	6013      	str	r3, [r2, #0]
 8001314:	4b68      	ldr	r3, [pc, #416]	; (80014b8 <HAL_RCC_OscConfig+0x26c>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4a67      	ldr	r2, [pc, #412]	; (80014b8 <HAL_RCC_OscConfig+0x26c>)
 800131a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800131e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	2b00      	cmp	r3, #0
 8001326:	d013      	beq.n	8001350 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001328:	f7ff fa00 	bl	800072c <HAL_GetTick>
 800132c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800132e:	e008      	b.n	8001342 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001330:	f7ff f9fc 	bl	800072c <HAL_GetTick>
 8001334:	4602      	mov	r2, r0
 8001336:	693b      	ldr	r3, [r7, #16]
 8001338:	1ad3      	subs	r3, r2, r3
 800133a:	2b64      	cmp	r3, #100	; 0x64
 800133c:	d901      	bls.n	8001342 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800133e:	2303      	movs	r3, #3
 8001340:	e1fa      	b.n	8001738 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001342:	4b5d      	ldr	r3, [pc, #372]	; (80014b8 <HAL_RCC_OscConfig+0x26c>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800134a:	2b00      	cmp	r3, #0
 800134c:	d0f0      	beq.n	8001330 <HAL_RCC_OscConfig+0xe4>
 800134e:	e014      	b.n	800137a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001350:	f7ff f9ec 	bl	800072c <HAL_GetTick>
 8001354:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001356:	e008      	b.n	800136a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001358:	f7ff f9e8 	bl	800072c <HAL_GetTick>
 800135c:	4602      	mov	r2, r0
 800135e:	693b      	ldr	r3, [r7, #16]
 8001360:	1ad3      	subs	r3, r2, r3
 8001362:	2b64      	cmp	r3, #100	; 0x64
 8001364:	d901      	bls.n	800136a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001366:	2303      	movs	r3, #3
 8001368:	e1e6      	b.n	8001738 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800136a:	4b53      	ldr	r3, [pc, #332]	; (80014b8 <HAL_RCC_OscConfig+0x26c>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001372:	2b00      	cmp	r3, #0
 8001374:	d1f0      	bne.n	8001358 <HAL_RCC_OscConfig+0x10c>
 8001376:	e000      	b.n	800137a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001378:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f003 0302 	and.w	r3, r3, #2
 8001382:	2b00      	cmp	r3, #0
 8001384:	d063      	beq.n	800144e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001386:	4b4c      	ldr	r3, [pc, #304]	; (80014b8 <HAL_RCC_OscConfig+0x26c>)
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	f003 030c 	and.w	r3, r3, #12
 800138e:	2b00      	cmp	r3, #0
 8001390:	d00b      	beq.n	80013aa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001392:	4b49      	ldr	r3, [pc, #292]	; (80014b8 <HAL_RCC_OscConfig+0x26c>)
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	f003 030c 	and.w	r3, r3, #12
 800139a:	2b08      	cmp	r3, #8
 800139c:	d11c      	bne.n	80013d8 <HAL_RCC_OscConfig+0x18c>
 800139e:	4b46      	ldr	r3, [pc, #280]	; (80014b8 <HAL_RCC_OscConfig+0x26c>)
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d116      	bne.n	80013d8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013aa:	4b43      	ldr	r3, [pc, #268]	; (80014b8 <HAL_RCC_OscConfig+0x26c>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f003 0302 	and.w	r3, r3, #2
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d005      	beq.n	80013c2 <HAL_RCC_OscConfig+0x176>
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	691b      	ldr	r3, [r3, #16]
 80013ba:	2b01      	cmp	r3, #1
 80013bc:	d001      	beq.n	80013c2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80013be:	2301      	movs	r3, #1
 80013c0:	e1ba      	b.n	8001738 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013c2:	4b3d      	ldr	r3, [pc, #244]	; (80014b8 <HAL_RCC_OscConfig+0x26c>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	695b      	ldr	r3, [r3, #20]
 80013ce:	00db      	lsls	r3, r3, #3
 80013d0:	4939      	ldr	r1, [pc, #228]	; (80014b8 <HAL_RCC_OscConfig+0x26c>)
 80013d2:	4313      	orrs	r3, r2
 80013d4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013d6:	e03a      	b.n	800144e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	691b      	ldr	r3, [r3, #16]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d020      	beq.n	8001422 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013e0:	4b36      	ldr	r3, [pc, #216]	; (80014bc <HAL_RCC_OscConfig+0x270>)
 80013e2:	2201      	movs	r2, #1
 80013e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013e6:	f7ff f9a1 	bl	800072c <HAL_GetTick>
 80013ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013ec:	e008      	b.n	8001400 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013ee:	f7ff f99d 	bl	800072c <HAL_GetTick>
 80013f2:	4602      	mov	r2, r0
 80013f4:	693b      	ldr	r3, [r7, #16]
 80013f6:	1ad3      	subs	r3, r2, r3
 80013f8:	2b02      	cmp	r3, #2
 80013fa:	d901      	bls.n	8001400 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80013fc:	2303      	movs	r3, #3
 80013fe:	e19b      	b.n	8001738 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001400:	4b2d      	ldr	r3, [pc, #180]	; (80014b8 <HAL_RCC_OscConfig+0x26c>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f003 0302 	and.w	r3, r3, #2
 8001408:	2b00      	cmp	r3, #0
 800140a:	d0f0      	beq.n	80013ee <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800140c:	4b2a      	ldr	r3, [pc, #168]	; (80014b8 <HAL_RCC_OscConfig+0x26c>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	695b      	ldr	r3, [r3, #20]
 8001418:	00db      	lsls	r3, r3, #3
 800141a:	4927      	ldr	r1, [pc, #156]	; (80014b8 <HAL_RCC_OscConfig+0x26c>)
 800141c:	4313      	orrs	r3, r2
 800141e:	600b      	str	r3, [r1, #0]
 8001420:	e015      	b.n	800144e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001422:	4b26      	ldr	r3, [pc, #152]	; (80014bc <HAL_RCC_OscConfig+0x270>)
 8001424:	2200      	movs	r2, #0
 8001426:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001428:	f7ff f980 	bl	800072c <HAL_GetTick>
 800142c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800142e:	e008      	b.n	8001442 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001430:	f7ff f97c 	bl	800072c <HAL_GetTick>
 8001434:	4602      	mov	r2, r0
 8001436:	693b      	ldr	r3, [r7, #16]
 8001438:	1ad3      	subs	r3, r2, r3
 800143a:	2b02      	cmp	r3, #2
 800143c:	d901      	bls.n	8001442 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800143e:	2303      	movs	r3, #3
 8001440:	e17a      	b.n	8001738 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001442:	4b1d      	ldr	r3, [pc, #116]	; (80014b8 <HAL_RCC_OscConfig+0x26c>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f003 0302 	and.w	r3, r3, #2
 800144a:	2b00      	cmp	r3, #0
 800144c:	d1f0      	bne.n	8001430 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f003 0308 	and.w	r3, r3, #8
 8001456:	2b00      	cmp	r3, #0
 8001458:	d03a      	beq.n	80014d0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	699b      	ldr	r3, [r3, #24]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d019      	beq.n	8001496 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001462:	4b17      	ldr	r3, [pc, #92]	; (80014c0 <HAL_RCC_OscConfig+0x274>)
 8001464:	2201      	movs	r2, #1
 8001466:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001468:	f7ff f960 	bl	800072c <HAL_GetTick>
 800146c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800146e:	e008      	b.n	8001482 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001470:	f7ff f95c 	bl	800072c <HAL_GetTick>
 8001474:	4602      	mov	r2, r0
 8001476:	693b      	ldr	r3, [r7, #16]
 8001478:	1ad3      	subs	r3, r2, r3
 800147a:	2b02      	cmp	r3, #2
 800147c:	d901      	bls.n	8001482 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800147e:	2303      	movs	r3, #3
 8001480:	e15a      	b.n	8001738 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001482:	4b0d      	ldr	r3, [pc, #52]	; (80014b8 <HAL_RCC_OscConfig+0x26c>)
 8001484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001486:	f003 0302 	and.w	r3, r3, #2
 800148a:	2b00      	cmp	r3, #0
 800148c:	d0f0      	beq.n	8001470 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800148e:	2001      	movs	r0, #1
 8001490:	f000 fad8 	bl	8001a44 <RCC_Delay>
 8001494:	e01c      	b.n	80014d0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001496:	4b0a      	ldr	r3, [pc, #40]	; (80014c0 <HAL_RCC_OscConfig+0x274>)
 8001498:	2200      	movs	r2, #0
 800149a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800149c:	f7ff f946 	bl	800072c <HAL_GetTick>
 80014a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014a2:	e00f      	b.n	80014c4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014a4:	f7ff f942 	bl	800072c <HAL_GetTick>
 80014a8:	4602      	mov	r2, r0
 80014aa:	693b      	ldr	r3, [r7, #16]
 80014ac:	1ad3      	subs	r3, r2, r3
 80014ae:	2b02      	cmp	r3, #2
 80014b0:	d908      	bls.n	80014c4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80014b2:	2303      	movs	r3, #3
 80014b4:	e140      	b.n	8001738 <HAL_RCC_OscConfig+0x4ec>
 80014b6:	bf00      	nop
 80014b8:	40021000 	.word	0x40021000
 80014bc:	42420000 	.word	0x42420000
 80014c0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014c4:	4b9e      	ldr	r3, [pc, #632]	; (8001740 <HAL_RCC_OscConfig+0x4f4>)
 80014c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014c8:	f003 0302 	and.w	r3, r3, #2
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d1e9      	bne.n	80014a4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f003 0304 	and.w	r3, r3, #4
 80014d8:	2b00      	cmp	r3, #0
 80014da:	f000 80a6 	beq.w	800162a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014de:	2300      	movs	r3, #0
 80014e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014e2:	4b97      	ldr	r3, [pc, #604]	; (8001740 <HAL_RCC_OscConfig+0x4f4>)
 80014e4:	69db      	ldr	r3, [r3, #28]
 80014e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d10d      	bne.n	800150a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014ee:	4b94      	ldr	r3, [pc, #592]	; (8001740 <HAL_RCC_OscConfig+0x4f4>)
 80014f0:	69db      	ldr	r3, [r3, #28]
 80014f2:	4a93      	ldr	r2, [pc, #588]	; (8001740 <HAL_RCC_OscConfig+0x4f4>)
 80014f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014f8:	61d3      	str	r3, [r2, #28]
 80014fa:	4b91      	ldr	r3, [pc, #580]	; (8001740 <HAL_RCC_OscConfig+0x4f4>)
 80014fc:	69db      	ldr	r3, [r3, #28]
 80014fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001502:	60bb      	str	r3, [r7, #8]
 8001504:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001506:	2301      	movs	r3, #1
 8001508:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800150a:	4b8e      	ldr	r3, [pc, #568]	; (8001744 <HAL_RCC_OscConfig+0x4f8>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001512:	2b00      	cmp	r3, #0
 8001514:	d118      	bne.n	8001548 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001516:	4b8b      	ldr	r3, [pc, #556]	; (8001744 <HAL_RCC_OscConfig+0x4f8>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4a8a      	ldr	r2, [pc, #552]	; (8001744 <HAL_RCC_OscConfig+0x4f8>)
 800151c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001520:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001522:	f7ff f903 	bl	800072c <HAL_GetTick>
 8001526:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001528:	e008      	b.n	800153c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800152a:	f7ff f8ff 	bl	800072c <HAL_GetTick>
 800152e:	4602      	mov	r2, r0
 8001530:	693b      	ldr	r3, [r7, #16]
 8001532:	1ad3      	subs	r3, r2, r3
 8001534:	2b64      	cmp	r3, #100	; 0x64
 8001536:	d901      	bls.n	800153c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001538:	2303      	movs	r3, #3
 800153a:	e0fd      	b.n	8001738 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800153c:	4b81      	ldr	r3, [pc, #516]	; (8001744 <HAL_RCC_OscConfig+0x4f8>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001544:	2b00      	cmp	r3, #0
 8001546:	d0f0      	beq.n	800152a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	68db      	ldr	r3, [r3, #12]
 800154c:	2b01      	cmp	r3, #1
 800154e:	d106      	bne.n	800155e <HAL_RCC_OscConfig+0x312>
 8001550:	4b7b      	ldr	r3, [pc, #492]	; (8001740 <HAL_RCC_OscConfig+0x4f4>)
 8001552:	6a1b      	ldr	r3, [r3, #32]
 8001554:	4a7a      	ldr	r2, [pc, #488]	; (8001740 <HAL_RCC_OscConfig+0x4f4>)
 8001556:	f043 0301 	orr.w	r3, r3, #1
 800155a:	6213      	str	r3, [r2, #32]
 800155c:	e02d      	b.n	80015ba <HAL_RCC_OscConfig+0x36e>
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	68db      	ldr	r3, [r3, #12]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d10c      	bne.n	8001580 <HAL_RCC_OscConfig+0x334>
 8001566:	4b76      	ldr	r3, [pc, #472]	; (8001740 <HAL_RCC_OscConfig+0x4f4>)
 8001568:	6a1b      	ldr	r3, [r3, #32]
 800156a:	4a75      	ldr	r2, [pc, #468]	; (8001740 <HAL_RCC_OscConfig+0x4f4>)
 800156c:	f023 0301 	bic.w	r3, r3, #1
 8001570:	6213      	str	r3, [r2, #32]
 8001572:	4b73      	ldr	r3, [pc, #460]	; (8001740 <HAL_RCC_OscConfig+0x4f4>)
 8001574:	6a1b      	ldr	r3, [r3, #32]
 8001576:	4a72      	ldr	r2, [pc, #456]	; (8001740 <HAL_RCC_OscConfig+0x4f4>)
 8001578:	f023 0304 	bic.w	r3, r3, #4
 800157c:	6213      	str	r3, [r2, #32]
 800157e:	e01c      	b.n	80015ba <HAL_RCC_OscConfig+0x36e>
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	68db      	ldr	r3, [r3, #12]
 8001584:	2b05      	cmp	r3, #5
 8001586:	d10c      	bne.n	80015a2 <HAL_RCC_OscConfig+0x356>
 8001588:	4b6d      	ldr	r3, [pc, #436]	; (8001740 <HAL_RCC_OscConfig+0x4f4>)
 800158a:	6a1b      	ldr	r3, [r3, #32]
 800158c:	4a6c      	ldr	r2, [pc, #432]	; (8001740 <HAL_RCC_OscConfig+0x4f4>)
 800158e:	f043 0304 	orr.w	r3, r3, #4
 8001592:	6213      	str	r3, [r2, #32]
 8001594:	4b6a      	ldr	r3, [pc, #424]	; (8001740 <HAL_RCC_OscConfig+0x4f4>)
 8001596:	6a1b      	ldr	r3, [r3, #32]
 8001598:	4a69      	ldr	r2, [pc, #420]	; (8001740 <HAL_RCC_OscConfig+0x4f4>)
 800159a:	f043 0301 	orr.w	r3, r3, #1
 800159e:	6213      	str	r3, [r2, #32]
 80015a0:	e00b      	b.n	80015ba <HAL_RCC_OscConfig+0x36e>
 80015a2:	4b67      	ldr	r3, [pc, #412]	; (8001740 <HAL_RCC_OscConfig+0x4f4>)
 80015a4:	6a1b      	ldr	r3, [r3, #32]
 80015a6:	4a66      	ldr	r2, [pc, #408]	; (8001740 <HAL_RCC_OscConfig+0x4f4>)
 80015a8:	f023 0301 	bic.w	r3, r3, #1
 80015ac:	6213      	str	r3, [r2, #32]
 80015ae:	4b64      	ldr	r3, [pc, #400]	; (8001740 <HAL_RCC_OscConfig+0x4f4>)
 80015b0:	6a1b      	ldr	r3, [r3, #32]
 80015b2:	4a63      	ldr	r2, [pc, #396]	; (8001740 <HAL_RCC_OscConfig+0x4f4>)
 80015b4:	f023 0304 	bic.w	r3, r3, #4
 80015b8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	68db      	ldr	r3, [r3, #12]
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d015      	beq.n	80015ee <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015c2:	f7ff f8b3 	bl	800072c <HAL_GetTick>
 80015c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015c8:	e00a      	b.n	80015e0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015ca:	f7ff f8af 	bl	800072c <HAL_GetTick>
 80015ce:	4602      	mov	r2, r0
 80015d0:	693b      	ldr	r3, [r7, #16]
 80015d2:	1ad3      	subs	r3, r2, r3
 80015d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80015d8:	4293      	cmp	r3, r2
 80015da:	d901      	bls.n	80015e0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80015dc:	2303      	movs	r3, #3
 80015de:	e0ab      	b.n	8001738 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015e0:	4b57      	ldr	r3, [pc, #348]	; (8001740 <HAL_RCC_OscConfig+0x4f4>)
 80015e2:	6a1b      	ldr	r3, [r3, #32]
 80015e4:	f003 0302 	and.w	r3, r3, #2
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d0ee      	beq.n	80015ca <HAL_RCC_OscConfig+0x37e>
 80015ec:	e014      	b.n	8001618 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015ee:	f7ff f89d 	bl	800072c <HAL_GetTick>
 80015f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015f4:	e00a      	b.n	800160c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015f6:	f7ff f899 	bl	800072c <HAL_GetTick>
 80015fa:	4602      	mov	r2, r0
 80015fc:	693b      	ldr	r3, [r7, #16]
 80015fe:	1ad3      	subs	r3, r2, r3
 8001600:	f241 3288 	movw	r2, #5000	; 0x1388
 8001604:	4293      	cmp	r3, r2
 8001606:	d901      	bls.n	800160c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001608:	2303      	movs	r3, #3
 800160a:	e095      	b.n	8001738 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800160c:	4b4c      	ldr	r3, [pc, #304]	; (8001740 <HAL_RCC_OscConfig+0x4f4>)
 800160e:	6a1b      	ldr	r3, [r3, #32]
 8001610:	f003 0302 	and.w	r3, r3, #2
 8001614:	2b00      	cmp	r3, #0
 8001616:	d1ee      	bne.n	80015f6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001618:	7dfb      	ldrb	r3, [r7, #23]
 800161a:	2b01      	cmp	r3, #1
 800161c:	d105      	bne.n	800162a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800161e:	4b48      	ldr	r3, [pc, #288]	; (8001740 <HAL_RCC_OscConfig+0x4f4>)
 8001620:	69db      	ldr	r3, [r3, #28]
 8001622:	4a47      	ldr	r2, [pc, #284]	; (8001740 <HAL_RCC_OscConfig+0x4f4>)
 8001624:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001628:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	69db      	ldr	r3, [r3, #28]
 800162e:	2b00      	cmp	r3, #0
 8001630:	f000 8081 	beq.w	8001736 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001634:	4b42      	ldr	r3, [pc, #264]	; (8001740 <HAL_RCC_OscConfig+0x4f4>)
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	f003 030c 	and.w	r3, r3, #12
 800163c:	2b08      	cmp	r3, #8
 800163e:	d061      	beq.n	8001704 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	69db      	ldr	r3, [r3, #28]
 8001644:	2b02      	cmp	r3, #2
 8001646:	d146      	bne.n	80016d6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001648:	4b3f      	ldr	r3, [pc, #252]	; (8001748 <HAL_RCC_OscConfig+0x4fc>)
 800164a:	2200      	movs	r2, #0
 800164c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800164e:	f7ff f86d 	bl	800072c <HAL_GetTick>
 8001652:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001654:	e008      	b.n	8001668 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001656:	f7ff f869 	bl	800072c <HAL_GetTick>
 800165a:	4602      	mov	r2, r0
 800165c:	693b      	ldr	r3, [r7, #16]
 800165e:	1ad3      	subs	r3, r2, r3
 8001660:	2b02      	cmp	r3, #2
 8001662:	d901      	bls.n	8001668 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001664:	2303      	movs	r3, #3
 8001666:	e067      	b.n	8001738 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001668:	4b35      	ldr	r3, [pc, #212]	; (8001740 <HAL_RCC_OscConfig+0x4f4>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001670:	2b00      	cmp	r3, #0
 8001672:	d1f0      	bne.n	8001656 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6a1b      	ldr	r3, [r3, #32]
 8001678:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800167c:	d108      	bne.n	8001690 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800167e:	4b30      	ldr	r3, [pc, #192]	; (8001740 <HAL_RCC_OscConfig+0x4f4>)
 8001680:	685b      	ldr	r3, [r3, #4]
 8001682:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	689b      	ldr	r3, [r3, #8]
 800168a:	492d      	ldr	r1, [pc, #180]	; (8001740 <HAL_RCC_OscConfig+0x4f4>)
 800168c:	4313      	orrs	r3, r2
 800168e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001690:	4b2b      	ldr	r3, [pc, #172]	; (8001740 <HAL_RCC_OscConfig+0x4f4>)
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6a19      	ldr	r1, [r3, #32]
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016a0:	430b      	orrs	r3, r1
 80016a2:	4927      	ldr	r1, [pc, #156]	; (8001740 <HAL_RCC_OscConfig+0x4f4>)
 80016a4:	4313      	orrs	r3, r2
 80016a6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016a8:	4b27      	ldr	r3, [pc, #156]	; (8001748 <HAL_RCC_OscConfig+0x4fc>)
 80016aa:	2201      	movs	r2, #1
 80016ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016ae:	f7ff f83d 	bl	800072c <HAL_GetTick>
 80016b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80016b4:	e008      	b.n	80016c8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016b6:	f7ff f839 	bl	800072c <HAL_GetTick>
 80016ba:	4602      	mov	r2, r0
 80016bc:	693b      	ldr	r3, [r7, #16]
 80016be:	1ad3      	subs	r3, r2, r3
 80016c0:	2b02      	cmp	r3, #2
 80016c2:	d901      	bls.n	80016c8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80016c4:	2303      	movs	r3, #3
 80016c6:	e037      	b.n	8001738 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80016c8:	4b1d      	ldr	r3, [pc, #116]	; (8001740 <HAL_RCC_OscConfig+0x4f4>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d0f0      	beq.n	80016b6 <HAL_RCC_OscConfig+0x46a>
 80016d4:	e02f      	b.n	8001736 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016d6:	4b1c      	ldr	r3, [pc, #112]	; (8001748 <HAL_RCC_OscConfig+0x4fc>)
 80016d8:	2200      	movs	r2, #0
 80016da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016dc:	f7ff f826 	bl	800072c <HAL_GetTick>
 80016e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016e2:	e008      	b.n	80016f6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016e4:	f7ff f822 	bl	800072c <HAL_GetTick>
 80016e8:	4602      	mov	r2, r0
 80016ea:	693b      	ldr	r3, [r7, #16]
 80016ec:	1ad3      	subs	r3, r2, r3
 80016ee:	2b02      	cmp	r3, #2
 80016f0:	d901      	bls.n	80016f6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80016f2:	2303      	movs	r3, #3
 80016f4:	e020      	b.n	8001738 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016f6:	4b12      	ldr	r3, [pc, #72]	; (8001740 <HAL_RCC_OscConfig+0x4f4>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d1f0      	bne.n	80016e4 <HAL_RCC_OscConfig+0x498>
 8001702:	e018      	b.n	8001736 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	69db      	ldr	r3, [r3, #28]
 8001708:	2b01      	cmp	r3, #1
 800170a:	d101      	bne.n	8001710 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800170c:	2301      	movs	r3, #1
 800170e:	e013      	b.n	8001738 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001710:	4b0b      	ldr	r3, [pc, #44]	; (8001740 <HAL_RCC_OscConfig+0x4f4>)
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6a1b      	ldr	r3, [r3, #32]
 8001720:	429a      	cmp	r2, r3
 8001722:	d106      	bne.n	8001732 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800172e:	429a      	cmp	r2, r3
 8001730:	d001      	beq.n	8001736 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001732:	2301      	movs	r3, #1
 8001734:	e000      	b.n	8001738 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001736:	2300      	movs	r3, #0
}
 8001738:	4618      	mov	r0, r3
 800173a:	3718      	adds	r7, #24
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	40021000 	.word	0x40021000
 8001744:	40007000 	.word	0x40007000
 8001748:	42420060 	.word	0x42420060

0800174c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b084      	sub	sp, #16
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
 8001754:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d101      	bne.n	8001760 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800175c:	2301      	movs	r3, #1
 800175e:	e0d0      	b.n	8001902 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001760:	4b6a      	ldr	r3, [pc, #424]	; (800190c <HAL_RCC_ClockConfig+0x1c0>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f003 0307 	and.w	r3, r3, #7
 8001768:	683a      	ldr	r2, [r7, #0]
 800176a:	429a      	cmp	r2, r3
 800176c:	d910      	bls.n	8001790 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800176e:	4b67      	ldr	r3, [pc, #412]	; (800190c <HAL_RCC_ClockConfig+0x1c0>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f023 0207 	bic.w	r2, r3, #7
 8001776:	4965      	ldr	r1, [pc, #404]	; (800190c <HAL_RCC_ClockConfig+0x1c0>)
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	4313      	orrs	r3, r2
 800177c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800177e:	4b63      	ldr	r3, [pc, #396]	; (800190c <HAL_RCC_ClockConfig+0x1c0>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f003 0307 	and.w	r3, r3, #7
 8001786:	683a      	ldr	r2, [r7, #0]
 8001788:	429a      	cmp	r2, r3
 800178a:	d001      	beq.n	8001790 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800178c:	2301      	movs	r3, #1
 800178e:	e0b8      	b.n	8001902 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f003 0302 	and.w	r3, r3, #2
 8001798:	2b00      	cmp	r3, #0
 800179a:	d020      	beq.n	80017de <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f003 0304 	and.w	r3, r3, #4
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d005      	beq.n	80017b4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017a8:	4b59      	ldr	r3, [pc, #356]	; (8001910 <HAL_RCC_ClockConfig+0x1c4>)
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	4a58      	ldr	r2, [pc, #352]	; (8001910 <HAL_RCC_ClockConfig+0x1c4>)
 80017ae:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80017b2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f003 0308 	and.w	r3, r3, #8
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d005      	beq.n	80017cc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017c0:	4b53      	ldr	r3, [pc, #332]	; (8001910 <HAL_RCC_ClockConfig+0x1c4>)
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	4a52      	ldr	r2, [pc, #328]	; (8001910 <HAL_RCC_ClockConfig+0x1c4>)
 80017c6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80017ca:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017cc:	4b50      	ldr	r3, [pc, #320]	; (8001910 <HAL_RCC_ClockConfig+0x1c4>)
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	689b      	ldr	r3, [r3, #8]
 80017d8:	494d      	ldr	r1, [pc, #308]	; (8001910 <HAL_RCC_ClockConfig+0x1c4>)
 80017da:	4313      	orrs	r3, r2
 80017dc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f003 0301 	and.w	r3, r3, #1
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d040      	beq.n	800186c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	685b      	ldr	r3, [r3, #4]
 80017ee:	2b01      	cmp	r3, #1
 80017f0:	d107      	bne.n	8001802 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017f2:	4b47      	ldr	r3, [pc, #284]	; (8001910 <HAL_RCC_ClockConfig+0x1c4>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d115      	bne.n	800182a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017fe:	2301      	movs	r3, #1
 8001800:	e07f      	b.n	8001902 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	2b02      	cmp	r3, #2
 8001808:	d107      	bne.n	800181a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800180a:	4b41      	ldr	r3, [pc, #260]	; (8001910 <HAL_RCC_ClockConfig+0x1c4>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001812:	2b00      	cmp	r3, #0
 8001814:	d109      	bne.n	800182a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001816:	2301      	movs	r3, #1
 8001818:	e073      	b.n	8001902 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800181a:	4b3d      	ldr	r3, [pc, #244]	; (8001910 <HAL_RCC_ClockConfig+0x1c4>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f003 0302 	and.w	r3, r3, #2
 8001822:	2b00      	cmp	r3, #0
 8001824:	d101      	bne.n	800182a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001826:	2301      	movs	r3, #1
 8001828:	e06b      	b.n	8001902 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800182a:	4b39      	ldr	r3, [pc, #228]	; (8001910 <HAL_RCC_ClockConfig+0x1c4>)
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	f023 0203 	bic.w	r2, r3, #3
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	4936      	ldr	r1, [pc, #216]	; (8001910 <HAL_RCC_ClockConfig+0x1c4>)
 8001838:	4313      	orrs	r3, r2
 800183a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800183c:	f7fe ff76 	bl	800072c <HAL_GetTick>
 8001840:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001842:	e00a      	b.n	800185a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001844:	f7fe ff72 	bl	800072c <HAL_GetTick>
 8001848:	4602      	mov	r2, r0
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	1ad3      	subs	r3, r2, r3
 800184e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001852:	4293      	cmp	r3, r2
 8001854:	d901      	bls.n	800185a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001856:	2303      	movs	r3, #3
 8001858:	e053      	b.n	8001902 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800185a:	4b2d      	ldr	r3, [pc, #180]	; (8001910 <HAL_RCC_ClockConfig+0x1c4>)
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	f003 020c 	and.w	r2, r3, #12
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	009b      	lsls	r3, r3, #2
 8001868:	429a      	cmp	r2, r3
 800186a:	d1eb      	bne.n	8001844 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800186c:	4b27      	ldr	r3, [pc, #156]	; (800190c <HAL_RCC_ClockConfig+0x1c0>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f003 0307 	and.w	r3, r3, #7
 8001874:	683a      	ldr	r2, [r7, #0]
 8001876:	429a      	cmp	r2, r3
 8001878:	d210      	bcs.n	800189c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800187a:	4b24      	ldr	r3, [pc, #144]	; (800190c <HAL_RCC_ClockConfig+0x1c0>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f023 0207 	bic.w	r2, r3, #7
 8001882:	4922      	ldr	r1, [pc, #136]	; (800190c <HAL_RCC_ClockConfig+0x1c0>)
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	4313      	orrs	r3, r2
 8001888:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800188a:	4b20      	ldr	r3, [pc, #128]	; (800190c <HAL_RCC_ClockConfig+0x1c0>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f003 0307 	and.w	r3, r3, #7
 8001892:	683a      	ldr	r2, [r7, #0]
 8001894:	429a      	cmp	r2, r3
 8001896:	d001      	beq.n	800189c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001898:	2301      	movs	r3, #1
 800189a:	e032      	b.n	8001902 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f003 0304 	and.w	r3, r3, #4
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d008      	beq.n	80018ba <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018a8:	4b19      	ldr	r3, [pc, #100]	; (8001910 <HAL_RCC_ClockConfig+0x1c4>)
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	68db      	ldr	r3, [r3, #12]
 80018b4:	4916      	ldr	r1, [pc, #88]	; (8001910 <HAL_RCC_ClockConfig+0x1c4>)
 80018b6:	4313      	orrs	r3, r2
 80018b8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f003 0308 	and.w	r3, r3, #8
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d009      	beq.n	80018da <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80018c6:	4b12      	ldr	r3, [pc, #72]	; (8001910 <HAL_RCC_ClockConfig+0x1c4>)
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	691b      	ldr	r3, [r3, #16]
 80018d2:	00db      	lsls	r3, r3, #3
 80018d4:	490e      	ldr	r1, [pc, #56]	; (8001910 <HAL_RCC_ClockConfig+0x1c4>)
 80018d6:	4313      	orrs	r3, r2
 80018d8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80018da:	f000 f821 	bl	8001920 <HAL_RCC_GetSysClockFreq>
 80018de:	4602      	mov	r2, r0
 80018e0:	4b0b      	ldr	r3, [pc, #44]	; (8001910 <HAL_RCC_ClockConfig+0x1c4>)
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	091b      	lsrs	r3, r3, #4
 80018e6:	f003 030f 	and.w	r3, r3, #15
 80018ea:	490a      	ldr	r1, [pc, #40]	; (8001914 <HAL_RCC_ClockConfig+0x1c8>)
 80018ec:	5ccb      	ldrb	r3, [r1, r3]
 80018ee:	fa22 f303 	lsr.w	r3, r2, r3
 80018f2:	4a09      	ldr	r2, [pc, #36]	; (8001918 <HAL_RCC_ClockConfig+0x1cc>)
 80018f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80018f6:	4b09      	ldr	r3, [pc, #36]	; (800191c <HAL_RCC_ClockConfig+0x1d0>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4618      	mov	r0, r3
 80018fc:	f7fe fed4 	bl	80006a8 <HAL_InitTick>

  return HAL_OK;
 8001900:	2300      	movs	r3, #0
}
 8001902:	4618      	mov	r0, r3
 8001904:	3710      	adds	r7, #16
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	40022000 	.word	0x40022000
 8001910:	40021000 	.word	0x40021000
 8001914:	08002f40 	.word	0x08002f40
 8001918:	20000000 	.word	0x20000000
 800191c:	20000004 	.word	0x20000004

08001920 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001920:	b490      	push	{r4, r7}
 8001922:	b08a      	sub	sp, #40	; 0x28
 8001924:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001926:	4b2a      	ldr	r3, [pc, #168]	; (80019d0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001928:	1d3c      	adds	r4, r7, #4
 800192a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800192c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001930:	f240 2301 	movw	r3, #513	; 0x201
 8001934:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001936:	2300      	movs	r3, #0
 8001938:	61fb      	str	r3, [r7, #28]
 800193a:	2300      	movs	r3, #0
 800193c:	61bb      	str	r3, [r7, #24]
 800193e:	2300      	movs	r3, #0
 8001940:	627b      	str	r3, [r7, #36]	; 0x24
 8001942:	2300      	movs	r3, #0
 8001944:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001946:	2300      	movs	r3, #0
 8001948:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800194a:	4b22      	ldr	r3, [pc, #136]	; (80019d4 <HAL_RCC_GetSysClockFreq+0xb4>)
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001950:	69fb      	ldr	r3, [r7, #28]
 8001952:	f003 030c 	and.w	r3, r3, #12
 8001956:	2b04      	cmp	r3, #4
 8001958:	d002      	beq.n	8001960 <HAL_RCC_GetSysClockFreq+0x40>
 800195a:	2b08      	cmp	r3, #8
 800195c:	d003      	beq.n	8001966 <HAL_RCC_GetSysClockFreq+0x46>
 800195e:	e02d      	b.n	80019bc <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001960:	4b1d      	ldr	r3, [pc, #116]	; (80019d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001962:	623b      	str	r3, [r7, #32]
      break;
 8001964:	e02d      	b.n	80019c2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001966:	69fb      	ldr	r3, [r7, #28]
 8001968:	0c9b      	lsrs	r3, r3, #18
 800196a:	f003 030f 	and.w	r3, r3, #15
 800196e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001972:	4413      	add	r3, r2
 8001974:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001978:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800197a:	69fb      	ldr	r3, [r7, #28]
 800197c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001980:	2b00      	cmp	r3, #0
 8001982:	d013      	beq.n	80019ac <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001984:	4b13      	ldr	r3, [pc, #76]	; (80019d4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001986:	685b      	ldr	r3, [r3, #4]
 8001988:	0c5b      	lsrs	r3, r3, #17
 800198a:	f003 0301 	and.w	r3, r3, #1
 800198e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001992:	4413      	add	r3, r2
 8001994:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001998:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800199a:	697b      	ldr	r3, [r7, #20]
 800199c:	4a0e      	ldr	r2, [pc, #56]	; (80019d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800199e:	fb02 f203 	mul.w	r2, r2, r3
 80019a2:	69bb      	ldr	r3, [r7, #24]
 80019a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80019a8:	627b      	str	r3, [r7, #36]	; 0x24
 80019aa:	e004      	b.n	80019b6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	4a0b      	ldr	r2, [pc, #44]	; (80019dc <HAL_RCC_GetSysClockFreq+0xbc>)
 80019b0:	fb02 f303 	mul.w	r3, r2, r3
 80019b4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80019b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019b8:	623b      	str	r3, [r7, #32]
      break;
 80019ba:	e002      	b.n	80019c2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80019bc:	4b06      	ldr	r3, [pc, #24]	; (80019d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80019be:	623b      	str	r3, [r7, #32]
      break;
 80019c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80019c2:	6a3b      	ldr	r3, [r7, #32]
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	3728      	adds	r7, #40	; 0x28
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bc90      	pop	{r4, r7}
 80019cc:	4770      	bx	lr
 80019ce:	bf00      	nop
 80019d0:	08002f30 	.word	0x08002f30
 80019d4:	40021000 	.word	0x40021000
 80019d8:	007a1200 	.word	0x007a1200
 80019dc:	003d0900 	.word	0x003d0900

080019e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80019e4:	4b02      	ldr	r3, [pc, #8]	; (80019f0 <HAL_RCC_GetHCLKFreq+0x10>)
 80019e6:	681b      	ldr	r3, [r3, #0]
}
 80019e8:	4618      	mov	r0, r3
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bc80      	pop	{r7}
 80019ee:	4770      	bx	lr
 80019f0:	20000000 	.word	0x20000000

080019f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80019f8:	f7ff fff2 	bl	80019e0 <HAL_RCC_GetHCLKFreq>
 80019fc:	4602      	mov	r2, r0
 80019fe:	4b05      	ldr	r3, [pc, #20]	; (8001a14 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	0a1b      	lsrs	r3, r3, #8
 8001a04:	f003 0307 	and.w	r3, r3, #7
 8001a08:	4903      	ldr	r1, [pc, #12]	; (8001a18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001a0a:	5ccb      	ldrb	r3, [r1, r3]
 8001a0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	40021000 	.word	0x40021000
 8001a18:	08002f50 	.word	0x08002f50

08001a1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001a20:	f7ff ffde 	bl	80019e0 <HAL_RCC_GetHCLKFreq>
 8001a24:	4602      	mov	r2, r0
 8001a26:	4b05      	ldr	r3, [pc, #20]	; (8001a3c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	0adb      	lsrs	r3, r3, #11
 8001a2c:	f003 0307 	and.w	r3, r3, #7
 8001a30:	4903      	ldr	r1, [pc, #12]	; (8001a40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001a32:	5ccb      	ldrb	r3, [r1, r3]
 8001a34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	40021000 	.word	0x40021000
 8001a40:	08002f50 	.word	0x08002f50

08001a44 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001a44:	b480      	push	{r7}
 8001a46:	b085      	sub	sp, #20
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001a4c:	4b0a      	ldr	r3, [pc, #40]	; (8001a78 <RCC_Delay+0x34>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4a0a      	ldr	r2, [pc, #40]	; (8001a7c <RCC_Delay+0x38>)
 8001a52:	fba2 2303 	umull	r2, r3, r2, r3
 8001a56:	0a5b      	lsrs	r3, r3, #9
 8001a58:	687a      	ldr	r2, [r7, #4]
 8001a5a:	fb02 f303 	mul.w	r3, r2, r3
 8001a5e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001a60:	bf00      	nop
  }
  while (Delay --);
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	1e5a      	subs	r2, r3, #1
 8001a66:	60fa      	str	r2, [r7, #12]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d1f9      	bne.n	8001a60 <RCC_Delay+0x1c>
}
 8001a6c:	bf00      	nop
 8001a6e:	bf00      	nop
 8001a70:	3714      	adds	r7, #20
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bc80      	pop	{r7}
 8001a76:	4770      	bx	lr
 8001a78:	20000000 	.word	0x20000000
 8001a7c:	10624dd3 	.word	0x10624dd3

08001a80 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d101      	bne.n	8001a92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	e03f      	b.n	8001b12 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001a98:	b2db      	uxtb	r3, r3
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d106      	bne.n	8001aac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001aa6:	6878      	ldr	r0, [r7, #4]
 8001aa8:	f7fe fccc 	bl	8000444 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2224      	movs	r2, #36	; 0x24
 8001ab0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	68da      	ldr	r2, [r3, #12]
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001ac2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001ac4:	6878      	ldr	r0, [r7, #4]
 8001ac6:	f000 fd1f 	bl	8002508 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	691a      	ldr	r2, [r3, #16]
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001ad8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	695a      	ldr	r2, [r3, #20]
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001ae8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	68da      	ldr	r2, [r3, #12]
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001af8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2200      	movs	r2, #0
 8001afe:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2220      	movs	r2, #32
 8001b04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2220      	movs	r2, #32
 8001b0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001b10:	2300      	movs	r3, #0
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	3708      	adds	r7, #8
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}

08001b1a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001b1a:	b580      	push	{r7, lr}
 8001b1c:	b08a      	sub	sp, #40	; 0x28
 8001b1e:	af02      	add	r7, sp, #8
 8001b20:	60f8      	str	r0, [r7, #12]
 8001b22:	60b9      	str	r1, [r7, #8]
 8001b24:	603b      	str	r3, [r7, #0]
 8001b26:	4613      	mov	r3, r2
 8001b28:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b34:	b2db      	uxtb	r3, r3
 8001b36:	2b20      	cmp	r3, #32
 8001b38:	d17c      	bne.n	8001c34 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001b3a:	68bb      	ldr	r3, [r7, #8]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d002      	beq.n	8001b46 <HAL_UART_Transmit+0x2c>
 8001b40:	88fb      	ldrh	r3, [r7, #6]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d101      	bne.n	8001b4a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
 8001b48:	e075      	b.n	8001c36 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	d101      	bne.n	8001b58 <HAL_UART_Transmit+0x3e>
 8001b54:	2302      	movs	r3, #2
 8001b56:	e06e      	b.n	8001c36 <HAL_UART_Transmit+0x11c>
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	2200      	movs	r2, #0
 8001b64:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	2221      	movs	r2, #33	; 0x21
 8001b6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001b6e:	f7fe fddd 	bl	800072c <HAL_GetTick>
 8001b72:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	88fa      	ldrh	r2, [r7, #6]
 8001b78:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	88fa      	ldrh	r2, [r7, #6]
 8001b7e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	689b      	ldr	r3, [r3, #8]
 8001b84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001b88:	d108      	bne.n	8001b9c <HAL_UART_Transmit+0x82>
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	691b      	ldr	r3, [r3, #16]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d104      	bne.n	8001b9c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001b92:	2300      	movs	r3, #0
 8001b94:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001b96:	68bb      	ldr	r3, [r7, #8]
 8001b98:	61bb      	str	r3, [r7, #24]
 8001b9a:	e003      	b.n	8001ba4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001b9c:	68bb      	ldr	r3, [r7, #8]
 8001b9e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001bac:	e02a      	b.n	8001c04 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	9300      	str	r3, [sp, #0]
 8001bb2:	697b      	ldr	r3, [r7, #20]
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	2180      	movs	r1, #128	; 0x80
 8001bb8:	68f8      	ldr	r0, [r7, #12]
 8001bba:	f000 faf5 	bl	80021a8 <UART_WaitOnFlagUntilTimeout>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d001      	beq.n	8001bc8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001bc4:	2303      	movs	r3, #3
 8001bc6:	e036      	b.n	8001c36 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001bc8:	69fb      	ldr	r3, [r7, #28]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d10b      	bne.n	8001be6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001bce:	69bb      	ldr	r3, [r7, #24]
 8001bd0:	881b      	ldrh	r3, [r3, #0]
 8001bd2:	461a      	mov	r2, r3
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001bdc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001bde:	69bb      	ldr	r3, [r7, #24]
 8001be0:	3302      	adds	r3, #2
 8001be2:	61bb      	str	r3, [r7, #24]
 8001be4:	e007      	b.n	8001bf6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001be6:	69fb      	ldr	r3, [r7, #28]
 8001be8:	781a      	ldrb	r2, [r3, #0]
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001bf0:	69fb      	ldr	r3, [r7, #28]
 8001bf2:	3301      	adds	r3, #1
 8001bf4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001bfa:	b29b      	uxth	r3, r3
 8001bfc:	3b01      	subs	r3, #1
 8001bfe:	b29a      	uxth	r2, r3
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001c08:	b29b      	uxth	r3, r3
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d1cf      	bne.n	8001bae <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	9300      	str	r3, [sp, #0]
 8001c12:	697b      	ldr	r3, [r7, #20]
 8001c14:	2200      	movs	r2, #0
 8001c16:	2140      	movs	r1, #64	; 0x40
 8001c18:	68f8      	ldr	r0, [r7, #12]
 8001c1a:	f000 fac5 	bl	80021a8 <UART_WaitOnFlagUntilTimeout>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d001      	beq.n	8001c28 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001c24:	2303      	movs	r3, #3
 8001c26:	e006      	b.n	8001c36 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	2220      	movs	r2, #32
 8001c2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001c30:	2300      	movs	r3, #0
 8001c32:	e000      	b.n	8001c36 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001c34:	2302      	movs	r3, #2
  }
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3720      	adds	r7, #32
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
	...

08001c40 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b086      	sub	sp, #24
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	60f8      	str	r0, [r7, #12]
 8001c48:	60b9      	str	r1, [r7, #8]
 8001c4a:	4613      	mov	r3, r2
 8001c4c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c54:	b2db      	uxtb	r3, r3
 8001c56:	2b20      	cmp	r3, #32
 8001c58:	d153      	bne.n	8001d02 <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 8001c5a:	68bb      	ldr	r3, [r7, #8]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d002      	beq.n	8001c66 <HAL_UART_Transmit_DMA+0x26>
 8001c60:	88fb      	ldrh	r3, [r7, #6]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d101      	bne.n	8001c6a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8001c66:	2301      	movs	r3, #1
 8001c68:	e04c      	b.n	8001d04 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c70:	2b01      	cmp	r3, #1
 8001c72:	d101      	bne.n	8001c78 <HAL_UART_Transmit_DMA+0x38>
 8001c74:	2302      	movs	r3, #2
 8001c76:	e045      	b.n	8001d04 <HAL_UART_Transmit_DMA+0xc4>
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8001c80:	68ba      	ldr	r2, [r7, #8]
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	88fa      	ldrh	r2, [r7, #6]
 8001c8a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	88fa      	ldrh	r2, [r7, #6]
 8001c90:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	2200      	movs	r2, #0
 8001c96:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	2221      	movs	r2, #33	; 0x21
 8001c9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ca4:	4a19      	ldr	r2, [pc, #100]	; (8001d0c <HAL_UART_Transmit_DMA+0xcc>)
 8001ca6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cac:	4a18      	ldr	r2, [pc, #96]	; (8001d10 <HAL_UART_Transmit_DMA+0xd0>)
 8001cae:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cb4:	4a17      	ldr	r2, [pc, #92]	; (8001d14 <HAL_UART_Transmit_DMA+0xd4>)
 8001cb6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (uint32_t *)&pData;
 8001cc0:	f107 0308 	add.w	r3, r7, #8
 8001cc4:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	6819      	ldr	r1, [r3, #0]
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	3304      	adds	r3, #4
 8001cd4:	461a      	mov	r2, r3
 8001cd6:	88fb      	ldrh	r3, [r7, #6]
 8001cd8:	f7fe febe 	bl	8000a58 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001ce4:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	2200      	movs	r2, #0
 8001cea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	695a      	ldr	r2, [r3, #20]
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001cfc:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	e000      	b.n	8001d04 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 8001d02:	2302      	movs	r3, #2
  }
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	3718      	adds	r7, #24
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	080020a7 	.word	0x080020a7
 8001d10:	080020f9 	.word	0x080020f9
 8001d14:	08002115 	.word	0x08002115

08001d18 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b08a      	sub	sp, #40	; 0x28
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	68db      	ldr	r3, [r3, #12]
 8001d2e:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	695b      	ldr	r3, [r3, #20]
 8001d36:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d42:	f003 030f 	and.w	r3, r3, #15
 8001d46:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8001d48:	69bb      	ldr	r3, [r7, #24]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d10d      	bne.n	8001d6a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d50:	f003 0320 	and.w	r3, r3, #32
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d008      	beq.n	8001d6a <HAL_UART_IRQHandler+0x52>
 8001d58:	6a3b      	ldr	r3, [r7, #32]
 8001d5a:	f003 0320 	and.w	r3, r3, #32
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d003      	beq.n	8001d6a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8001d62:	6878      	ldr	r0, [r7, #4]
 8001d64:	f000 fb26 	bl	80023b4 <UART_Receive_IT>
      return;
 8001d68:	e17b      	b.n	8002062 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001d6a:	69bb      	ldr	r3, [r7, #24]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	f000 80b1 	beq.w	8001ed4 <HAL_UART_IRQHandler+0x1bc>
 8001d72:	69fb      	ldr	r3, [r7, #28]
 8001d74:	f003 0301 	and.w	r3, r3, #1
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d105      	bne.n	8001d88 <HAL_UART_IRQHandler+0x70>
 8001d7c:	6a3b      	ldr	r3, [r7, #32]
 8001d7e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	f000 80a6 	beq.w	8001ed4 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d8a:	f003 0301 	and.w	r3, r3, #1
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d00a      	beq.n	8001da8 <HAL_UART_IRQHandler+0x90>
 8001d92:	6a3b      	ldr	r3, [r7, #32]
 8001d94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d005      	beq.n	8001da8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da0:	f043 0201 	orr.w	r2, r3, #1
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001daa:	f003 0304 	and.w	r3, r3, #4
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d00a      	beq.n	8001dc8 <HAL_UART_IRQHandler+0xb0>
 8001db2:	69fb      	ldr	r3, [r7, #28]
 8001db4:	f003 0301 	and.w	r3, r3, #1
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d005      	beq.n	8001dc8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dc0:	f043 0202 	orr.w	r2, r3, #2
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dca:	f003 0302 	and.w	r3, r3, #2
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d00a      	beq.n	8001de8 <HAL_UART_IRQHandler+0xd0>
 8001dd2:	69fb      	ldr	r3, [r7, #28]
 8001dd4:	f003 0301 	and.w	r3, r3, #1
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d005      	beq.n	8001de8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de0:	f043 0204 	orr.w	r2, r3, #4
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8001de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dea:	f003 0308 	and.w	r3, r3, #8
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d00f      	beq.n	8001e12 <HAL_UART_IRQHandler+0xfa>
 8001df2:	6a3b      	ldr	r3, [r7, #32]
 8001df4:	f003 0320 	and.w	r3, r3, #32
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d104      	bne.n	8001e06 <HAL_UART_IRQHandler+0xee>
 8001dfc:	69fb      	ldr	r3, [r7, #28]
 8001dfe:	f003 0301 	and.w	r3, r3, #1
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d005      	beq.n	8001e12 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e0a:	f043 0208 	orr.w	r2, r3, #8
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	f000 811e 	beq.w	8002058 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001e1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e1e:	f003 0320 	and.w	r3, r3, #32
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d007      	beq.n	8001e36 <HAL_UART_IRQHandler+0x11e>
 8001e26:	6a3b      	ldr	r3, [r7, #32]
 8001e28:	f003 0320 	and.w	r3, r3, #32
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d002      	beq.n	8001e36 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8001e30:	6878      	ldr	r0, [r7, #4]
 8001e32:	f000 fabf 	bl	80023b4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	695b      	ldr	r3, [r3, #20]
 8001e3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	bf14      	ite	ne
 8001e44:	2301      	movne	r3, #1
 8001e46:	2300      	moveq	r3, #0
 8001e48:	b2db      	uxtb	r3, r3
 8001e4a:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e50:	f003 0308 	and.w	r3, r3, #8
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d102      	bne.n	8001e5e <HAL_UART_IRQHandler+0x146>
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d031      	beq.n	8001ec2 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001e5e:	6878      	ldr	r0, [r7, #4]
 8001e60:	f000 fa01 	bl	8002266 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	695b      	ldr	r3, [r3, #20]
 8001e6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d023      	beq.n	8001eba <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	695a      	ldr	r2, [r3, #20]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001e80:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d013      	beq.n	8001eb2 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e8e:	4a76      	ldr	r2, [pc, #472]	; (8002068 <HAL_UART_IRQHandler+0x350>)
 8001e90:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e96:	4618      	mov	r0, r3
 8001e98:	f7fe fe78 	bl	8000b8c <HAL_DMA_Abort_IT>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d016      	beq.n	8001ed0 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ea6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ea8:	687a      	ldr	r2, [r7, #4]
 8001eaa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001eac:	4610      	mov	r0, r2
 8001eae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001eb0:	e00e      	b.n	8001ed0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001eb2:	6878      	ldr	r0, [r7, #4]
 8001eb4:	f000 f8e3 	bl	800207e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001eb8:	e00a      	b.n	8001ed0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001eba:	6878      	ldr	r0, [r7, #4]
 8001ebc:	f000 f8df 	bl	800207e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001ec0:	e006      	b.n	8001ed0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001ec2:	6878      	ldr	r0, [r7, #4]
 8001ec4:	f000 f8db 	bl	800207e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2200      	movs	r2, #0
 8001ecc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8001ece:	e0c3      	b.n	8002058 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001ed0:	bf00      	nop
    return;
 8001ed2:	e0c1      	b.n	8002058 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	f040 80a1 	bne.w	8002020 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8001ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ee0:	f003 0310 	and.w	r3, r3, #16
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	f000 809b 	beq.w	8002020 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8001eea:	6a3b      	ldr	r3, [r7, #32]
 8001eec:	f003 0310 	and.w	r3, r3, #16
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	f000 8095 	beq.w	8002020 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	60fb      	str	r3, [r7, #12]
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	60fb      	str	r3, [r7, #12]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	60fb      	str	r3, [r7, #12]
 8001f0a:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	695b      	ldr	r3, [r3, #20]
 8001f12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d04e      	beq.n	8001fb8 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8001f24:	8a3b      	ldrh	r3, [r7, #16]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	f000 8098 	beq.w	800205c <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001f30:	8a3a      	ldrh	r2, [r7, #16]
 8001f32:	429a      	cmp	r2, r3
 8001f34:	f080 8092 	bcs.w	800205c <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	8a3a      	ldrh	r2, [r7, #16]
 8001f3c:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f42:	699b      	ldr	r3, [r3, #24]
 8001f44:	2b20      	cmp	r3, #32
 8001f46:	d02b      	beq.n	8001fa0 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	68da      	ldr	r2, [r3, #12]
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001f56:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	695a      	ldr	r2, [r3, #20]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f022 0201 	bic.w	r2, r2, #1
 8001f66:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	695a      	ldr	r2, [r3, #20]
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001f76:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2220      	movs	r2, #32
 8001f7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2200      	movs	r2, #0
 8001f84:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	68da      	ldr	r2, [r3, #12]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f022 0210 	bic.w	r2, r2, #16
 8001f94:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f7fe fdbb 	bl	8000b16 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001fa8:	b29b      	uxth	r3, r3
 8001faa:	1ad3      	subs	r3, r2, r3
 8001fac:	b29b      	uxth	r3, r3
 8001fae:	4619      	mov	r1, r3
 8001fb0:	6878      	ldr	r0, [r7, #4]
 8001fb2:	f000 f86d 	bl	8002090 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8001fb6:	e051      	b.n	800205c <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001fc0:	b29b      	uxth	r3, r3
 8001fc2:	1ad3      	subs	r3, r2, r3
 8001fc4:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001fca:	b29b      	uxth	r3, r3
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d047      	beq.n	8002060 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8001fd0:	8a7b      	ldrh	r3, [r7, #18]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d044      	beq.n	8002060 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	68da      	ldr	r2, [r3, #12]
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001fe4:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	695a      	ldr	r2, [r3, #20]
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f022 0201 	bic.w	r2, r2, #1
 8001ff4:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2220      	movs	r2, #32
 8001ffa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2200      	movs	r2, #0
 8002002:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	68da      	ldr	r2, [r3, #12]
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f022 0210 	bic.w	r2, r2, #16
 8002012:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002014:	8a7b      	ldrh	r3, [r7, #18]
 8002016:	4619      	mov	r1, r3
 8002018:	6878      	ldr	r0, [r7, #4]
 800201a:	f000 f839 	bl	8002090 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800201e:	e01f      	b.n	8002060 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002022:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002026:	2b00      	cmp	r3, #0
 8002028:	d008      	beq.n	800203c <HAL_UART_IRQHandler+0x324>
 800202a:	6a3b      	ldr	r3, [r7, #32]
 800202c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002030:	2b00      	cmp	r3, #0
 8002032:	d003      	beq.n	800203c <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8002034:	6878      	ldr	r0, [r7, #4]
 8002036:	f000 f956 	bl	80022e6 <UART_Transmit_IT>
    return;
 800203a:	e012      	b.n	8002062 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800203c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800203e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002042:	2b00      	cmp	r3, #0
 8002044:	d00d      	beq.n	8002062 <HAL_UART_IRQHandler+0x34a>
 8002046:	6a3b      	ldr	r3, [r7, #32]
 8002048:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800204c:	2b00      	cmp	r3, #0
 800204e:	d008      	beq.n	8002062 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8002050:	6878      	ldr	r0, [r7, #4]
 8002052:	f000 f997 	bl	8002384 <UART_EndTransmit_IT>
    return;
 8002056:	e004      	b.n	8002062 <HAL_UART_IRQHandler+0x34a>
    return;
 8002058:	bf00      	nop
 800205a:	e002      	b.n	8002062 <HAL_UART_IRQHandler+0x34a>
      return;
 800205c:	bf00      	nop
 800205e:	e000      	b.n	8002062 <HAL_UART_IRQHandler+0x34a>
      return;
 8002060:	bf00      	nop
  }
}
 8002062:	3728      	adds	r7, #40	; 0x28
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}
 8002068:	080022bf 	.word	0x080022bf

0800206c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800206c:	b480      	push	{r7}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002074:	bf00      	nop
 8002076:	370c      	adds	r7, #12
 8002078:	46bd      	mov	sp, r7
 800207a:	bc80      	pop	{r7}
 800207c:	4770      	bx	lr

0800207e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800207e:	b480      	push	{r7}
 8002080:	b083      	sub	sp, #12
 8002082:	af00      	add	r7, sp, #0
 8002084:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002086:	bf00      	nop
 8002088:	370c      	adds	r7, #12
 800208a:	46bd      	mov	sp, r7
 800208c:	bc80      	pop	{r7}
 800208e:	4770      	bx	lr

08002090 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
 8002098:	460b      	mov	r3, r1
 800209a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800209c:	bf00      	nop
 800209e:	370c      	adds	r7, #12
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bc80      	pop	{r7}
 80020a4:	4770      	bx	lr

080020a6 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80020a6:	b580      	push	{r7, lr}
 80020a8:	b084      	sub	sp, #16
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020b2:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f003 0320 	and.w	r3, r3, #32
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d113      	bne.n	80020ea <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	2200      	movs	r2, #0
 80020c6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	695a      	ldr	r2, [r3, #20]
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80020d6:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	68da      	ldr	r2, [r3, #12]
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80020e6:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80020e8:	e002      	b.n	80020f0 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 80020ea:	68f8      	ldr	r0, [r7, #12]
 80020ec:	f7fe f83f 	bl	800016e <HAL_UART_TxCpltCallback>
}
 80020f0:	bf00      	nop
 80020f2:	3710      	adds	r7, #16
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}

080020f8 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b084      	sub	sp, #16
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002104:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8002106:	68f8      	ldr	r0, [r7, #12]
 8002108:	f7fe f828 	bl	800015c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800210c:	bf00      	nop
 800210e:	3710      	adds	r7, #16
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}

08002114 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b084      	sub	sp, #16
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800211c:	2300      	movs	r3, #0
 800211e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002124:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8002126:	68bb      	ldr	r3, [r7, #8]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	695b      	ldr	r3, [r3, #20]
 800212c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002130:	2b00      	cmp	r3, #0
 8002132:	bf14      	ite	ne
 8002134:	2301      	movne	r3, #1
 8002136:	2300      	moveq	r3, #0
 8002138:	b2db      	uxtb	r3, r3
 800213a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800213c:	68bb      	ldr	r3, [r7, #8]
 800213e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002142:	b2db      	uxtb	r3, r3
 8002144:	2b21      	cmp	r3, #33	; 0x21
 8002146:	d108      	bne.n	800215a <UART_DMAError+0x46>
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d005      	beq.n	800215a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800214e:	68bb      	ldr	r3, [r7, #8]
 8002150:	2200      	movs	r2, #0
 8002152:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8002154:	68b8      	ldr	r0, [r7, #8]
 8002156:	f000 f871 	bl	800223c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800215a:	68bb      	ldr	r3, [r7, #8]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	695b      	ldr	r3, [r3, #20]
 8002160:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002164:	2b00      	cmp	r3, #0
 8002166:	bf14      	ite	ne
 8002168:	2301      	movne	r3, #1
 800216a:	2300      	moveq	r3, #0
 800216c:	b2db      	uxtb	r3, r3
 800216e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8002170:	68bb      	ldr	r3, [r7, #8]
 8002172:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002176:	b2db      	uxtb	r3, r3
 8002178:	2b22      	cmp	r3, #34	; 0x22
 800217a:	d108      	bne.n	800218e <UART_DMAError+0x7a>
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d005      	beq.n	800218e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8002182:	68bb      	ldr	r3, [r7, #8]
 8002184:	2200      	movs	r2, #0
 8002186:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8002188:	68b8      	ldr	r0, [r7, #8]
 800218a:	f000 f86c 	bl	8002266 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800218e:	68bb      	ldr	r3, [r7, #8]
 8002190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002192:	f043 0210 	orr.w	r2, r3, #16
 8002196:	68bb      	ldr	r3, [r7, #8]
 8002198:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800219a:	68b8      	ldr	r0, [r7, #8]
 800219c:	f7ff ff6f 	bl	800207e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80021a0:	bf00      	nop
 80021a2:	3710      	adds	r7, #16
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}

080021a8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b084      	sub	sp, #16
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	60f8      	str	r0, [r7, #12]
 80021b0:	60b9      	str	r1, [r7, #8]
 80021b2:	603b      	str	r3, [r7, #0]
 80021b4:	4613      	mov	r3, r2
 80021b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80021b8:	e02c      	b.n	8002214 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80021ba:	69bb      	ldr	r3, [r7, #24]
 80021bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021c0:	d028      	beq.n	8002214 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80021c2:	69bb      	ldr	r3, [r7, #24]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d007      	beq.n	80021d8 <UART_WaitOnFlagUntilTimeout+0x30>
 80021c8:	f7fe fab0 	bl	800072c <HAL_GetTick>
 80021cc:	4602      	mov	r2, r0
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	1ad3      	subs	r3, r2, r3
 80021d2:	69ba      	ldr	r2, [r7, #24]
 80021d4:	429a      	cmp	r2, r3
 80021d6:	d21d      	bcs.n	8002214 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	68da      	ldr	r2, [r3, #12]
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80021e6:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	695a      	ldr	r2, [r3, #20]
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f022 0201 	bic.w	r2, r2, #1
 80021f6:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	2220      	movs	r2, #32
 80021fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	2220      	movs	r2, #32
 8002204:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	2200      	movs	r2, #0
 800220c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002210:	2303      	movs	r3, #3
 8002212:	e00f      	b.n	8002234 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	681a      	ldr	r2, [r3, #0]
 800221a:	68bb      	ldr	r3, [r7, #8]
 800221c:	4013      	ands	r3, r2
 800221e:	68ba      	ldr	r2, [r7, #8]
 8002220:	429a      	cmp	r2, r3
 8002222:	bf0c      	ite	eq
 8002224:	2301      	moveq	r3, #1
 8002226:	2300      	movne	r3, #0
 8002228:	b2db      	uxtb	r3, r3
 800222a:	461a      	mov	r2, r3
 800222c:	79fb      	ldrb	r3, [r7, #7]
 800222e:	429a      	cmp	r2, r3
 8002230:	d0c3      	beq.n	80021ba <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002232:	2300      	movs	r3, #0
}
 8002234:	4618      	mov	r0, r3
 8002236:	3710      	adds	r7, #16
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}

0800223c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800223c:	b480      	push	{r7}
 800223e:	b083      	sub	sp, #12
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	68da      	ldr	r2, [r3, #12]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8002252:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2220      	movs	r2, #32
 8002258:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800225c:	bf00      	nop
 800225e:	370c      	adds	r7, #12
 8002260:	46bd      	mov	sp, r7
 8002262:	bc80      	pop	{r7}
 8002264:	4770      	bx	lr

08002266 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002266:	b480      	push	{r7}
 8002268:	b083      	sub	sp, #12
 800226a:	af00      	add	r7, sp, #0
 800226c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	68da      	ldr	r2, [r3, #12]
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800227c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	695a      	ldr	r2, [r3, #20]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f022 0201 	bic.w	r2, r2, #1
 800228c:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002292:	2b01      	cmp	r3, #1
 8002294:	d107      	bne.n	80022a6 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	68da      	ldr	r2, [r3, #12]
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f022 0210 	bic.w	r2, r2, #16
 80022a4:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2220      	movs	r2, #32
 80022aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2200      	movs	r2, #0
 80022b2:	631a      	str	r2, [r3, #48]	; 0x30
}
 80022b4:	bf00      	nop
 80022b6:	370c      	adds	r7, #12
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bc80      	pop	{r7}
 80022bc:	4770      	bx	lr

080022be <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80022be:	b580      	push	{r7, lr}
 80022c0:	b084      	sub	sp, #16
 80022c2:	af00      	add	r7, sp, #0
 80022c4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ca:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	2200      	movs	r2, #0
 80022d0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	2200      	movs	r2, #0
 80022d6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80022d8:	68f8      	ldr	r0, [r7, #12]
 80022da:	f7ff fed0 	bl	800207e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80022de:	bf00      	nop
 80022e0:	3710      	adds	r7, #16
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}

080022e6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80022e6:	b480      	push	{r7}
 80022e8:	b085      	sub	sp, #20
 80022ea:	af00      	add	r7, sp, #0
 80022ec:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022f4:	b2db      	uxtb	r3, r3
 80022f6:	2b21      	cmp	r3, #33	; 0x21
 80022f8:	d13e      	bne.n	8002378 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	689b      	ldr	r3, [r3, #8]
 80022fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002302:	d114      	bne.n	800232e <UART_Transmit_IT+0x48>
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	691b      	ldr	r3, [r3, #16]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d110      	bne.n	800232e <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6a1b      	ldr	r3, [r3, #32]
 8002310:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	881b      	ldrh	r3, [r3, #0]
 8002316:	461a      	mov	r2, r3
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002320:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6a1b      	ldr	r3, [r3, #32]
 8002326:	1c9a      	adds	r2, r3, #2
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	621a      	str	r2, [r3, #32]
 800232c:	e008      	b.n	8002340 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6a1b      	ldr	r3, [r3, #32]
 8002332:	1c59      	adds	r1, r3, #1
 8002334:	687a      	ldr	r2, [r7, #4]
 8002336:	6211      	str	r1, [r2, #32]
 8002338:	781a      	ldrb	r2, [r3, #0]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002344:	b29b      	uxth	r3, r3
 8002346:	3b01      	subs	r3, #1
 8002348:	b29b      	uxth	r3, r3
 800234a:	687a      	ldr	r2, [r7, #4]
 800234c:	4619      	mov	r1, r3
 800234e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002350:	2b00      	cmp	r3, #0
 8002352:	d10f      	bne.n	8002374 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	68da      	ldr	r2, [r3, #12]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002362:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	68da      	ldr	r2, [r3, #12]
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002372:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002374:	2300      	movs	r3, #0
 8002376:	e000      	b.n	800237a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002378:	2302      	movs	r3, #2
  }
}
 800237a:	4618      	mov	r0, r3
 800237c:	3714      	adds	r7, #20
 800237e:	46bd      	mov	sp, r7
 8002380:	bc80      	pop	{r7}
 8002382:	4770      	bx	lr

08002384 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b082      	sub	sp, #8
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	68da      	ldr	r2, [r3, #12]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800239a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2220      	movs	r2, #32
 80023a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80023a4:	6878      	ldr	r0, [r7, #4]
 80023a6:	f7fd fee2 	bl	800016e <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80023aa:	2300      	movs	r3, #0
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	3708      	adds	r7, #8
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}

080023b4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b086      	sub	sp, #24
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80023c2:	b2db      	uxtb	r3, r3
 80023c4:	2b22      	cmp	r3, #34	; 0x22
 80023c6:	f040 8099 	bne.w	80024fc <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	689b      	ldr	r3, [r3, #8]
 80023ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023d2:	d117      	bne.n	8002404 <UART_Receive_IT+0x50>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	691b      	ldr	r3, [r3, #16]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d113      	bne.n	8002404 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80023dc:	2300      	movs	r3, #0
 80023de:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023e4:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	b29b      	uxth	r3, r3
 80023ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80023f2:	b29a      	uxth	r2, r3
 80023f4:	693b      	ldr	r3, [r7, #16]
 80023f6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023fc:	1c9a      	adds	r2, r3, #2
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	629a      	str	r2, [r3, #40]	; 0x28
 8002402:	e026      	b.n	8002452 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002408:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 800240a:	2300      	movs	r3, #0
 800240c:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	689b      	ldr	r3, [r3, #8]
 8002412:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002416:	d007      	beq.n	8002428 <UART_Receive_IT+0x74>
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	689b      	ldr	r3, [r3, #8]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d10a      	bne.n	8002436 <UART_Receive_IT+0x82>
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	691b      	ldr	r3, [r3, #16]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d106      	bne.n	8002436 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	b2da      	uxtb	r2, r3
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	701a      	strb	r2, [r3, #0]
 8002434:	e008      	b.n	8002448 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	b2db      	uxtb	r3, r3
 800243e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002442:	b2da      	uxtb	r2, r3
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800244c:	1c5a      	adds	r2, r3, #1
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002456:	b29b      	uxth	r3, r3
 8002458:	3b01      	subs	r3, #1
 800245a:	b29b      	uxth	r3, r3
 800245c:	687a      	ldr	r2, [r7, #4]
 800245e:	4619      	mov	r1, r3
 8002460:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002462:	2b00      	cmp	r3, #0
 8002464:	d148      	bne.n	80024f8 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	68da      	ldr	r2, [r3, #12]
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f022 0220 	bic.w	r2, r2, #32
 8002474:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	68da      	ldr	r2, [r3, #12]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002484:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	695a      	ldr	r2, [r3, #20]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f022 0201 	bic.w	r2, r2, #1
 8002494:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	2220      	movs	r2, #32
 800249a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024a2:	2b01      	cmp	r3, #1
 80024a4:	d123      	bne.n	80024ee <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2200      	movs	r2, #0
 80024aa:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	68da      	ldr	r2, [r3, #12]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f022 0210 	bic.w	r2, r2, #16
 80024ba:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f003 0310 	and.w	r3, r3, #16
 80024c6:	2b10      	cmp	r3, #16
 80024c8:	d10a      	bne.n	80024e0 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80024ca:	2300      	movs	r3, #0
 80024cc:	60fb      	str	r3, [r7, #12]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	60fb      	str	r3, [r7, #12]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	60fb      	str	r3, [r7, #12]
 80024de:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80024e4:	4619      	mov	r1, r3
 80024e6:	6878      	ldr	r0, [r7, #4]
 80024e8:	f7ff fdd2 	bl	8002090 <HAL_UARTEx_RxEventCallback>
 80024ec:	e002      	b.n	80024f4 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80024ee:	6878      	ldr	r0, [r7, #4]
 80024f0:	f7ff fdbc 	bl	800206c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80024f4:	2300      	movs	r3, #0
 80024f6:	e002      	b.n	80024fe <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80024f8:	2300      	movs	r3, #0
 80024fa:	e000      	b.n	80024fe <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80024fc:	2302      	movs	r3, #2
  }
}
 80024fe:	4618      	mov	r0, r3
 8002500:	3718      	adds	r7, #24
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}
	...

08002508 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b084      	sub	sp, #16
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	691b      	ldr	r3, [r3, #16]
 8002516:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	68da      	ldr	r2, [r3, #12]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	430a      	orrs	r2, r1
 8002524:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	689a      	ldr	r2, [r3, #8]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	691b      	ldr	r3, [r3, #16]
 800252e:	431a      	orrs	r2, r3
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	695b      	ldr	r3, [r3, #20]
 8002534:	4313      	orrs	r3, r2
 8002536:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	68db      	ldr	r3, [r3, #12]
 800253e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002542:	f023 030c 	bic.w	r3, r3, #12
 8002546:	687a      	ldr	r2, [r7, #4]
 8002548:	6812      	ldr	r2, [r2, #0]
 800254a:	68b9      	ldr	r1, [r7, #8]
 800254c:	430b      	orrs	r3, r1
 800254e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	695b      	ldr	r3, [r3, #20]
 8002556:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	699a      	ldr	r2, [r3, #24]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	430a      	orrs	r2, r1
 8002564:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4a2c      	ldr	r2, [pc, #176]	; (800261c <UART_SetConfig+0x114>)
 800256c:	4293      	cmp	r3, r2
 800256e:	d103      	bne.n	8002578 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002570:	f7ff fa54 	bl	8001a1c <HAL_RCC_GetPCLK2Freq>
 8002574:	60f8      	str	r0, [r7, #12]
 8002576:	e002      	b.n	800257e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002578:	f7ff fa3c 	bl	80019f4 <HAL_RCC_GetPCLK1Freq>
 800257c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800257e:	68fa      	ldr	r2, [r7, #12]
 8002580:	4613      	mov	r3, r2
 8002582:	009b      	lsls	r3, r3, #2
 8002584:	4413      	add	r3, r2
 8002586:	009a      	lsls	r2, r3, #2
 8002588:	441a      	add	r2, r3
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	009b      	lsls	r3, r3, #2
 8002590:	fbb2 f3f3 	udiv	r3, r2, r3
 8002594:	4a22      	ldr	r2, [pc, #136]	; (8002620 <UART_SetConfig+0x118>)
 8002596:	fba2 2303 	umull	r2, r3, r2, r3
 800259a:	095b      	lsrs	r3, r3, #5
 800259c:	0119      	lsls	r1, r3, #4
 800259e:	68fa      	ldr	r2, [r7, #12]
 80025a0:	4613      	mov	r3, r2
 80025a2:	009b      	lsls	r3, r3, #2
 80025a4:	4413      	add	r3, r2
 80025a6:	009a      	lsls	r2, r3, #2
 80025a8:	441a      	add	r2, r3
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	009b      	lsls	r3, r3, #2
 80025b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80025b4:	4b1a      	ldr	r3, [pc, #104]	; (8002620 <UART_SetConfig+0x118>)
 80025b6:	fba3 0302 	umull	r0, r3, r3, r2
 80025ba:	095b      	lsrs	r3, r3, #5
 80025bc:	2064      	movs	r0, #100	; 0x64
 80025be:	fb00 f303 	mul.w	r3, r0, r3
 80025c2:	1ad3      	subs	r3, r2, r3
 80025c4:	011b      	lsls	r3, r3, #4
 80025c6:	3332      	adds	r3, #50	; 0x32
 80025c8:	4a15      	ldr	r2, [pc, #84]	; (8002620 <UART_SetConfig+0x118>)
 80025ca:	fba2 2303 	umull	r2, r3, r2, r3
 80025ce:	095b      	lsrs	r3, r3, #5
 80025d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80025d4:	4419      	add	r1, r3
 80025d6:	68fa      	ldr	r2, [r7, #12]
 80025d8:	4613      	mov	r3, r2
 80025da:	009b      	lsls	r3, r3, #2
 80025dc:	4413      	add	r3, r2
 80025de:	009a      	lsls	r2, r3, #2
 80025e0:	441a      	add	r2, r3
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	685b      	ldr	r3, [r3, #4]
 80025e6:	009b      	lsls	r3, r3, #2
 80025e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80025ec:	4b0c      	ldr	r3, [pc, #48]	; (8002620 <UART_SetConfig+0x118>)
 80025ee:	fba3 0302 	umull	r0, r3, r3, r2
 80025f2:	095b      	lsrs	r3, r3, #5
 80025f4:	2064      	movs	r0, #100	; 0x64
 80025f6:	fb00 f303 	mul.w	r3, r0, r3
 80025fa:	1ad3      	subs	r3, r2, r3
 80025fc:	011b      	lsls	r3, r3, #4
 80025fe:	3332      	adds	r3, #50	; 0x32
 8002600:	4a07      	ldr	r2, [pc, #28]	; (8002620 <UART_SetConfig+0x118>)
 8002602:	fba2 2303 	umull	r2, r3, r2, r3
 8002606:	095b      	lsrs	r3, r3, #5
 8002608:	f003 020f 	and.w	r2, r3, #15
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	440a      	add	r2, r1
 8002612:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002614:	bf00      	nop
 8002616:	3710      	adds	r7, #16
 8002618:	46bd      	mov	sp, r7
 800261a:	bd80      	pop	{r7, pc}
 800261c:	40013800 	.word	0x40013800
 8002620:	51eb851f 	.word	0x51eb851f

08002624 <__errno>:
 8002624:	4b01      	ldr	r3, [pc, #4]	; (800262c <__errno+0x8>)
 8002626:	6818      	ldr	r0, [r3, #0]
 8002628:	4770      	bx	lr
 800262a:	bf00      	nop
 800262c:	2000000c 	.word	0x2000000c

08002630 <__libc_init_array>:
 8002630:	b570      	push	{r4, r5, r6, lr}
 8002632:	2600      	movs	r6, #0
 8002634:	4d0c      	ldr	r5, [pc, #48]	; (8002668 <__libc_init_array+0x38>)
 8002636:	4c0d      	ldr	r4, [pc, #52]	; (800266c <__libc_init_array+0x3c>)
 8002638:	1b64      	subs	r4, r4, r5
 800263a:	10a4      	asrs	r4, r4, #2
 800263c:	42a6      	cmp	r6, r4
 800263e:	d109      	bne.n	8002654 <__libc_init_array+0x24>
 8002640:	f000 fc5c 	bl	8002efc <_init>
 8002644:	2600      	movs	r6, #0
 8002646:	4d0a      	ldr	r5, [pc, #40]	; (8002670 <__libc_init_array+0x40>)
 8002648:	4c0a      	ldr	r4, [pc, #40]	; (8002674 <__libc_init_array+0x44>)
 800264a:	1b64      	subs	r4, r4, r5
 800264c:	10a4      	asrs	r4, r4, #2
 800264e:	42a6      	cmp	r6, r4
 8002650:	d105      	bne.n	800265e <__libc_init_array+0x2e>
 8002652:	bd70      	pop	{r4, r5, r6, pc}
 8002654:	f855 3b04 	ldr.w	r3, [r5], #4
 8002658:	4798      	blx	r3
 800265a:	3601      	adds	r6, #1
 800265c:	e7ee      	b.n	800263c <__libc_init_array+0xc>
 800265e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002662:	4798      	blx	r3
 8002664:	3601      	adds	r6, #1
 8002666:	e7f2      	b.n	800264e <__libc_init_array+0x1e>
 8002668:	08002f8c 	.word	0x08002f8c
 800266c:	08002f8c 	.word	0x08002f8c
 8002670:	08002f8c 	.word	0x08002f8c
 8002674:	08002f90 	.word	0x08002f90

08002678 <memset>:
 8002678:	4603      	mov	r3, r0
 800267a:	4402      	add	r2, r0
 800267c:	4293      	cmp	r3, r2
 800267e:	d100      	bne.n	8002682 <memset+0xa>
 8002680:	4770      	bx	lr
 8002682:	f803 1b01 	strb.w	r1, [r3], #1
 8002686:	e7f9      	b.n	800267c <memset+0x4>

08002688 <siprintf>:
 8002688:	b40e      	push	{r1, r2, r3}
 800268a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800268e:	b500      	push	{lr}
 8002690:	b09c      	sub	sp, #112	; 0x70
 8002692:	ab1d      	add	r3, sp, #116	; 0x74
 8002694:	9002      	str	r0, [sp, #8]
 8002696:	9006      	str	r0, [sp, #24]
 8002698:	9107      	str	r1, [sp, #28]
 800269a:	9104      	str	r1, [sp, #16]
 800269c:	4808      	ldr	r0, [pc, #32]	; (80026c0 <siprintf+0x38>)
 800269e:	4909      	ldr	r1, [pc, #36]	; (80026c4 <siprintf+0x3c>)
 80026a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80026a4:	9105      	str	r1, [sp, #20]
 80026a6:	6800      	ldr	r0, [r0, #0]
 80026a8:	a902      	add	r1, sp, #8
 80026aa:	9301      	str	r3, [sp, #4]
 80026ac:	f000 f868 	bl	8002780 <_svfiprintf_r>
 80026b0:	2200      	movs	r2, #0
 80026b2:	9b02      	ldr	r3, [sp, #8]
 80026b4:	701a      	strb	r2, [r3, #0]
 80026b6:	b01c      	add	sp, #112	; 0x70
 80026b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80026bc:	b003      	add	sp, #12
 80026be:	4770      	bx	lr
 80026c0:	2000000c 	.word	0x2000000c
 80026c4:	ffff0208 	.word	0xffff0208

080026c8 <__ssputs_r>:
 80026c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80026cc:	688e      	ldr	r6, [r1, #8]
 80026ce:	4682      	mov	sl, r0
 80026d0:	429e      	cmp	r6, r3
 80026d2:	460c      	mov	r4, r1
 80026d4:	4690      	mov	r8, r2
 80026d6:	461f      	mov	r7, r3
 80026d8:	d838      	bhi.n	800274c <__ssputs_r+0x84>
 80026da:	898a      	ldrh	r2, [r1, #12]
 80026dc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80026e0:	d032      	beq.n	8002748 <__ssputs_r+0x80>
 80026e2:	6825      	ldr	r5, [r4, #0]
 80026e4:	6909      	ldr	r1, [r1, #16]
 80026e6:	3301      	adds	r3, #1
 80026e8:	eba5 0901 	sub.w	r9, r5, r1
 80026ec:	6965      	ldr	r5, [r4, #20]
 80026ee:	444b      	add	r3, r9
 80026f0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80026f4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80026f8:	106d      	asrs	r5, r5, #1
 80026fa:	429d      	cmp	r5, r3
 80026fc:	bf38      	it	cc
 80026fe:	461d      	movcc	r5, r3
 8002700:	0553      	lsls	r3, r2, #21
 8002702:	d531      	bpl.n	8002768 <__ssputs_r+0xa0>
 8002704:	4629      	mov	r1, r5
 8002706:	f000 fb53 	bl	8002db0 <_malloc_r>
 800270a:	4606      	mov	r6, r0
 800270c:	b950      	cbnz	r0, 8002724 <__ssputs_r+0x5c>
 800270e:	230c      	movs	r3, #12
 8002710:	f04f 30ff 	mov.w	r0, #4294967295
 8002714:	f8ca 3000 	str.w	r3, [sl]
 8002718:	89a3      	ldrh	r3, [r4, #12]
 800271a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800271e:	81a3      	strh	r3, [r4, #12]
 8002720:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002724:	464a      	mov	r2, r9
 8002726:	6921      	ldr	r1, [r4, #16]
 8002728:	f000 face 	bl	8002cc8 <memcpy>
 800272c:	89a3      	ldrh	r3, [r4, #12]
 800272e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002732:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002736:	81a3      	strh	r3, [r4, #12]
 8002738:	6126      	str	r6, [r4, #16]
 800273a:	444e      	add	r6, r9
 800273c:	6026      	str	r6, [r4, #0]
 800273e:	463e      	mov	r6, r7
 8002740:	6165      	str	r5, [r4, #20]
 8002742:	eba5 0509 	sub.w	r5, r5, r9
 8002746:	60a5      	str	r5, [r4, #8]
 8002748:	42be      	cmp	r6, r7
 800274a:	d900      	bls.n	800274e <__ssputs_r+0x86>
 800274c:	463e      	mov	r6, r7
 800274e:	4632      	mov	r2, r6
 8002750:	4641      	mov	r1, r8
 8002752:	6820      	ldr	r0, [r4, #0]
 8002754:	f000 fac6 	bl	8002ce4 <memmove>
 8002758:	68a3      	ldr	r3, [r4, #8]
 800275a:	6822      	ldr	r2, [r4, #0]
 800275c:	1b9b      	subs	r3, r3, r6
 800275e:	4432      	add	r2, r6
 8002760:	2000      	movs	r0, #0
 8002762:	60a3      	str	r3, [r4, #8]
 8002764:	6022      	str	r2, [r4, #0]
 8002766:	e7db      	b.n	8002720 <__ssputs_r+0x58>
 8002768:	462a      	mov	r2, r5
 800276a:	f000 fb7b 	bl	8002e64 <_realloc_r>
 800276e:	4606      	mov	r6, r0
 8002770:	2800      	cmp	r0, #0
 8002772:	d1e1      	bne.n	8002738 <__ssputs_r+0x70>
 8002774:	4650      	mov	r0, sl
 8002776:	6921      	ldr	r1, [r4, #16]
 8002778:	f000 face 	bl	8002d18 <_free_r>
 800277c:	e7c7      	b.n	800270e <__ssputs_r+0x46>
	...

08002780 <_svfiprintf_r>:
 8002780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002784:	4698      	mov	r8, r3
 8002786:	898b      	ldrh	r3, [r1, #12]
 8002788:	4607      	mov	r7, r0
 800278a:	061b      	lsls	r3, r3, #24
 800278c:	460d      	mov	r5, r1
 800278e:	4614      	mov	r4, r2
 8002790:	b09d      	sub	sp, #116	; 0x74
 8002792:	d50e      	bpl.n	80027b2 <_svfiprintf_r+0x32>
 8002794:	690b      	ldr	r3, [r1, #16]
 8002796:	b963      	cbnz	r3, 80027b2 <_svfiprintf_r+0x32>
 8002798:	2140      	movs	r1, #64	; 0x40
 800279a:	f000 fb09 	bl	8002db0 <_malloc_r>
 800279e:	6028      	str	r0, [r5, #0]
 80027a0:	6128      	str	r0, [r5, #16]
 80027a2:	b920      	cbnz	r0, 80027ae <_svfiprintf_r+0x2e>
 80027a4:	230c      	movs	r3, #12
 80027a6:	603b      	str	r3, [r7, #0]
 80027a8:	f04f 30ff 	mov.w	r0, #4294967295
 80027ac:	e0d1      	b.n	8002952 <_svfiprintf_r+0x1d2>
 80027ae:	2340      	movs	r3, #64	; 0x40
 80027b0:	616b      	str	r3, [r5, #20]
 80027b2:	2300      	movs	r3, #0
 80027b4:	9309      	str	r3, [sp, #36]	; 0x24
 80027b6:	2320      	movs	r3, #32
 80027b8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80027bc:	2330      	movs	r3, #48	; 0x30
 80027be:	f04f 0901 	mov.w	r9, #1
 80027c2:	f8cd 800c 	str.w	r8, [sp, #12]
 80027c6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800296c <_svfiprintf_r+0x1ec>
 80027ca:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80027ce:	4623      	mov	r3, r4
 80027d0:	469a      	mov	sl, r3
 80027d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80027d6:	b10a      	cbz	r2, 80027dc <_svfiprintf_r+0x5c>
 80027d8:	2a25      	cmp	r2, #37	; 0x25
 80027da:	d1f9      	bne.n	80027d0 <_svfiprintf_r+0x50>
 80027dc:	ebba 0b04 	subs.w	fp, sl, r4
 80027e0:	d00b      	beq.n	80027fa <_svfiprintf_r+0x7a>
 80027e2:	465b      	mov	r3, fp
 80027e4:	4622      	mov	r2, r4
 80027e6:	4629      	mov	r1, r5
 80027e8:	4638      	mov	r0, r7
 80027ea:	f7ff ff6d 	bl	80026c8 <__ssputs_r>
 80027ee:	3001      	adds	r0, #1
 80027f0:	f000 80aa 	beq.w	8002948 <_svfiprintf_r+0x1c8>
 80027f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80027f6:	445a      	add	r2, fp
 80027f8:	9209      	str	r2, [sp, #36]	; 0x24
 80027fa:	f89a 3000 	ldrb.w	r3, [sl]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	f000 80a2 	beq.w	8002948 <_svfiprintf_r+0x1c8>
 8002804:	2300      	movs	r3, #0
 8002806:	f04f 32ff 	mov.w	r2, #4294967295
 800280a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800280e:	f10a 0a01 	add.w	sl, sl, #1
 8002812:	9304      	str	r3, [sp, #16]
 8002814:	9307      	str	r3, [sp, #28]
 8002816:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800281a:	931a      	str	r3, [sp, #104]	; 0x68
 800281c:	4654      	mov	r4, sl
 800281e:	2205      	movs	r2, #5
 8002820:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002824:	4851      	ldr	r0, [pc, #324]	; (800296c <_svfiprintf_r+0x1ec>)
 8002826:	f000 fa41 	bl	8002cac <memchr>
 800282a:	9a04      	ldr	r2, [sp, #16]
 800282c:	b9d8      	cbnz	r0, 8002866 <_svfiprintf_r+0xe6>
 800282e:	06d0      	lsls	r0, r2, #27
 8002830:	bf44      	itt	mi
 8002832:	2320      	movmi	r3, #32
 8002834:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002838:	0711      	lsls	r1, r2, #28
 800283a:	bf44      	itt	mi
 800283c:	232b      	movmi	r3, #43	; 0x2b
 800283e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002842:	f89a 3000 	ldrb.w	r3, [sl]
 8002846:	2b2a      	cmp	r3, #42	; 0x2a
 8002848:	d015      	beq.n	8002876 <_svfiprintf_r+0xf6>
 800284a:	4654      	mov	r4, sl
 800284c:	2000      	movs	r0, #0
 800284e:	f04f 0c0a 	mov.w	ip, #10
 8002852:	9a07      	ldr	r2, [sp, #28]
 8002854:	4621      	mov	r1, r4
 8002856:	f811 3b01 	ldrb.w	r3, [r1], #1
 800285a:	3b30      	subs	r3, #48	; 0x30
 800285c:	2b09      	cmp	r3, #9
 800285e:	d94e      	bls.n	80028fe <_svfiprintf_r+0x17e>
 8002860:	b1b0      	cbz	r0, 8002890 <_svfiprintf_r+0x110>
 8002862:	9207      	str	r2, [sp, #28]
 8002864:	e014      	b.n	8002890 <_svfiprintf_r+0x110>
 8002866:	eba0 0308 	sub.w	r3, r0, r8
 800286a:	fa09 f303 	lsl.w	r3, r9, r3
 800286e:	4313      	orrs	r3, r2
 8002870:	46a2      	mov	sl, r4
 8002872:	9304      	str	r3, [sp, #16]
 8002874:	e7d2      	b.n	800281c <_svfiprintf_r+0x9c>
 8002876:	9b03      	ldr	r3, [sp, #12]
 8002878:	1d19      	adds	r1, r3, #4
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	9103      	str	r1, [sp, #12]
 800287e:	2b00      	cmp	r3, #0
 8002880:	bfbb      	ittet	lt
 8002882:	425b      	neglt	r3, r3
 8002884:	f042 0202 	orrlt.w	r2, r2, #2
 8002888:	9307      	strge	r3, [sp, #28]
 800288a:	9307      	strlt	r3, [sp, #28]
 800288c:	bfb8      	it	lt
 800288e:	9204      	strlt	r2, [sp, #16]
 8002890:	7823      	ldrb	r3, [r4, #0]
 8002892:	2b2e      	cmp	r3, #46	; 0x2e
 8002894:	d10c      	bne.n	80028b0 <_svfiprintf_r+0x130>
 8002896:	7863      	ldrb	r3, [r4, #1]
 8002898:	2b2a      	cmp	r3, #42	; 0x2a
 800289a:	d135      	bne.n	8002908 <_svfiprintf_r+0x188>
 800289c:	9b03      	ldr	r3, [sp, #12]
 800289e:	3402      	adds	r4, #2
 80028a0:	1d1a      	adds	r2, r3, #4
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	9203      	str	r2, [sp, #12]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	bfb8      	it	lt
 80028aa:	f04f 33ff 	movlt.w	r3, #4294967295
 80028ae:	9305      	str	r3, [sp, #20]
 80028b0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800297c <_svfiprintf_r+0x1fc>
 80028b4:	2203      	movs	r2, #3
 80028b6:	4650      	mov	r0, sl
 80028b8:	7821      	ldrb	r1, [r4, #0]
 80028ba:	f000 f9f7 	bl	8002cac <memchr>
 80028be:	b140      	cbz	r0, 80028d2 <_svfiprintf_r+0x152>
 80028c0:	2340      	movs	r3, #64	; 0x40
 80028c2:	eba0 000a 	sub.w	r0, r0, sl
 80028c6:	fa03 f000 	lsl.w	r0, r3, r0
 80028ca:	9b04      	ldr	r3, [sp, #16]
 80028cc:	3401      	adds	r4, #1
 80028ce:	4303      	orrs	r3, r0
 80028d0:	9304      	str	r3, [sp, #16]
 80028d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80028d6:	2206      	movs	r2, #6
 80028d8:	4825      	ldr	r0, [pc, #148]	; (8002970 <_svfiprintf_r+0x1f0>)
 80028da:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80028de:	f000 f9e5 	bl	8002cac <memchr>
 80028e2:	2800      	cmp	r0, #0
 80028e4:	d038      	beq.n	8002958 <_svfiprintf_r+0x1d8>
 80028e6:	4b23      	ldr	r3, [pc, #140]	; (8002974 <_svfiprintf_r+0x1f4>)
 80028e8:	bb1b      	cbnz	r3, 8002932 <_svfiprintf_r+0x1b2>
 80028ea:	9b03      	ldr	r3, [sp, #12]
 80028ec:	3307      	adds	r3, #7
 80028ee:	f023 0307 	bic.w	r3, r3, #7
 80028f2:	3308      	adds	r3, #8
 80028f4:	9303      	str	r3, [sp, #12]
 80028f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80028f8:	4433      	add	r3, r6
 80028fa:	9309      	str	r3, [sp, #36]	; 0x24
 80028fc:	e767      	b.n	80027ce <_svfiprintf_r+0x4e>
 80028fe:	460c      	mov	r4, r1
 8002900:	2001      	movs	r0, #1
 8002902:	fb0c 3202 	mla	r2, ip, r2, r3
 8002906:	e7a5      	b.n	8002854 <_svfiprintf_r+0xd4>
 8002908:	2300      	movs	r3, #0
 800290a:	f04f 0c0a 	mov.w	ip, #10
 800290e:	4619      	mov	r1, r3
 8002910:	3401      	adds	r4, #1
 8002912:	9305      	str	r3, [sp, #20]
 8002914:	4620      	mov	r0, r4
 8002916:	f810 2b01 	ldrb.w	r2, [r0], #1
 800291a:	3a30      	subs	r2, #48	; 0x30
 800291c:	2a09      	cmp	r2, #9
 800291e:	d903      	bls.n	8002928 <_svfiprintf_r+0x1a8>
 8002920:	2b00      	cmp	r3, #0
 8002922:	d0c5      	beq.n	80028b0 <_svfiprintf_r+0x130>
 8002924:	9105      	str	r1, [sp, #20]
 8002926:	e7c3      	b.n	80028b0 <_svfiprintf_r+0x130>
 8002928:	4604      	mov	r4, r0
 800292a:	2301      	movs	r3, #1
 800292c:	fb0c 2101 	mla	r1, ip, r1, r2
 8002930:	e7f0      	b.n	8002914 <_svfiprintf_r+0x194>
 8002932:	ab03      	add	r3, sp, #12
 8002934:	9300      	str	r3, [sp, #0]
 8002936:	462a      	mov	r2, r5
 8002938:	4638      	mov	r0, r7
 800293a:	4b0f      	ldr	r3, [pc, #60]	; (8002978 <_svfiprintf_r+0x1f8>)
 800293c:	a904      	add	r1, sp, #16
 800293e:	f3af 8000 	nop.w
 8002942:	1c42      	adds	r2, r0, #1
 8002944:	4606      	mov	r6, r0
 8002946:	d1d6      	bne.n	80028f6 <_svfiprintf_r+0x176>
 8002948:	89ab      	ldrh	r3, [r5, #12]
 800294a:	065b      	lsls	r3, r3, #25
 800294c:	f53f af2c 	bmi.w	80027a8 <_svfiprintf_r+0x28>
 8002950:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002952:	b01d      	add	sp, #116	; 0x74
 8002954:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002958:	ab03      	add	r3, sp, #12
 800295a:	9300      	str	r3, [sp, #0]
 800295c:	462a      	mov	r2, r5
 800295e:	4638      	mov	r0, r7
 8002960:	4b05      	ldr	r3, [pc, #20]	; (8002978 <_svfiprintf_r+0x1f8>)
 8002962:	a904      	add	r1, sp, #16
 8002964:	f000 f87c 	bl	8002a60 <_printf_i>
 8002968:	e7eb      	b.n	8002942 <_svfiprintf_r+0x1c2>
 800296a:	bf00      	nop
 800296c:	08002f58 	.word	0x08002f58
 8002970:	08002f62 	.word	0x08002f62
 8002974:	00000000 	.word	0x00000000
 8002978:	080026c9 	.word	0x080026c9
 800297c:	08002f5e 	.word	0x08002f5e

08002980 <_printf_common>:
 8002980:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002984:	4616      	mov	r6, r2
 8002986:	4699      	mov	r9, r3
 8002988:	688a      	ldr	r2, [r1, #8]
 800298a:	690b      	ldr	r3, [r1, #16]
 800298c:	4607      	mov	r7, r0
 800298e:	4293      	cmp	r3, r2
 8002990:	bfb8      	it	lt
 8002992:	4613      	movlt	r3, r2
 8002994:	6033      	str	r3, [r6, #0]
 8002996:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800299a:	460c      	mov	r4, r1
 800299c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80029a0:	b10a      	cbz	r2, 80029a6 <_printf_common+0x26>
 80029a2:	3301      	adds	r3, #1
 80029a4:	6033      	str	r3, [r6, #0]
 80029a6:	6823      	ldr	r3, [r4, #0]
 80029a8:	0699      	lsls	r1, r3, #26
 80029aa:	bf42      	ittt	mi
 80029ac:	6833      	ldrmi	r3, [r6, #0]
 80029ae:	3302      	addmi	r3, #2
 80029b0:	6033      	strmi	r3, [r6, #0]
 80029b2:	6825      	ldr	r5, [r4, #0]
 80029b4:	f015 0506 	ands.w	r5, r5, #6
 80029b8:	d106      	bne.n	80029c8 <_printf_common+0x48>
 80029ba:	f104 0a19 	add.w	sl, r4, #25
 80029be:	68e3      	ldr	r3, [r4, #12]
 80029c0:	6832      	ldr	r2, [r6, #0]
 80029c2:	1a9b      	subs	r3, r3, r2
 80029c4:	42ab      	cmp	r3, r5
 80029c6:	dc28      	bgt.n	8002a1a <_printf_common+0x9a>
 80029c8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80029cc:	1e13      	subs	r3, r2, #0
 80029ce:	6822      	ldr	r2, [r4, #0]
 80029d0:	bf18      	it	ne
 80029d2:	2301      	movne	r3, #1
 80029d4:	0692      	lsls	r2, r2, #26
 80029d6:	d42d      	bmi.n	8002a34 <_printf_common+0xb4>
 80029d8:	4649      	mov	r1, r9
 80029da:	4638      	mov	r0, r7
 80029dc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80029e0:	47c0      	blx	r8
 80029e2:	3001      	adds	r0, #1
 80029e4:	d020      	beq.n	8002a28 <_printf_common+0xa8>
 80029e6:	6823      	ldr	r3, [r4, #0]
 80029e8:	68e5      	ldr	r5, [r4, #12]
 80029ea:	f003 0306 	and.w	r3, r3, #6
 80029ee:	2b04      	cmp	r3, #4
 80029f0:	bf18      	it	ne
 80029f2:	2500      	movne	r5, #0
 80029f4:	6832      	ldr	r2, [r6, #0]
 80029f6:	f04f 0600 	mov.w	r6, #0
 80029fa:	68a3      	ldr	r3, [r4, #8]
 80029fc:	bf08      	it	eq
 80029fe:	1aad      	subeq	r5, r5, r2
 8002a00:	6922      	ldr	r2, [r4, #16]
 8002a02:	bf08      	it	eq
 8002a04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	bfc4      	itt	gt
 8002a0c:	1a9b      	subgt	r3, r3, r2
 8002a0e:	18ed      	addgt	r5, r5, r3
 8002a10:	341a      	adds	r4, #26
 8002a12:	42b5      	cmp	r5, r6
 8002a14:	d11a      	bne.n	8002a4c <_printf_common+0xcc>
 8002a16:	2000      	movs	r0, #0
 8002a18:	e008      	b.n	8002a2c <_printf_common+0xac>
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	4652      	mov	r2, sl
 8002a1e:	4649      	mov	r1, r9
 8002a20:	4638      	mov	r0, r7
 8002a22:	47c0      	blx	r8
 8002a24:	3001      	adds	r0, #1
 8002a26:	d103      	bne.n	8002a30 <_printf_common+0xb0>
 8002a28:	f04f 30ff 	mov.w	r0, #4294967295
 8002a2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a30:	3501      	adds	r5, #1
 8002a32:	e7c4      	b.n	80029be <_printf_common+0x3e>
 8002a34:	2030      	movs	r0, #48	; 0x30
 8002a36:	18e1      	adds	r1, r4, r3
 8002a38:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002a3c:	1c5a      	adds	r2, r3, #1
 8002a3e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002a42:	4422      	add	r2, r4
 8002a44:	3302      	adds	r3, #2
 8002a46:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002a4a:	e7c5      	b.n	80029d8 <_printf_common+0x58>
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	4622      	mov	r2, r4
 8002a50:	4649      	mov	r1, r9
 8002a52:	4638      	mov	r0, r7
 8002a54:	47c0      	blx	r8
 8002a56:	3001      	adds	r0, #1
 8002a58:	d0e6      	beq.n	8002a28 <_printf_common+0xa8>
 8002a5a:	3601      	adds	r6, #1
 8002a5c:	e7d9      	b.n	8002a12 <_printf_common+0x92>
	...

08002a60 <_printf_i>:
 8002a60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002a64:	460c      	mov	r4, r1
 8002a66:	7e27      	ldrb	r7, [r4, #24]
 8002a68:	4691      	mov	r9, r2
 8002a6a:	2f78      	cmp	r7, #120	; 0x78
 8002a6c:	4680      	mov	r8, r0
 8002a6e:	469a      	mov	sl, r3
 8002a70:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002a72:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002a76:	d807      	bhi.n	8002a88 <_printf_i+0x28>
 8002a78:	2f62      	cmp	r7, #98	; 0x62
 8002a7a:	d80a      	bhi.n	8002a92 <_printf_i+0x32>
 8002a7c:	2f00      	cmp	r7, #0
 8002a7e:	f000 80d9 	beq.w	8002c34 <_printf_i+0x1d4>
 8002a82:	2f58      	cmp	r7, #88	; 0x58
 8002a84:	f000 80a4 	beq.w	8002bd0 <_printf_i+0x170>
 8002a88:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002a8c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002a90:	e03a      	b.n	8002b08 <_printf_i+0xa8>
 8002a92:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002a96:	2b15      	cmp	r3, #21
 8002a98:	d8f6      	bhi.n	8002a88 <_printf_i+0x28>
 8002a9a:	a001      	add	r0, pc, #4	; (adr r0, 8002aa0 <_printf_i+0x40>)
 8002a9c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8002aa0:	08002af9 	.word	0x08002af9
 8002aa4:	08002b0d 	.word	0x08002b0d
 8002aa8:	08002a89 	.word	0x08002a89
 8002aac:	08002a89 	.word	0x08002a89
 8002ab0:	08002a89 	.word	0x08002a89
 8002ab4:	08002a89 	.word	0x08002a89
 8002ab8:	08002b0d 	.word	0x08002b0d
 8002abc:	08002a89 	.word	0x08002a89
 8002ac0:	08002a89 	.word	0x08002a89
 8002ac4:	08002a89 	.word	0x08002a89
 8002ac8:	08002a89 	.word	0x08002a89
 8002acc:	08002c1b 	.word	0x08002c1b
 8002ad0:	08002b3d 	.word	0x08002b3d
 8002ad4:	08002bfd 	.word	0x08002bfd
 8002ad8:	08002a89 	.word	0x08002a89
 8002adc:	08002a89 	.word	0x08002a89
 8002ae0:	08002c3d 	.word	0x08002c3d
 8002ae4:	08002a89 	.word	0x08002a89
 8002ae8:	08002b3d 	.word	0x08002b3d
 8002aec:	08002a89 	.word	0x08002a89
 8002af0:	08002a89 	.word	0x08002a89
 8002af4:	08002c05 	.word	0x08002c05
 8002af8:	680b      	ldr	r3, [r1, #0]
 8002afa:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002afe:	1d1a      	adds	r2, r3, #4
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	600a      	str	r2, [r1, #0]
 8002b04:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002b08:	2301      	movs	r3, #1
 8002b0a:	e0a4      	b.n	8002c56 <_printf_i+0x1f6>
 8002b0c:	6825      	ldr	r5, [r4, #0]
 8002b0e:	6808      	ldr	r0, [r1, #0]
 8002b10:	062e      	lsls	r6, r5, #24
 8002b12:	f100 0304 	add.w	r3, r0, #4
 8002b16:	d50a      	bpl.n	8002b2e <_printf_i+0xce>
 8002b18:	6805      	ldr	r5, [r0, #0]
 8002b1a:	600b      	str	r3, [r1, #0]
 8002b1c:	2d00      	cmp	r5, #0
 8002b1e:	da03      	bge.n	8002b28 <_printf_i+0xc8>
 8002b20:	232d      	movs	r3, #45	; 0x2d
 8002b22:	426d      	negs	r5, r5
 8002b24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002b28:	230a      	movs	r3, #10
 8002b2a:	485e      	ldr	r0, [pc, #376]	; (8002ca4 <_printf_i+0x244>)
 8002b2c:	e019      	b.n	8002b62 <_printf_i+0x102>
 8002b2e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8002b32:	6805      	ldr	r5, [r0, #0]
 8002b34:	600b      	str	r3, [r1, #0]
 8002b36:	bf18      	it	ne
 8002b38:	b22d      	sxthne	r5, r5
 8002b3a:	e7ef      	b.n	8002b1c <_printf_i+0xbc>
 8002b3c:	680b      	ldr	r3, [r1, #0]
 8002b3e:	6825      	ldr	r5, [r4, #0]
 8002b40:	1d18      	adds	r0, r3, #4
 8002b42:	6008      	str	r0, [r1, #0]
 8002b44:	0628      	lsls	r0, r5, #24
 8002b46:	d501      	bpl.n	8002b4c <_printf_i+0xec>
 8002b48:	681d      	ldr	r5, [r3, #0]
 8002b4a:	e002      	b.n	8002b52 <_printf_i+0xf2>
 8002b4c:	0669      	lsls	r1, r5, #25
 8002b4e:	d5fb      	bpl.n	8002b48 <_printf_i+0xe8>
 8002b50:	881d      	ldrh	r5, [r3, #0]
 8002b52:	2f6f      	cmp	r7, #111	; 0x6f
 8002b54:	bf0c      	ite	eq
 8002b56:	2308      	moveq	r3, #8
 8002b58:	230a      	movne	r3, #10
 8002b5a:	4852      	ldr	r0, [pc, #328]	; (8002ca4 <_printf_i+0x244>)
 8002b5c:	2100      	movs	r1, #0
 8002b5e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002b62:	6866      	ldr	r6, [r4, #4]
 8002b64:	2e00      	cmp	r6, #0
 8002b66:	bfa8      	it	ge
 8002b68:	6821      	ldrge	r1, [r4, #0]
 8002b6a:	60a6      	str	r6, [r4, #8]
 8002b6c:	bfa4      	itt	ge
 8002b6e:	f021 0104 	bicge.w	r1, r1, #4
 8002b72:	6021      	strge	r1, [r4, #0]
 8002b74:	b90d      	cbnz	r5, 8002b7a <_printf_i+0x11a>
 8002b76:	2e00      	cmp	r6, #0
 8002b78:	d04d      	beq.n	8002c16 <_printf_i+0x1b6>
 8002b7a:	4616      	mov	r6, r2
 8002b7c:	fbb5 f1f3 	udiv	r1, r5, r3
 8002b80:	fb03 5711 	mls	r7, r3, r1, r5
 8002b84:	5dc7      	ldrb	r7, [r0, r7]
 8002b86:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002b8a:	462f      	mov	r7, r5
 8002b8c:	42bb      	cmp	r3, r7
 8002b8e:	460d      	mov	r5, r1
 8002b90:	d9f4      	bls.n	8002b7c <_printf_i+0x11c>
 8002b92:	2b08      	cmp	r3, #8
 8002b94:	d10b      	bne.n	8002bae <_printf_i+0x14e>
 8002b96:	6823      	ldr	r3, [r4, #0]
 8002b98:	07df      	lsls	r7, r3, #31
 8002b9a:	d508      	bpl.n	8002bae <_printf_i+0x14e>
 8002b9c:	6923      	ldr	r3, [r4, #16]
 8002b9e:	6861      	ldr	r1, [r4, #4]
 8002ba0:	4299      	cmp	r1, r3
 8002ba2:	bfde      	ittt	le
 8002ba4:	2330      	movle	r3, #48	; 0x30
 8002ba6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002baa:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002bae:	1b92      	subs	r2, r2, r6
 8002bb0:	6122      	str	r2, [r4, #16]
 8002bb2:	464b      	mov	r3, r9
 8002bb4:	4621      	mov	r1, r4
 8002bb6:	4640      	mov	r0, r8
 8002bb8:	f8cd a000 	str.w	sl, [sp]
 8002bbc:	aa03      	add	r2, sp, #12
 8002bbe:	f7ff fedf 	bl	8002980 <_printf_common>
 8002bc2:	3001      	adds	r0, #1
 8002bc4:	d14c      	bne.n	8002c60 <_printf_i+0x200>
 8002bc6:	f04f 30ff 	mov.w	r0, #4294967295
 8002bca:	b004      	add	sp, #16
 8002bcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002bd0:	4834      	ldr	r0, [pc, #208]	; (8002ca4 <_printf_i+0x244>)
 8002bd2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002bd6:	680e      	ldr	r6, [r1, #0]
 8002bd8:	6823      	ldr	r3, [r4, #0]
 8002bda:	f856 5b04 	ldr.w	r5, [r6], #4
 8002bde:	061f      	lsls	r7, r3, #24
 8002be0:	600e      	str	r6, [r1, #0]
 8002be2:	d514      	bpl.n	8002c0e <_printf_i+0x1ae>
 8002be4:	07d9      	lsls	r1, r3, #31
 8002be6:	bf44      	itt	mi
 8002be8:	f043 0320 	orrmi.w	r3, r3, #32
 8002bec:	6023      	strmi	r3, [r4, #0]
 8002bee:	b91d      	cbnz	r5, 8002bf8 <_printf_i+0x198>
 8002bf0:	6823      	ldr	r3, [r4, #0]
 8002bf2:	f023 0320 	bic.w	r3, r3, #32
 8002bf6:	6023      	str	r3, [r4, #0]
 8002bf8:	2310      	movs	r3, #16
 8002bfa:	e7af      	b.n	8002b5c <_printf_i+0xfc>
 8002bfc:	6823      	ldr	r3, [r4, #0]
 8002bfe:	f043 0320 	orr.w	r3, r3, #32
 8002c02:	6023      	str	r3, [r4, #0]
 8002c04:	2378      	movs	r3, #120	; 0x78
 8002c06:	4828      	ldr	r0, [pc, #160]	; (8002ca8 <_printf_i+0x248>)
 8002c08:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002c0c:	e7e3      	b.n	8002bd6 <_printf_i+0x176>
 8002c0e:	065e      	lsls	r6, r3, #25
 8002c10:	bf48      	it	mi
 8002c12:	b2ad      	uxthmi	r5, r5
 8002c14:	e7e6      	b.n	8002be4 <_printf_i+0x184>
 8002c16:	4616      	mov	r6, r2
 8002c18:	e7bb      	b.n	8002b92 <_printf_i+0x132>
 8002c1a:	680b      	ldr	r3, [r1, #0]
 8002c1c:	6826      	ldr	r6, [r4, #0]
 8002c1e:	1d1d      	adds	r5, r3, #4
 8002c20:	6960      	ldr	r0, [r4, #20]
 8002c22:	600d      	str	r5, [r1, #0]
 8002c24:	0635      	lsls	r5, r6, #24
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	d501      	bpl.n	8002c2e <_printf_i+0x1ce>
 8002c2a:	6018      	str	r0, [r3, #0]
 8002c2c:	e002      	b.n	8002c34 <_printf_i+0x1d4>
 8002c2e:	0671      	lsls	r1, r6, #25
 8002c30:	d5fb      	bpl.n	8002c2a <_printf_i+0x1ca>
 8002c32:	8018      	strh	r0, [r3, #0]
 8002c34:	2300      	movs	r3, #0
 8002c36:	4616      	mov	r6, r2
 8002c38:	6123      	str	r3, [r4, #16]
 8002c3a:	e7ba      	b.n	8002bb2 <_printf_i+0x152>
 8002c3c:	680b      	ldr	r3, [r1, #0]
 8002c3e:	1d1a      	adds	r2, r3, #4
 8002c40:	600a      	str	r2, [r1, #0]
 8002c42:	681e      	ldr	r6, [r3, #0]
 8002c44:	2100      	movs	r1, #0
 8002c46:	4630      	mov	r0, r6
 8002c48:	6862      	ldr	r2, [r4, #4]
 8002c4a:	f000 f82f 	bl	8002cac <memchr>
 8002c4e:	b108      	cbz	r0, 8002c54 <_printf_i+0x1f4>
 8002c50:	1b80      	subs	r0, r0, r6
 8002c52:	6060      	str	r0, [r4, #4]
 8002c54:	6863      	ldr	r3, [r4, #4]
 8002c56:	6123      	str	r3, [r4, #16]
 8002c58:	2300      	movs	r3, #0
 8002c5a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002c5e:	e7a8      	b.n	8002bb2 <_printf_i+0x152>
 8002c60:	4632      	mov	r2, r6
 8002c62:	4649      	mov	r1, r9
 8002c64:	4640      	mov	r0, r8
 8002c66:	6923      	ldr	r3, [r4, #16]
 8002c68:	47d0      	blx	sl
 8002c6a:	3001      	adds	r0, #1
 8002c6c:	d0ab      	beq.n	8002bc6 <_printf_i+0x166>
 8002c6e:	6823      	ldr	r3, [r4, #0]
 8002c70:	079b      	lsls	r3, r3, #30
 8002c72:	d413      	bmi.n	8002c9c <_printf_i+0x23c>
 8002c74:	68e0      	ldr	r0, [r4, #12]
 8002c76:	9b03      	ldr	r3, [sp, #12]
 8002c78:	4298      	cmp	r0, r3
 8002c7a:	bfb8      	it	lt
 8002c7c:	4618      	movlt	r0, r3
 8002c7e:	e7a4      	b.n	8002bca <_printf_i+0x16a>
 8002c80:	2301      	movs	r3, #1
 8002c82:	4632      	mov	r2, r6
 8002c84:	4649      	mov	r1, r9
 8002c86:	4640      	mov	r0, r8
 8002c88:	47d0      	blx	sl
 8002c8a:	3001      	adds	r0, #1
 8002c8c:	d09b      	beq.n	8002bc6 <_printf_i+0x166>
 8002c8e:	3501      	adds	r5, #1
 8002c90:	68e3      	ldr	r3, [r4, #12]
 8002c92:	9903      	ldr	r1, [sp, #12]
 8002c94:	1a5b      	subs	r3, r3, r1
 8002c96:	42ab      	cmp	r3, r5
 8002c98:	dcf2      	bgt.n	8002c80 <_printf_i+0x220>
 8002c9a:	e7eb      	b.n	8002c74 <_printf_i+0x214>
 8002c9c:	2500      	movs	r5, #0
 8002c9e:	f104 0619 	add.w	r6, r4, #25
 8002ca2:	e7f5      	b.n	8002c90 <_printf_i+0x230>
 8002ca4:	08002f69 	.word	0x08002f69
 8002ca8:	08002f7a 	.word	0x08002f7a

08002cac <memchr>:
 8002cac:	4603      	mov	r3, r0
 8002cae:	b510      	push	{r4, lr}
 8002cb0:	b2c9      	uxtb	r1, r1
 8002cb2:	4402      	add	r2, r0
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	d101      	bne.n	8002cbe <memchr+0x12>
 8002cba:	2000      	movs	r0, #0
 8002cbc:	e003      	b.n	8002cc6 <memchr+0x1a>
 8002cbe:	7804      	ldrb	r4, [r0, #0]
 8002cc0:	3301      	adds	r3, #1
 8002cc2:	428c      	cmp	r4, r1
 8002cc4:	d1f6      	bne.n	8002cb4 <memchr+0x8>
 8002cc6:	bd10      	pop	{r4, pc}

08002cc8 <memcpy>:
 8002cc8:	440a      	add	r2, r1
 8002cca:	4291      	cmp	r1, r2
 8002ccc:	f100 33ff 	add.w	r3, r0, #4294967295
 8002cd0:	d100      	bne.n	8002cd4 <memcpy+0xc>
 8002cd2:	4770      	bx	lr
 8002cd4:	b510      	push	{r4, lr}
 8002cd6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002cda:	4291      	cmp	r1, r2
 8002cdc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002ce0:	d1f9      	bne.n	8002cd6 <memcpy+0xe>
 8002ce2:	bd10      	pop	{r4, pc}

08002ce4 <memmove>:
 8002ce4:	4288      	cmp	r0, r1
 8002ce6:	b510      	push	{r4, lr}
 8002ce8:	eb01 0402 	add.w	r4, r1, r2
 8002cec:	d902      	bls.n	8002cf4 <memmove+0x10>
 8002cee:	4284      	cmp	r4, r0
 8002cf0:	4623      	mov	r3, r4
 8002cf2:	d807      	bhi.n	8002d04 <memmove+0x20>
 8002cf4:	1e43      	subs	r3, r0, #1
 8002cf6:	42a1      	cmp	r1, r4
 8002cf8:	d008      	beq.n	8002d0c <memmove+0x28>
 8002cfa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002cfe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002d02:	e7f8      	b.n	8002cf6 <memmove+0x12>
 8002d04:	4601      	mov	r1, r0
 8002d06:	4402      	add	r2, r0
 8002d08:	428a      	cmp	r2, r1
 8002d0a:	d100      	bne.n	8002d0e <memmove+0x2a>
 8002d0c:	bd10      	pop	{r4, pc}
 8002d0e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002d12:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002d16:	e7f7      	b.n	8002d08 <memmove+0x24>

08002d18 <_free_r>:
 8002d18:	b538      	push	{r3, r4, r5, lr}
 8002d1a:	4605      	mov	r5, r0
 8002d1c:	2900      	cmp	r1, #0
 8002d1e:	d043      	beq.n	8002da8 <_free_r+0x90>
 8002d20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002d24:	1f0c      	subs	r4, r1, #4
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	bfb8      	it	lt
 8002d2a:	18e4      	addlt	r4, r4, r3
 8002d2c:	f000 f8d0 	bl	8002ed0 <__malloc_lock>
 8002d30:	4a1e      	ldr	r2, [pc, #120]	; (8002dac <_free_r+0x94>)
 8002d32:	6813      	ldr	r3, [r2, #0]
 8002d34:	4610      	mov	r0, r2
 8002d36:	b933      	cbnz	r3, 8002d46 <_free_r+0x2e>
 8002d38:	6063      	str	r3, [r4, #4]
 8002d3a:	6014      	str	r4, [r2, #0]
 8002d3c:	4628      	mov	r0, r5
 8002d3e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002d42:	f000 b8cb 	b.w	8002edc <__malloc_unlock>
 8002d46:	42a3      	cmp	r3, r4
 8002d48:	d90a      	bls.n	8002d60 <_free_r+0x48>
 8002d4a:	6821      	ldr	r1, [r4, #0]
 8002d4c:	1862      	adds	r2, r4, r1
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	bf01      	itttt	eq
 8002d52:	681a      	ldreq	r2, [r3, #0]
 8002d54:	685b      	ldreq	r3, [r3, #4]
 8002d56:	1852      	addeq	r2, r2, r1
 8002d58:	6022      	streq	r2, [r4, #0]
 8002d5a:	6063      	str	r3, [r4, #4]
 8002d5c:	6004      	str	r4, [r0, #0]
 8002d5e:	e7ed      	b.n	8002d3c <_free_r+0x24>
 8002d60:	461a      	mov	r2, r3
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	b10b      	cbz	r3, 8002d6a <_free_r+0x52>
 8002d66:	42a3      	cmp	r3, r4
 8002d68:	d9fa      	bls.n	8002d60 <_free_r+0x48>
 8002d6a:	6811      	ldr	r1, [r2, #0]
 8002d6c:	1850      	adds	r0, r2, r1
 8002d6e:	42a0      	cmp	r0, r4
 8002d70:	d10b      	bne.n	8002d8a <_free_r+0x72>
 8002d72:	6820      	ldr	r0, [r4, #0]
 8002d74:	4401      	add	r1, r0
 8002d76:	1850      	adds	r0, r2, r1
 8002d78:	4283      	cmp	r3, r0
 8002d7a:	6011      	str	r1, [r2, #0]
 8002d7c:	d1de      	bne.n	8002d3c <_free_r+0x24>
 8002d7e:	6818      	ldr	r0, [r3, #0]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	4401      	add	r1, r0
 8002d84:	6011      	str	r1, [r2, #0]
 8002d86:	6053      	str	r3, [r2, #4]
 8002d88:	e7d8      	b.n	8002d3c <_free_r+0x24>
 8002d8a:	d902      	bls.n	8002d92 <_free_r+0x7a>
 8002d8c:	230c      	movs	r3, #12
 8002d8e:	602b      	str	r3, [r5, #0]
 8002d90:	e7d4      	b.n	8002d3c <_free_r+0x24>
 8002d92:	6820      	ldr	r0, [r4, #0]
 8002d94:	1821      	adds	r1, r4, r0
 8002d96:	428b      	cmp	r3, r1
 8002d98:	bf01      	itttt	eq
 8002d9a:	6819      	ldreq	r1, [r3, #0]
 8002d9c:	685b      	ldreq	r3, [r3, #4]
 8002d9e:	1809      	addeq	r1, r1, r0
 8002da0:	6021      	streq	r1, [r4, #0]
 8002da2:	6063      	str	r3, [r4, #4]
 8002da4:	6054      	str	r4, [r2, #4]
 8002da6:	e7c9      	b.n	8002d3c <_free_r+0x24>
 8002da8:	bd38      	pop	{r3, r4, r5, pc}
 8002daa:	bf00      	nop
 8002dac:	200000b0 	.word	0x200000b0

08002db0 <_malloc_r>:
 8002db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002db2:	1ccd      	adds	r5, r1, #3
 8002db4:	f025 0503 	bic.w	r5, r5, #3
 8002db8:	3508      	adds	r5, #8
 8002dba:	2d0c      	cmp	r5, #12
 8002dbc:	bf38      	it	cc
 8002dbe:	250c      	movcc	r5, #12
 8002dc0:	2d00      	cmp	r5, #0
 8002dc2:	4606      	mov	r6, r0
 8002dc4:	db01      	blt.n	8002dca <_malloc_r+0x1a>
 8002dc6:	42a9      	cmp	r1, r5
 8002dc8:	d903      	bls.n	8002dd2 <_malloc_r+0x22>
 8002dca:	230c      	movs	r3, #12
 8002dcc:	6033      	str	r3, [r6, #0]
 8002dce:	2000      	movs	r0, #0
 8002dd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002dd2:	f000 f87d 	bl	8002ed0 <__malloc_lock>
 8002dd6:	4921      	ldr	r1, [pc, #132]	; (8002e5c <_malloc_r+0xac>)
 8002dd8:	680a      	ldr	r2, [r1, #0]
 8002dda:	4614      	mov	r4, r2
 8002ddc:	b99c      	cbnz	r4, 8002e06 <_malloc_r+0x56>
 8002dde:	4f20      	ldr	r7, [pc, #128]	; (8002e60 <_malloc_r+0xb0>)
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	b923      	cbnz	r3, 8002dee <_malloc_r+0x3e>
 8002de4:	4621      	mov	r1, r4
 8002de6:	4630      	mov	r0, r6
 8002de8:	f000 f862 	bl	8002eb0 <_sbrk_r>
 8002dec:	6038      	str	r0, [r7, #0]
 8002dee:	4629      	mov	r1, r5
 8002df0:	4630      	mov	r0, r6
 8002df2:	f000 f85d 	bl	8002eb0 <_sbrk_r>
 8002df6:	1c43      	adds	r3, r0, #1
 8002df8:	d123      	bne.n	8002e42 <_malloc_r+0x92>
 8002dfa:	230c      	movs	r3, #12
 8002dfc:	4630      	mov	r0, r6
 8002dfe:	6033      	str	r3, [r6, #0]
 8002e00:	f000 f86c 	bl	8002edc <__malloc_unlock>
 8002e04:	e7e3      	b.n	8002dce <_malloc_r+0x1e>
 8002e06:	6823      	ldr	r3, [r4, #0]
 8002e08:	1b5b      	subs	r3, r3, r5
 8002e0a:	d417      	bmi.n	8002e3c <_malloc_r+0x8c>
 8002e0c:	2b0b      	cmp	r3, #11
 8002e0e:	d903      	bls.n	8002e18 <_malloc_r+0x68>
 8002e10:	6023      	str	r3, [r4, #0]
 8002e12:	441c      	add	r4, r3
 8002e14:	6025      	str	r5, [r4, #0]
 8002e16:	e004      	b.n	8002e22 <_malloc_r+0x72>
 8002e18:	6863      	ldr	r3, [r4, #4]
 8002e1a:	42a2      	cmp	r2, r4
 8002e1c:	bf0c      	ite	eq
 8002e1e:	600b      	streq	r3, [r1, #0]
 8002e20:	6053      	strne	r3, [r2, #4]
 8002e22:	4630      	mov	r0, r6
 8002e24:	f000 f85a 	bl	8002edc <__malloc_unlock>
 8002e28:	f104 000b 	add.w	r0, r4, #11
 8002e2c:	1d23      	adds	r3, r4, #4
 8002e2e:	f020 0007 	bic.w	r0, r0, #7
 8002e32:	1ac2      	subs	r2, r0, r3
 8002e34:	d0cc      	beq.n	8002dd0 <_malloc_r+0x20>
 8002e36:	1a1b      	subs	r3, r3, r0
 8002e38:	50a3      	str	r3, [r4, r2]
 8002e3a:	e7c9      	b.n	8002dd0 <_malloc_r+0x20>
 8002e3c:	4622      	mov	r2, r4
 8002e3e:	6864      	ldr	r4, [r4, #4]
 8002e40:	e7cc      	b.n	8002ddc <_malloc_r+0x2c>
 8002e42:	1cc4      	adds	r4, r0, #3
 8002e44:	f024 0403 	bic.w	r4, r4, #3
 8002e48:	42a0      	cmp	r0, r4
 8002e4a:	d0e3      	beq.n	8002e14 <_malloc_r+0x64>
 8002e4c:	1a21      	subs	r1, r4, r0
 8002e4e:	4630      	mov	r0, r6
 8002e50:	f000 f82e 	bl	8002eb0 <_sbrk_r>
 8002e54:	3001      	adds	r0, #1
 8002e56:	d1dd      	bne.n	8002e14 <_malloc_r+0x64>
 8002e58:	e7cf      	b.n	8002dfa <_malloc_r+0x4a>
 8002e5a:	bf00      	nop
 8002e5c:	200000b0 	.word	0x200000b0
 8002e60:	200000b4 	.word	0x200000b4

08002e64 <_realloc_r>:
 8002e64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e66:	4607      	mov	r7, r0
 8002e68:	4614      	mov	r4, r2
 8002e6a:	460e      	mov	r6, r1
 8002e6c:	b921      	cbnz	r1, 8002e78 <_realloc_r+0x14>
 8002e6e:	4611      	mov	r1, r2
 8002e70:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002e74:	f7ff bf9c 	b.w	8002db0 <_malloc_r>
 8002e78:	b922      	cbnz	r2, 8002e84 <_realloc_r+0x20>
 8002e7a:	f7ff ff4d 	bl	8002d18 <_free_r>
 8002e7e:	4625      	mov	r5, r4
 8002e80:	4628      	mov	r0, r5
 8002e82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002e84:	f000 f830 	bl	8002ee8 <_malloc_usable_size_r>
 8002e88:	42a0      	cmp	r0, r4
 8002e8a:	d20f      	bcs.n	8002eac <_realloc_r+0x48>
 8002e8c:	4621      	mov	r1, r4
 8002e8e:	4638      	mov	r0, r7
 8002e90:	f7ff ff8e 	bl	8002db0 <_malloc_r>
 8002e94:	4605      	mov	r5, r0
 8002e96:	2800      	cmp	r0, #0
 8002e98:	d0f2      	beq.n	8002e80 <_realloc_r+0x1c>
 8002e9a:	4631      	mov	r1, r6
 8002e9c:	4622      	mov	r2, r4
 8002e9e:	f7ff ff13 	bl	8002cc8 <memcpy>
 8002ea2:	4631      	mov	r1, r6
 8002ea4:	4638      	mov	r0, r7
 8002ea6:	f7ff ff37 	bl	8002d18 <_free_r>
 8002eaa:	e7e9      	b.n	8002e80 <_realloc_r+0x1c>
 8002eac:	4635      	mov	r5, r6
 8002eae:	e7e7      	b.n	8002e80 <_realloc_r+0x1c>

08002eb0 <_sbrk_r>:
 8002eb0:	b538      	push	{r3, r4, r5, lr}
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	4d05      	ldr	r5, [pc, #20]	; (8002ecc <_sbrk_r+0x1c>)
 8002eb6:	4604      	mov	r4, r0
 8002eb8:	4608      	mov	r0, r1
 8002eba:	602b      	str	r3, [r5, #0]
 8002ebc:	f7fd fb7c 	bl	80005b8 <_sbrk>
 8002ec0:	1c43      	adds	r3, r0, #1
 8002ec2:	d102      	bne.n	8002eca <_sbrk_r+0x1a>
 8002ec4:	682b      	ldr	r3, [r5, #0]
 8002ec6:	b103      	cbz	r3, 8002eca <_sbrk_r+0x1a>
 8002ec8:	6023      	str	r3, [r4, #0]
 8002eca:	bd38      	pop	{r3, r4, r5, pc}
 8002ecc:	20000144 	.word	0x20000144

08002ed0 <__malloc_lock>:
 8002ed0:	4801      	ldr	r0, [pc, #4]	; (8002ed8 <__malloc_lock+0x8>)
 8002ed2:	f000 b811 	b.w	8002ef8 <__retarget_lock_acquire_recursive>
 8002ed6:	bf00      	nop
 8002ed8:	2000014c 	.word	0x2000014c

08002edc <__malloc_unlock>:
 8002edc:	4801      	ldr	r0, [pc, #4]	; (8002ee4 <__malloc_unlock+0x8>)
 8002ede:	f000 b80c 	b.w	8002efa <__retarget_lock_release_recursive>
 8002ee2:	bf00      	nop
 8002ee4:	2000014c 	.word	0x2000014c

08002ee8 <_malloc_usable_size_r>:
 8002ee8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002eec:	1f18      	subs	r0, r3, #4
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	bfbc      	itt	lt
 8002ef2:	580b      	ldrlt	r3, [r1, r0]
 8002ef4:	18c0      	addlt	r0, r0, r3
 8002ef6:	4770      	bx	lr

08002ef8 <__retarget_lock_acquire_recursive>:
 8002ef8:	4770      	bx	lr

08002efa <__retarget_lock_release_recursive>:
 8002efa:	4770      	bx	lr

08002efc <_init>:
 8002efc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002efe:	bf00      	nop
 8002f00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f02:	bc08      	pop	{r3}
 8002f04:	469e      	mov	lr, r3
 8002f06:	4770      	bx	lr

08002f08 <_fini>:
 8002f08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f0a:	bf00      	nop
 8002f0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f0e:	bc08      	pop	{r3}
 8002f10:	469e      	mov	lr, r3
 8002f12:	4770      	bx	lr
