{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 19 17:47:05 2014 " "Info: Processing started: Wed Nov 19 17:47:05 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CU -c CU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CU -c CU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[0\] " "Info: Assuming node \"KEY\[0\]\" is an undefined clock" {  } { { "newCU.v" "" { Text "C:/Users/snowm bear/Desktop/CU/newCU.v" 3 -1 0 } } { "c:/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "KEY\[0\] register register State\[0\] State\[0\] 380.08 MHz Internal " "Info: Clock \"KEY\[0\]\" Internal fmax is restricted to 380.08 MHz between source register \"State\[0\]\" and destination register \"State\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.348 ns + Longest register register " "Info: + Longest register to register delay is 1.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns State\[0\] 1 REG LCFF_X1_Y4_N1 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y4_N1; Fanout = 18; REG Node = 'State\[0\]'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { State[0] } "NODE_NAME" } } { "newCU.v" "" { Text "C:/Users/snowm bear/Desktop/CU/newCU.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.177 ns) 0.641 ns State\[0\]~_wirecell 2 COMB LCCOMB_X1_Y4_N14 1 " "Info: 2: + IC(0.464 ns) + CELL(0.177 ns) = 0.641 ns; Loc. = LCCOMB_X1_Y4_N14; Fanout = 1; COMB Node = 'State\[0\]~_wirecell'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { State[0] State[0]~_wirecell } "NODE_NAME" } } { "newCU.v" "" { Text "C:/Users/snowm bear/Desktop/CU/newCU.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.413 ns) 1.348 ns State\[0\] 3 REG LCFF_X1_Y4_N1 18 " "Info: 3: + IC(0.294 ns) + CELL(0.413 ns) = 1.348 ns; Loc. = LCFF_X1_Y4_N1; Fanout = 18; REG Node = 'State\[0\]'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { State[0]~_wirecell State[0] } "NODE_NAME" } } { "newCU.v" "" { Text "C:/Users/snowm bear/Desktop/CU/newCU.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.590 ns ( 43.77 % ) " "Info: Total cell delay = 0.590 ns ( 43.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.758 ns ( 56.23 % ) " "Info: Total interconnect delay = 0.758 ns ( 56.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.348 ns" { State[0] State[0]~_wirecell State[0] } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "1.348 ns" { State[0] {} State[0]~_wirecell {} State[0] {} } { 0.000ns 0.464ns 0.294ns } { 0.000ns 0.177ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 2.855 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[0\]\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns KEY\[0\] 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'KEY\[0\]'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "newCU.v" "" { Text "C:/Users/snowm bear/Desktop/CU/newCU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns KEY\[0\]~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'KEY\[0\]~clkctrl'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { KEY[0] KEY[0]~clkctrl } "NODE_NAME" } } { "newCU.v" "" { Text "C:/Users/snowm bear/Desktop/CU/newCU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns State\[0\] 3 REG LCFF_X1_Y4_N1 18 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X1_Y4_N1; Fanout = 18; REG Node = 'State\[0\]'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { KEY[0]~clkctrl State[0] } "NODE_NAME" } } { "newCU.v" "" { Text "C:/Users/snowm bear/Desktop/CU/newCU.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { KEY[0] KEY[0]~clkctrl State[0] } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} State[0] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 2.855 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[0\]\" to source register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns KEY\[0\] 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'KEY\[0\]'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "newCU.v" "" { Text "C:/Users/snowm bear/Desktop/CU/newCU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns KEY\[0\]~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'KEY\[0\]~clkctrl'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { KEY[0] KEY[0]~clkctrl } "NODE_NAME" } } { "newCU.v" "" { Text "C:/Users/snowm bear/Desktop/CU/newCU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns State\[0\] 3 REG LCFF_X1_Y4_N1 18 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X1_Y4_N1; Fanout = 18; REG Node = 'State\[0\]'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { KEY[0]~clkctrl State[0] } "NODE_NAME" } } { "newCU.v" "" { Text "C:/Users/snowm bear/Desktop/CU/newCU.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { KEY[0] KEY[0]~clkctrl State[0] } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} State[0] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { KEY[0] KEY[0]~clkctrl State[0] } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} State[0] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "newCU.v" "" { Text "C:/Users/snowm bear/Desktop/CU/newCU.v" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "newCU.v" "" { Text "C:/Users/snowm bear/Desktop/CU/newCU.v" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.348 ns" { State[0] State[0]~_wirecell State[0] } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "1.348 ns" { State[0] {} State[0]~_wirecell {} State[0] {} } { 0.000ns 0.464ns 0.294ns } { 0.000ns 0.177ns 0.413ns } "" } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { KEY[0] KEY[0]~clkctrl State[0] } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} State[0] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { State[0] } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "" { State[0] {} } {  } {  } "" } } { "newCU.v" "" { Text "C:/Users/snowm bear/Desktop/CU/newCU.v" 30 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "State\[3\] SW\[3\] KEY\[0\] 3.458 ns register " "Info: tsu for register \"State\[3\]\" (data pin = \"SW\[3\]\", clock pin = \"KEY\[0\]\") is 3.458 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.351 ns + Longest pin register " "Info: + Longest pin to register delay is 6.351 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns SW\[3\] 1 PIN PIN_Y2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_Y2; Fanout = 1; PIN Node = 'SW\[3\]'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "newCU.v" "" { Text "C:/Users/snowm bear/Desktop/CU/newCU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.859 ns) + CELL(0.512 ns) 6.255 ns Mux0~111 2 COMB LCCOMB_X1_Y4_N18 1 " "Info: 2: + IC(4.859 ns) + CELL(0.512 ns) = 6.255 ns; Loc. = LCCOMB_X1_Y4_N18; Fanout = 1; COMB Node = 'Mux0~111'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "5.371 ns" { SW[3] Mux0~111 } "NODE_NAME" } } { "newCU.v" "" { Text "C:/Users/snowm bear/Desktop/CU/newCU.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.351 ns State\[3\] 3 REG LCFF_X1_Y4_N19 15 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.351 ns; Loc. = LCFF_X1_Y4_N19; Fanout = 15; REG Node = 'State\[3\]'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Mux0~111 State[3] } "NODE_NAME" } } { "newCU.v" "" { Text "C:/Users/snowm bear/Desktop/CU/newCU.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.492 ns ( 23.49 % ) " "Info: Total cell delay = 1.492 ns ( 23.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.859 ns ( 76.51 % ) " "Info: Total interconnect delay = 4.859 ns ( 76.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "6.351 ns" { SW[3] Mux0~111 State[3] } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "6.351 ns" { SW[3] {} SW[3]~combout {} Mux0~111 {} State[3] {} } { 0.000ns 0.000ns 4.859ns 0.000ns } { 0.000ns 0.884ns 0.512ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "newCU.v" "" { Text "C:/Users/snowm bear/Desktop/CU/newCU.v" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 2.855 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\[0\]\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns KEY\[0\] 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'KEY\[0\]'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "newCU.v" "" { Text "C:/Users/snowm bear/Desktop/CU/newCU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns KEY\[0\]~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'KEY\[0\]~clkctrl'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { KEY[0] KEY[0]~clkctrl } "NODE_NAME" } } { "newCU.v" "" { Text "C:/Users/snowm bear/Desktop/CU/newCU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns State\[3\] 3 REG LCFF_X1_Y4_N19 15 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X1_Y4_N19; Fanout = 15; REG Node = 'State\[3\]'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { KEY[0]~clkctrl State[3] } "NODE_NAME" } } { "newCU.v" "" { Text "C:/Users/snowm bear/Desktop/CU/newCU.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { KEY[0] KEY[0]~clkctrl State[3] } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} State[3] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "6.351 ns" { SW[3] Mux0~111 State[3] } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "6.351 ns" { SW[3] {} SW[3]~combout {} Mux0~111 {} State[3] {} } { 0.000ns 0.000ns 4.859ns 0.000ns } { 0.000ns 0.884ns 0.512ns 0.096ns } "" } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { KEY[0] KEY[0]~clkctrl State[3] } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} State[3] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEY\[0\] LEDR\[0\] State\[1\] 11.081 ns register " "Info: tco from clock \"KEY\[0\]\" to destination pin \"LEDR\[0\]\" through register \"State\[1\]\" is 11.081 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 2.855 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to source register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns KEY\[0\] 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'KEY\[0\]'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "newCU.v" "" { Text "C:/Users/snowm bear/Desktop/CU/newCU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns KEY\[0\]~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'KEY\[0\]~clkctrl'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { KEY[0] KEY[0]~clkctrl } "NODE_NAME" } } { "newCU.v" "" { Text "C:/Users/snowm bear/Desktop/CU/newCU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns State\[1\] 3 REG LCFF_X1_Y4_N13 15 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X1_Y4_N13; Fanout = 15; REG Node = 'State\[1\]'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { KEY[0]~clkctrl State[1] } "NODE_NAME" } } { "newCU.v" "" { Text "C:/Users/snowm bear/Desktop/CU/newCU.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { KEY[0] KEY[0]~clkctrl State[1] } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} State[1] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "newCU.v" "" { Text "C:/Users/snowm bear/Desktop/CU/newCU.v" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.949 ns + Longest register pin " "Info: + Longest register to pin delay is 7.949 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns State\[1\] 1 REG LCFF_X1_Y4_N13 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y4_N13; Fanout = 15; REG Node = 'State\[1\]'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { State[1] } "NODE_NAME" } } { "newCU.v" "" { Text "C:/Users/snowm bear/Desktop/CU/newCU.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.468 ns) + CELL(0.512 ns) 0.980 ns Decoder0~73 2 COMB LCCOMB_X1_Y4_N6 1 " "Info: 2: + IC(0.468 ns) + CELL(0.512 ns) = 0.980 ns; Loc. = LCCOMB_X1_Y4_N6; Fanout = 1; COMB Node = 'Decoder0~73'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.980 ns" { State[1] Decoder0~73 } "NODE_NAME" } } { "newCU.v" "" { Text "C:/Users/snowm bear/Desktop/CU/newCU.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.129 ns) + CELL(2.840 ns) 7.949 ns LEDR\[0\] 3 PIN PIN_V20 0 " "Info: 3: + IC(4.129 ns) + CELL(2.840 ns) = 7.949 ns; Loc. = PIN_V20; Fanout = 0; PIN Node = 'LEDR\[0\]'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "6.969 ns" { Decoder0~73 LEDR[0] } "NODE_NAME" } } { "newCU.v" "" { Text "C:/Users/snowm bear/Desktop/CU/newCU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.352 ns ( 42.17 % ) " "Info: Total cell delay = 3.352 ns ( 42.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.597 ns ( 57.83 % ) " "Info: Total interconnect delay = 4.597 ns ( 57.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "7.949 ns" { State[1] Decoder0~73 LEDR[0] } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "7.949 ns" { State[1] {} Decoder0~73 {} LEDR[0] {} } { 0.000ns 0.468ns 4.129ns } { 0.000ns 0.512ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { KEY[0] KEY[0]~clkctrl State[1] } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} State[1] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "7.949 ns" { State[1] Decoder0~73 LEDR[0] } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "7.949 ns" { State[1] {} Decoder0~73 {} LEDR[0] {} } { 0.000ns 0.468ns 4.129ns } { 0.000ns 0.512ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[1\] LEDR\[5\] 10.832 ns Longest " "Info: Longest tpd from source pin \"SW\[1\]\" to destination pin \"LEDR\[5\]\" is 10.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns SW\[1\] 1 PIN PIN_W3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_W3; Fanout = 1; PIN Node = 'SW\[1\]'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "newCU.v" "" { Text "C:/Users/snowm bear/Desktop/CU/newCU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.193 ns) + CELL(0.544 ns) 6.601 ns Mux4~134 2 COMB LCCOMB_X1_Y4_N20 1 " "Info: 2: + IC(5.193 ns) + CELL(0.544 ns) = 6.601 ns; Loc. = LCCOMB_X1_Y4_N20; Fanout = 1; COMB Node = 'Mux4~134'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "5.737 ns" { SW[1] Mux4~134 } "NODE_NAME" } } { "newCU.v" "" { Text "C:/Users/snowm bear/Desktop/CU/newCU.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.544 ns) 7.452 ns Mux4~135 3 COMB LCCOMB_X1_Y4_N22 1 " "Info: 3: + IC(0.307 ns) + CELL(0.544 ns) = 7.452 ns; Loc. = LCCOMB_X1_Y4_N22; Fanout = 1; COMB Node = 'Mux4~135'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { Mux4~134 Mux4~135 } "NODE_NAME" } } { "newCU.v" "" { Text "C:/Users/snowm bear/Desktop/CU/newCU.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.520 ns) + CELL(2.860 ns) 10.832 ns LEDR\[5\] 4 PIN PIN_Y1 0 " "Info: 4: + IC(0.520 ns) + CELL(2.860 ns) = 10.832 ns; Loc. = PIN_Y1; Fanout = 0; PIN Node = 'LEDR\[5\]'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "3.380 ns" { Mux4~135 LEDR[5] } "NODE_NAME" } } { "newCU.v" "" { Text "C:/Users/snowm bear/Desktop/CU/newCU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.812 ns ( 44.42 % ) " "Info: Total cell delay = 4.812 ns ( 44.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.020 ns ( 55.58 % ) " "Info: Total interconnect delay = 6.020 ns ( 55.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "10.832 ns" { SW[1] Mux4~134 Mux4~135 LEDR[5] } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "10.832 ns" { SW[1] {} SW[1]~combout {} Mux4~134 {} Mux4~135 {} LEDR[5] {} } { 0.000ns 0.000ns 5.193ns 0.307ns 0.520ns } { 0.000ns 0.864ns 0.544ns 0.544ns 2.860ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "State\[3\] SW\[3\] KEY\[0\] -3.210 ns register " "Info: th for register \"State\[3\]\" (data pin = \"SW\[3\]\", clock pin = \"KEY\[0\]\") is -3.210 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 2.855 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns KEY\[0\] 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'KEY\[0\]'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "newCU.v" "" { Text "C:/Users/snowm bear/Desktop/CU/newCU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns KEY\[0\]~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'KEY\[0\]~clkctrl'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { KEY[0] KEY[0]~clkctrl } "NODE_NAME" } } { "newCU.v" "" { Text "C:/Users/snowm bear/Desktop/CU/newCU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns State\[3\] 3 REG LCFF_X1_Y4_N19 15 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X1_Y4_N19; Fanout = 15; REG Node = 'State\[3\]'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { KEY[0]~clkctrl State[3] } "NODE_NAME" } } { "newCU.v" "" { Text "C:/Users/snowm bear/Desktop/CU/newCU.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { KEY[0] KEY[0]~clkctrl State[3] } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} State[3] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "newCU.v" "" { Text "C:/Users/snowm bear/Desktop/CU/newCU.v" 30 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.351 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.351 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns SW\[3\] 1 PIN PIN_Y2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_Y2; Fanout = 1; PIN Node = 'SW\[3\]'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "newCU.v" "" { Text "C:/Users/snowm bear/Desktop/CU/newCU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.859 ns) + CELL(0.512 ns) 6.255 ns Mux0~111 2 COMB LCCOMB_X1_Y4_N18 1 " "Info: 2: + IC(4.859 ns) + CELL(0.512 ns) = 6.255 ns; Loc. = LCCOMB_X1_Y4_N18; Fanout = 1; COMB Node = 'Mux0~111'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "5.371 ns" { SW[3] Mux0~111 } "NODE_NAME" } } { "newCU.v" "" { Text "C:/Users/snowm bear/Desktop/CU/newCU.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.351 ns State\[3\] 3 REG LCFF_X1_Y4_N19 15 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.351 ns; Loc. = LCFF_X1_Y4_N19; Fanout = 15; REG Node = 'State\[3\]'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Mux0~111 State[3] } "NODE_NAME" } } { "newCU.v" "" { Text "C:/Users/snowm bear/Desktop/CU/newCU.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.492 ns ( 23.49 % ) " "Info: Total cell delay = 1.492 ns ( 23.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.859 ns ( 76.51 % ) " "Info: Total interconnect delay = 4.859 ns ( 76.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "6.351 ns" { SW[3] Mux0~111 State[3] } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "6.351 ns" { SW[3] {} SW[3]~combout {} Mux0~111 {} State[3] {} } { 0.000ns 0.000ns 4.859ns 0.000ns } { 0.000ns 0.884ns 0.512ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { KEY[0] KEY[0]~clkctrl State[3] } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} State[3] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "6.351 ns" { SW[3] Mux0~111 State[3] } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "6.351 ns" { SW[3] {} SW[3]~combout {} Mux0~111 {} State[3] {} } { 0.000ns 0.000ns 4.859ns 0.000ns } { 0.000ns 0.884ns 0.512ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 19 17:47:05 2014 " "Info: Processing ended: Wed Nov 19 17:47:05 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
