// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pwm_HH_
#define _pwm_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "pwm_mul_mul_16s_1bkb.h"
#include "pwm_CTRL_s_axi.h"
#include "pwm_TEST_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CTRL_ADDR_WIDTH = 7,
         unsigned int C_S_AXI_CTRL_DATA_WIDTH = 32,
         unsigned int C_S_AXI_TEST_ADDR_WIDTH = 15,
         unsigned int C_S_AXI_TEST_DATA_WIDTH = 32>
struct pwm : public sc_module {
    // Port declarations 38
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_lv<8> > out_V;
    sc_in< sc_logic > s_axi_CTRL_AWVALID;
    sc_out< sc_logic > s_axi_CTRL_AWREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_CTRL_AWADDR;
    sc_in< sc_logic > s_axi_CTRL_WVALID;
    sc_out< sc_logic > s_axi_CTRL_WREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_CTRL_WDATA;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH/8> > s_axi_CTRL_WSTRB;
    sc_in< sc_logic > s_axi_CTRL_ARVALID;
    sc_out< sc_logic > s_axi_CTRL_ARREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_CTRL_ARADDR;
    sc_out< sc_logic > s_axi_CTRL_RVALID;
    sc_in< sc_logic > s_axi_CTRL_RREADY;
    sc_out< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_CTRL_RDATA;
    sc_out< sc_lv<2> > s_axi_CTRL_RRESP;
    sc_out< sc_logic > s_axi_CTRL_BVALID;
    sc_in< sc_logic > s_axi_CTRL_BREADY;
    sc_out< sc_lv<2> > s_axi_CTRL_BRESP;
    sc_out< sc_logic > interrupt;
    sc_in< sc_logic > s_axi_TEST_AWVALID;
    sc_out< sc_logic > s_axi_TEST_AWREADY;
    sc_in< sc_uint<C_S_AXI_TEST_ADDR_WIDTH> > s_axi_TEST_AWADDR;
    sc_in< sc_logic > s_axi_TEST_WVALID;
    sc_out< sc_logic > s_axi_TEST_WREADY;
    sc_in< sc_uint<C_S_AXI_TEST_DATA_WIDTH> > s_axi_TEST_WDATA;
    sc_in< sc_uint<C_S_AXI_TEST_DATA_WIDTH/8> > s_axi_TEST_WSTRB;
    sc_in< sc_logic > s_axi_TEST_ARVALID;
    sc_out< sc_logic > s_axi_TEST_ARREADY;
    sc_in< sc_uint<C_S_AXI_TEST_ADDR_WIDTH> > s_axi_TEST_ARADDR;
    sc_out< sc_logic > s_axi_TEST_RVALID;
    sc_in< sc_logic > s_axi_TEST_RREADY;
    sc_out< sc_uint<C_S_AXI_TEST_DATA_WIDTH> > s_axi_TEST_RDATA;
    sc_out< sc_lv<2> > s_axi_TEST_RRESP;
    sc_out< sc_logic > s_axi_TEST_BVALID;
    sc_in< sc_logic > s_axi_TEST_BREADY;
    sc_out< sc_lv<2> > s_axi_TEST_BRESP;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    pwm(sc_module_name name);
    SC_HAS_PROCESS(pwm);

    ~pwm();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    pwm_CTRL_s_axi<C_S_AXI_CTRL_ADDR_WIDTH,C_S_AXI_CTRL_DATA_WIDTH>* pwm_CTRL_s_axi_U;
    pwm_TEST_s_axi<C_S_AXI_TEST_ADDR_WIDTH,C_S_AXI_TEST_DATA_WIDTH>* pwm_TEST_s_axi_U;
    pwm_mul_mul_16s_1bkb<1,1,16,16,32>* pwm_mul_mul_16s_1bkb_U1;
    pwm_mul_mul_16s_1bkb<1,1,16,16,32>* pwm_mul_mul_16s_1bkb_U2;
    pwm_mul_mul_16s_1bkb<1,1,16,16,32>* pwm_mul_mul_16s_1bkb_U3;
    pwm_mul_mul_16s_1bkb<1,1,16,16,32>* pwm_mul_mul_16s_1bkb_U4;
    pwm_mul_mul_16s_1bkb<1,1,16,16,32>* pwm_mul_mul_16s_1bkb_U5;
    pwm_mul_mul_16s_1bkb<1,1,16,16,32>* pwm_mul_mul_16s_1bkb_U6;
    pwm_mul_mul_16s_1bkb<1,1,16,16,32>* pwm_mul_mul_16s_1bkb_U7;
    pwm_mul_mul_16s_1bkb<1,1,16,16,32>* pwm_mul_mul_16s_1bkb_U8;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<9> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< bool > ap_block_state9_pp0_stage8_iter0;
    sc_signal< bool > ap_block_state18_pp0_stage8_iter1;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< sc_lv<32> > min_duty;
    sc_signal< sc_lv<32> > max_duty;
    sc_signal< sc_lv<32> > period;
    sc_signal< sc_lv<4> > m_V_address0;
    sc_signal< sc_logic > m_V_ce0;
    sc_signal< sc_lv<16> > m_V_q0;
    sc_signal< sc_lv<12> > test_address0;
    sc_signal< sc_logic > test_ce0;
    sc_signal< sc_logic > test_we0;
    sc_signal< sc_lv<32> > test_d0;
    sc_signal< sc_lv<16> > acc;
    sc_signal< sc_lv<8> > out_p_V;
    sc_signal< sc_lv<16> > tmp_2_fu_310_p1;
    sc_signal< sc_lv<16> > tmp_2_reg_1291;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<16> > p_Val2_8_fu_314_p1;
    sc_signal< sc_lv<16> > p_Val2_8_reg_1296;
    sc_signal< sc_lv<16> > acc_load_reg_1307;
    sc_signal< sc_lv<1> > tmp_21_fu_326_p2;
    sc_signal< sc_lv<1> > tmp_21_reg_1320;
    sc_signal< sc_lv<32> > OP1_V_fu_362_p1;
    sc_signal< sc_lv<32> > OP1_V_reg_1332;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<32> > p_Val2_s_fu_1242_p2;
    sc_signal< sc_lv<32> > p_Val2_s_reg_1343;
    sc_signal< sc_lv<13> > tmp_61_fu_369_p1;
    sc_signal< sc_lv<13> > tmp_61_reg_1348;
    sc_signal< sc_lv<33> > tmp_7_cast_fu_382_p1;
    sc_signal< sc_lv<33> > tmp_7_cast_reg_1358;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state3_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state12_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<32> > p_Val2_1_fu_1249_p2;
    sc_signal< sc_lv<32> > p_Val2_1_reg_1369;
    sc_signal< sc_lv<13> > tmp_63_fu_441_p1;
    sc_signal< sc_lv<13> > tmp_63_reg_1374;
    sc_signal< sc_lv<1> > tmp_13_fu_444_p2;
    sc_signal< sc_lv<1> > tmp_13_reg_1384;
    sc_signal< sc_lv<1> > tmp_16_fu_448_p2;
    sc_signal< sc_lv<1> > tmp_16_reg_1396;
    sc_signal< sc_lv<32> > p_Val2_2_fu_1255_p2;
    sc_signal< sc_lv<32> > p_Val2_2_reg_1401;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state4_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state13_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<13> > tmp_65_fu_510_p1;
    sc_signal< sc_lv<13> > tmp_65_reg_1406;
    sc_signal< sc_lv<1> > tmp_16_1_fu_513_p2;
    sc_signal< sc_lv<1> > tmp_16_1_reg_1416;
    sc_signal< sc_lv<32> > p_Val2_s_6_fu_1261_p2;
    sc_signal< sc_lv<32> > p_Val2_s_6_reg_1421;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state5_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state14_pp0_stage4_iter1;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<13> > tmp_67_fu_575_p1;
    sc_signal< sc_lv<13> > tmp_67_reg_1426;
    sc_signal< sc_lv<1> > tmp_16_2_fu_578_p2;
    sc_signal< sc_lv<1> > tmp_16_2_reg_1436;
    sc_signal< sc_lv<32> > p_Val2_3_fu_1267_p2;
    sc_signal< sc_lv<32> > p_Val2_3_reg_1441;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state6_pp0_stage5_iter0;
    sc_signal< bool > ap_block_state15_pp0_stage5_iter1;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_lv<13> > tmp_69_fu_640_p1;
    sc_signal< sc_lv<13> > tmp_69_reg_1446;
    sc_signal< sc_lv<1> > tmp_16_3_fu_643_p2;
    sc_signal< sc_lv<1> > tmp_16_3_reg_1456;
    sc_signal< sc_lv<32> > p_Val2_5_fu_1273_p2;
    sc_signal< sc_lv<32> > p_Val2_5_reg_1461;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_state7_pp0_stage6_iter0;
    sc_signal< bool > ap_block_state16_pp0_stage6_iter1;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_lv<13> > tmp_71_fu_705_p1;
    sc_signal< sc_lv<13> > tmp_71_reg_1466;
    sc_signal< sc_lv<1> > tmp_16_4_fu_708_p2;
    sc_signal< sc_lv<1> > tmp_16_4_reg_1476;
    sc_signal< sc_lv<32> > p_Val2_6_fu_1279_p2;
    sc_signal< sc_lv<32> > p_Val2_6_reg_1481;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_state8_pp0_stage7_iter0;
    sc_signal< bool > ap_block_state17_pp0_stage7_iter1;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< sc_lv<13> > tmp_73_fu_770_p1;
    sc_signal< sc_lv<13> > tmp_73_reg_1486;
    sc_signal< sc_lv<1> > tmp_16_5_fu_773_p2;
    sc_signal< sc_lv<1> > tmp_16_5_reg_1496;
    sc_signal< sc_lv<32> > p_Val2_7_fu_1285_p2;
    sc_signal< sc_lv<32> > p_Val2_7_reg_1506;
    sc_signal< sc_lv<13> > tmp_75_fu_835_p1;
    sc_signal< sc_lv<13> > tmp_75_reg_1511;
    sc_signal< sc_lv<1> > tmp_16_6_fu_838_p2;
    sc_signal< sc_lv<1> > tmp_16_6_reg_1516;
    sc_signal< sc_lv<1> > icmp_fu_875_p2;
    sc_signal< sc_lv<1> > icmp_reg_1521;
    sc_signal< sc_lv<1> > p_Repl2_0_trunc_fu_952_p2;
    sc_signal< sc_lv<1> > p_Repl2_0_trunc_reg_1526;
    sc_signal< sc_lv<1> > p_Repl2_1_trunc_fu_975_p2;
    sc_signal< sc_lv<1> > p_Repl2_1_trunc_reg_1531;
    sc_signal< sc_lv<1> > p_Repl2_2_trunc_fu_998_p2;
    sc_signal< sc_lv<1> > p_Repl2_2_trunc_reg_1536;
    sc_signal< sc_lv<1> > p_Repl2_3_trunc_fu_1021_p2;
    sc_signal< sc_lv<1> > p_Repl2_3_trunc_reg_1541;
    sc_signal< sc_lv<1> > p_Repl2_4_trunc_fu_1044_p2;
    sc_signal< sc_lv<1> > p_Repl2_4_trunc_reg_1546;
    sc_signal< sc_lv<1> > p_Repl2_5_trunc_fu_1067_p2;
    sc_signal< sc_lv<1> > p_Repl2_5_trunc_reg_1551;
    sc_signal< sc_lv<1> > p_Repl2_6_trunc_fu_1090_p2;
    sc_signal< sc_lv<1> > p_Repl2_6_trunc_reg_1556;
    sc_signal< sc_lv<1> > p_Repl2_7_trunc_fu_1119_p2;
    sc_signal< sc_lv<1> > p_Repl2_7_trunc_reg_1561;
    sc_signal< sc_lv<8> > p_Val2_4_fu_1142_p3;
    sc_signal< sc_lv<8> > p_Val2_4_reg_1566;
    sc_signal< sc_lv<1> > tmp_87_reg_1571;
    sc_signal< sc_lv<1> > tmp_88_reg_1576;
    sc_signal< sc_lv<1> > tmp_89_reg_1581;
    sc_signal< sc_lv<1> > tmp_90_reg_1586;
    sc_signal< sc_lv<1> > tmp_91_reg_1591;
    sc_signal< sc_lv<1> > tmp_92_reg_1596;
    sc_signal< sc_lv<1> > tmp_93_reg_1601;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0_reg;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< bool > ap_block_pp0_stage8;
    sc_signal< sc_lv<16> > tmp_11_fu_348_p3;
    sc_signal< sc_lv<8> > p_Result_4_7_fu_1124_p9;
    sc_signal< bool > ap_block_pp0_stage8_01001;
    sc_signal< sc_lv<32> > tmp_12_fu_1153_p1;
    sc_signal< sc_lv<32> > tmp_22_fu_1214_p1;
    sc_signal< sc_lv<32> > tmp_23_fu_1218_p1;
    sc_signal< sc_lv<32> > tmp_25_fu_1222_p1;
    sc_signal< sc_lv<32> > tmp_26_fu_1226_p1;
    sc_signal< sc_lv<32> > tmp_27_fu_1230_p1;
    sc_signal< sc_lv<32> > tmp_28_fu_1234_p1;
    sc_signal< sc_lv<32> > tmp_29_fu_1238_p1;
    sc_signal< sc_lv<32> > tmp_1_fu_304_p2;
    sc_signal< sc_lv<16> > tmp_76_fu_318_p1;
    sc_signal< sc_lv<16> > tmp_85_fu_332_p1;
    sc_signal< sc_lv<1> > tmp_s_fu_336_p2;
    sc_signal< sc_lv<16> > tmp_10_fu_342_p2;
    sc_signal< sc_lv<29> > tmp_7_fu_375_p3;
    sc_signal< sc_lv<33> > tmp_5_fu_372_p1;
    sc_signal< sc_lv<33> > r_V_2_fu_386_p2;
    sc_signal< sc_lv<16> > tmp_6_fu_405_p4;
    sc_signal< sc_lv<1> > tmp_8_fu_400_p2;
    sc_signal< sc_lv<16> > tmp_9_fu_415_p2;
    sc_signal< sc_lv<1> > tmp_31_fu_392_p3;
    sc_signal< sc_lv<16> > tmp_24_fu_421_p3;
    sc_signal< sc_lv<16> > tmp_30_fu_429_p3;
    sc_signal< sc_lv<33> > tmp_5_1_fu_453_p1;
    sc_signal< sc_lv<33> > r_V_2_1_fu_456_p2;
    sc_signal< sc_lv<16> > tmp_32_fu_474_p4;
    sc_signal< sc_lv<1> > tmp_8_1_fu_469_p2;
    sc_signal< sc_lv<16> > tmp_33_fu_484_p2;
    sc_signal< sc_lv<1> > tmp_62_fu_461_p3;
    sc_signal< sc_lv<16> > tmp_34_fu_490_p3;
    sc_signal< sc_lv<16> > tmp_35_fu_498_p3;
    sc_signal< sc_lv<33> > tmp_5_2_fu_518_p1;
    sc_signal< sc_lv<33> > r_V_2_2_fu_521_p2;
    sc_signal< sc_lv<16> > tmp_36_fu_539_p4;
    sc_signal< sc_lv<1> > tmp_8_2_fu_534_p2;
    sc_signal< sc_lv<16> > tmp_37_fu_549_p2;
    sc_signal< sc_lv<1> > tmp_64_fu_526_p3;
    sc_signal< sc_lv<16> > tmp_38_fu_555_p3;
    sc_signal< sc_lv<16> > tmp_39_fu_563_p3;
    sc_signal< sc_lv<33> > tmp_5_3_fu_583_p1;
    sc_signal< sc_lv<33> > r_V_2_3_fu_586_p2;
    sc_signal< sc_lv<16> > tmp_40_fu_604_p4;
    sc_signal< sc_lv<1> > tmp_8_3_fu_599_p2;
    sc_signal< sc_lv<16> > tmp_41_fu_614_p2;
    sc_signal< sc_lv<1> > tmp_66_fu_591_p3;
    sc_signal< sc_lv<16> > tmp_42_fu_620_p3;
    sc_signal< sc_lv<16> > tmp_43_fu_628_p3;
    sc_signal< sc_lv<33> > tmp_5_4_fu_648_p1;
    sc_signal< sc_lv<33> > r_V_2_4_fu_651_p2;
    sc_signal< sc_lv<16> > tmp_44_fu_669_p4;
    sc_signal< sc_lv<1> > tmp_8_4_fu_664_p2;
    sc_signal< sc_lv<16> > tmp_45_fu_679_p2;
    sc_signal< sc_lv<1> > tmp_68_fu_656_p3;
    sc_signal< sc_lv<16> > tmp_46_fu_685_p3;
    sc_signal< sc_lv<16> > tmp_47_fu_693_p3;
    sc_signal< sc_lv<33> > tmp_5_5_fu_713_p1;
    sc_signal< sc_lv<33> > r_V_2_5_fu_716_p2;
    sc_signal< sc_lv<16> > tmp_48_fu_734_p4;
    sc_signal< sc_lv<1> > tmp_8_5_fu_729_p2;
    sc_signal< sc_lv<16> > tmp_49_fu_744_p2;
    sc_signal< sc_lv<1> > tmp_70_fu_721_p3;
    sc_signal< sc_lv<16> > tmp_50_fu_750_p3;
    sc_signal< sc_lv<16> > tmp_51_fu_758_p3;
    sc_signal< sc_lv<33> > tmp_5_6_fu_778_p1;
    sc_signal< sc_lv<33> > r_V_2_6_fu_781_p2;
    sc_signal< sc_lv<16> > tmp_52_fu_799_p4;
    sc_signal< sc_lv<1> > tmp_8_6_fu_794_p2;
    sc_signal< sc_lv<16> > tmp_53_fu_809_p2;
    sc_signal< sc_lv<1> > tmp_72_fu_786_p3;
    sc_signal< sc_lv<16> > tmp_54_fu_815_p3;
    sc_signal< sc_lv<16> > tmp_55_fu_823_p3;
    sc_signal< sc_lv<16> > OP1_V_cast1_fu_843_p0;
    sc_signal< sc_lv<16> > p_shl_fu_847_p1;
    sc_signal< sc_lv<18> > p_shl_fu_847_p3;
    sc_signal< sc_lv<19> > p_shl_cast_fu_855_p1;
    sc_signal< sc_lv<19> > OP1_V_cast1_fu_843_p1;
    sc_signal< sc_lv<19> > r_V_fu_859_p2;
    sc_signal< sc_lv<6> > tmp_fu_865_p4;
    sc_signal< sc_lv<33> > tmp_5_7_fu_881_p1;
    sc_signal< sc_lv<33> > r_V_2_7_fu_884_p2;
    sc_signal< sc_lv<16> > tmp_56_fu_902_p4;
    sc_signal< sc_lv<1> > tmp_8_7_fu_897_p2;
    sc_signal< sc_lv<16> > tmp_57_fu_912_p2;
    sc_signal< sc_lv<1> > tmp_74_fu_889_p3;
    sc_signal< sc_lv<16> > tmp_58_fu_918_p3;
    sc_signal< sc_lv<1> > tmp_77_fu_938_p1;
    sc_signal< sc_lv<1> > tmp_19_s_fu_942_p2;
    sc_signal< sc_lv<1> > tmp_3_fu_947_p2;
    sc_signal< sc_lv<1> > tmp_78_fu_957_p3;
    sc_signal< sc_lv<1> > tmp_19_1_fu_965_p2;
    sc_signal< sc_lv<1> > tmp_4_fu_970_p2;
    sc_signal< sc_lv<1> > tmp_79_fu_980_p3;
    sc_signal< sc_lv<1> > tmp_19_2_fu_988_p2;
    sc_signal< sc_lv<1> > tmp_14_fu_993_p2;
    sc_signal< sc_lv<1> > tmp_80_fu_1003_p3;
    sc_signal< sc_lv<1> > tmp_19_3_fu_1011_p2;
    sc_signal< sc_lv<1> > tmp_15_fu_1016_p2;
    sc_signal< sc_lv<1> > tmp_81_fu_1026_p3;
    sc_signal< sc_lv<1> > tmp_19_4_fu_1034_p2;
    sc_signal< sc_lv<1> > tmp_17_fu_1039_p2;
    sc_signal< sc_lv<1> > tmp_82_fu_1049_p3;
    sc_signal< sc_lv<1> > tmp_19_5_fu_1057_p2;
    sc_signal< sc_lv<1> > tmp_18_fu_1062_p2;
    sc_signal< sc_lv<1> > tmp_83_fu_1072_p3;
    sc_signal< sc_lv<1> > tmp_19_6_fu_1080_p2;
    sc_signal< sc_lv<1> > tmp_19_fu_1085_p2;
    sc_signal< sc_lv<16> > tmp_59_fu_926_p3;
    sc_signal< sc_lv<1> > tmp_84_fu_1100_p3;
    sc_signal< sc_lv<1> > tmp_16_7_fu_1095_p2;
    sc_signal< sc_lv<1> > tmp_19_7_fu_1108_p2;
    sc_signal< sc_lv<1> > tmp_20_fu_1114_p2;
    sc_signal< sc_lv<1> > tmp_86_fu_1149_p1;
    sc_signal< sc_lv<16> > p_Val2_s_fu_1242_p1;
    sc_signal< sc_lv<16> > p_Val2_1_fu_1249_p1;
    sc_signal< sc_lv<16> > p_Val2_2_fu_1255_p1;
    sc_signal< sc_lv<16> > p_Val2_s_6_fu_1261_p1;
    sc_signal< sc_lv<16> > p_Val2_3_fu_1267_p1;
    sc_signal< sc_lv<16> > p_Val2_5_fu_1273_p1;
    sc_signal< sc_lv<16> > p_Val2_6_fu_1279_p1;
    sc_signal< sc_lv<16> > p_Val2_7_fu_1285_p1;
    sc_signal< sc_lv<9> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_idle_pp0_1to1;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< sc_logic > ap_idle_pp0_0to0;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<32> > p_Val2_s_fu_1242_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<9> ap_ST_fsm_pp0_stage0;
    static const sc_lv<9> ap_ST_fsm_pp0_stage1;
    static const sc_lv<9> ap_ST_fsm_pp0_stage2;
    static const sc_lv<9> ap_ST_fsm_pp0_stage3;
    static const sc_lv<9> ap_ST_fsm_pp0_stage4;
    static const sc_lv<9> ap_ST_fsm_pp0_stage5;
    static const sc_lv<9> ap_ST_fsm_pp0_stage6;
    static const sc_lv<9> ap_ST_fsm_pp0_stage7;
    static const sc_lv<9> ap_ST_fsm_pp0_stage8;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const bool ap_const_boolean_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_4;
    static const sc_lv<64> ap_const_lv64_5;
    static const sc_lv<64> ap_const_lv64_6;
    static const sc_lv<64> ap_const_lv64_7;
    static const sc_lv<64> ap_const_lv64_8;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<8> ap_const_lv8_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_OP1_V_cast1_fu_843_p0();
    void thread_OP1_V_cast1_fu_843_p1();
    void thread_OP1_V_fu_362_p1();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8();
    void thread_ap_block_pp0_stage8_01001();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_state10_pp0_stage0_iter1();
    void thread_ap_block_state11_pp0_stage1_iter1();
    void thread_ap_block_state12_pp0_stage2_iter1();
    void thread_ap_block_state13_pp0_stage3_iter1();
    void thread_ap_block_state14_pp0_stage4_iter1();
    void thread_ap_block_state15_pp0_stage5_iter1();
    void thread_ap_block_state16_pp0_stage6_iter1();
    void thread_ap_block_state17_pp0_stage7_iter1();
    void thread_ap_block_state18_pp0_stage8_iter1();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage1_iter0();
    void thread_ap_block_state3_pp0_stage2_iter0();
    void thread_ap_block_state4_pp0_stage3_iter0();
    void thread_ap_block_state5_pp0_stage4_iter0();
    void thread_ap_block_state6_pp0_stage5_iter0();
    void thread_ap_block_state7_pp0_stage6_iter0();
    void thread_ap_block_state8_pp0_stage7_iter0();
    void thread_ap_block_state9_pp0_stage8_iter0();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to0();
    void thread_ap_idle_pp0_1to1();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_rst_n_inv();
    void thread_icmp_fu_875_p2();
    void thread_m_V_address0();
    void thread_m_V_ce0();
    void thread_out_V();
    void thread_p_Repl2_0_trunc_fu_952_p2();
    void thread_p_Repl2_1_trunc_fu_975_p2();
    void thread_p_Repl2_2_trunc_fu_998_p2();
    void thread_p_Repl2_3_trunc_fu_1021_p2();
    void thread_p_Repl2_4_trunc_fu_1044_p2();
    void thread_p_Repl2_5_trunc_fu_1067_p2();
    void thread_p_Repl2_6_trunc_fu_1090_p2();
    void thread_p_Repl2_7_trunc_fu_1119_p2();
    void thread_p_Result_4_7_fu_1124_p9();
    void thread_p_Val2_1_fu_1249_p1();
    void thread_p_Val2_2_fu_1255_p1();
    void thread_p_Val2_3_fu_1267_p1();
    void thread_p_Val2_4_fu_1142_p3();
    void thread_p_Val2_5_fu_1273_p1();
    void thread_p_Val2_6_fu_1279_p1();
    void thread_p_Val2_7_fu_1285_p1();
    void thread_p_Val2_8_fu_314_p1();
    void thread_p_Val2_s_6_fu_1261_p1();
    void thread_p_Val2_s_fu_1242_p1();
    void thread_p_Val2_s_fu_1242_p10();
    void thread_p_shl_cast_fu_855_p1();
    void thread_p_shl_fu_847_p1();
    void thread_p_shl_fu_847_p3();
    void thread_r_V_2_1_fu_456_p2();
    void thread_r_V_2_2_fu_521_p2();
    void thread_r_V_2_3_fu_586_p2();
    void thread_r_V_2_4_fu_651_p2();
    void thread_r_V_2_5_fu_716_p2();
    void thread_r_V_2_6_fu_781_p2();
    void thread_r_V_2_7_fu_884_p2();
    void thread_r_V_2_fu_386_p2();
    void thread_r_V_fu_859_p2();
    void thread_test_address0();
    void thread_test_ce0();
    void thread_test_d0();
    void thread_test_we0();
    void thread_tmp_10_fu_342_p2();
    void thread_tmp_11_fu_348_p3();
    void thread_tmp_12_fu_1153_p1();
    void thread_tmp_13_fu_444_p2();
    void thread_tmp_14_fu_993_p2();
    void thread_tmp_15_fu_1016_p2();
    void thread_tmp_16_1_fu_513_p2();
    void thread_tmp_16_2_fu_578_p2();
    void thread_tmp_16_3_fu_643_p2();
    void thread_tmp_16_4_fu_708_p2();
    void thread_tmp_16_5_fu_773_p2();
    void thread_tmp_16_6_fu_838_p2();
    void thread_tmp_16_7_fu_1095_p2();
    void thread_tmp_16_fu_448_p2();
    void thread_tmp_17_fu_1039_p2();
    void thread_tmp_18_fu_1062_p2();
    void thread_tmp_19_1_fu_965_p2();
    void thread_tmp_19_2_fu_988_p2();
    void thread_tmp_19_3_fu_1011_p2();
    void thread_tmp_19_4_fu_1034_p2();
    void thread_tmp_19_5_fu_1057_p2();
    void thread_tmp_19_6_fu_1080_p2();
    void thread_tmp_19_7_fu_1108_p2();
    void thread_tmp_19_fu_1085_p2();
    void thread_tmp_19_s_fu_942_p2();
    void thread_tmp_1_fu_304_p2();
    void thread_tmp_20_fu_1114_p2();
    void thread_tmp_21_fu_326_p2();
    void thread_tmp_22_fu_1214_p1();
    void thread_tmp_23_fu_1218_p1();
    void thread_tmp_24_fu_421_p3();
    void thread_tmp_25_fu_1222_p1();
    void thread_tmp_26_fu_1226_p1();
    void thread_tmp_27_fu_1230_p1();
    void thread_tmp_28_fu_1234_p1();
    void thread_tmp_29_fu_1238_p1();
    void thread_tmp_2_fu_310_p1();
    void thread_tmp_30_fu_429_p3();
    void thread_tmp_31_fu_392_p3();
    void thread_tmp_32_fu_474_p4();
    void thread_tmp_33_fu_484_p2();
    void thread_tmp_34_fu_490_p3();
    void thread_tmp_35_fu_498_p3();
    void thread_tmp_36_fu_539_p4();
    void thread_tmp_37_fu_549_p2();
    void thread_tmp_38_fu_555_p3();
    void thread_tmp_39_fu_563_p3();
    void thread_tmp_3_fu_947_p2();
    void thread_tmp_40_fu_604_p4();
    void thread_tmp_41_fu_614_p2();
    void thread_tmp_42_fu_620_p3();
    void thread_tmp_43_fu_628_p3();
    void thread_tmp_44_fu_669_p4();
    void thread_tmp_45_fu_679_p2();
    void thread_tmp_46_fu_685_p3();
    void thread_tmp_47_fu_693_p3();
    void thread_tmp_48_fu_734_p4();
    void thread_tmp_49_fu_744_p2();
    void thread_tmp_4_fu_970_p2();
    void thread_tmp_50_fu_750_p3();
    void thread_tmp_51_fu_758_p3();
    void thread_tmp_52_fu_799_p4();
    void thread_tmp_53_fu_809_p2();
    void thread_tmp_54_fu_815_p3();
    void thread_tmp_55_fu_823_p3();
    void thread_tmp_56_fu_902_p4();
    void thread_tmp_57_fu_912_p2();
    void thread_tmp_58_fu_918_p3();
    void thread_tmp_59_fu_926_p3();
    void thread_tmp_5_1_fu_453_p1();
    void thread_tmp_5_2_fu_518_p1();
    void thread_tmp_5_3_fu_583_p1();
    void thread_tmp_5_4_fu_648_p1();
    void thread_tmp_5_5_fu_713_p1();
    void thread_tmp_5_6_fu_778_p1();
    void thread_tmp_5_7_fu_881_p1();
    void thread_tmp_5_fu_372_p1();
    void thread_tmp_61_fu_369_p1();
    void thread_tmp_62_fu_461_p3();
    void thread_tmp_63_fu_441_p1();
    void thread_tmp_64_fu_526_p3();
    void thread_tmp_65_fu_510_p1();
    void thread_tmp_66_fu_591_p3();
    void thread_tmp_67_fu_575_p1();
    void thread_tmp_68_fu_656_p3();
    void thread_tmp_69_fu_640_p1();
    void thread_tmp_6_fu_405_p4();
    void thread_tmp_70_fu_721_p3();
    void thread_tmp_71_fu_705_p1();
    void thread_tmp_72_fu_786_p3();
    void thread_tmp_73_fu_770_p1();
    void thread_tmp_74_fu_889_p3();
    void thread_tmp_75_fu_835_p1();
    void thread_tmp_76_fu_318_p1();
    void thread_tmp_77_fu_938_p1();
    void thread_tmp_78_fu_957_p3();
    void thread_tmp_79_fu_980_p3();
    void thread_tmp_7_cast_fu_382_p1();
    void thread_tmp_7_fu_375_p3();
    void thread_tmp_80_fu_1003_p3();
    void thread_tmp_81_fu_1026_p3();
    void thread_tmp_82_fu_1049_p3();
    void thread_tmp_83_fu_1072_p3();
    void thread_tmp_84_fu_1100_p3();
    void thread_tmp_85_fu_332_p1();
    void thread_tmp_86_fu_1149_p1();
    void thread_tmp_8_1_fu_469_p2();
    void thread_tmp_8_2_fu_534_p2();
    void thread_tmp_8_3_fu_599_p2();
    void thread_tmp_8_4_fu_664_p2();
    void thread_tmp_8_5_fu_729_p2();
    void thread_tmp_8_6_fu_794_p2();
    void thread_tmp_8_7_fu_897_p2();
    void thread_tmp_8_fu_400_p2();
    void thread_tmp_9_fu_415_p2();
    void thread_tmp_fu_865_p4();
    void thread_tmp_s_fu_336_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
