$date
	Sat Jun 13 10:47:58 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module instrmemstimulous $end
$var wire 32 ! instr [31:0] $end
$var reg 32 " addr [31:0] $end
$scope module IF1 $end
$var wire 32 # PC [31:0] $end
$var wire 32 $ instruction [31:0] $end
$scope module I1 $end
$var wire 32 % address [31:0] $end
$var wire 32 & instruction [31:0] $end
$var reg 32 ' temp [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111000000100000000000000000011 '
bx &
b0 %
bx $
b0 #
b0 "
bx !
$end
#1000
b111000000100000000000000000011 !
b111000000100000000000000000011 $
b111000000100000000000000000011 &
#10000
b111000000100010000000000000100 '
b100 "
b100 #
b100 %
#11000
b111000000100010000000000000100 !
b111000000100010000000000000100 $
b111000000100010000000000000100 &
#20000
b1000000000000000000000000101 '
b1000 "
b1000 #
b1000 %
#21000
b1000000000000000000000000101 !
b1000000000000000000000000101 $
b1000000000000000000000000101 &
#30000
b111000000100000000000000000001 '
b1100 "
b1100 #
b1100 %
#31000
b111000000100000000000000000001 !
b111000000100000000000000000001 $
b111000000100000000000000000001 &
#40000
b111000000100010000000000000001 '
b10000 "
b10000 #
b10000 %
#41000
b111000000100010000000000000001 !
b111000000100010000000000000001 $
b111000000100010000000000000001 &
#50000
b10001100001001000000100010 '
b10100 "
b10100 #
b10100 %
#51000
b10001100001001000000100010 !
b10001100001001000000100010 $
b10001100001001000000100010 &
#60000
b10110000100011111111111111100 '
b11000 "
b11000 #
b11000 %
#61000
b10110000100011111111111111100 !
b10110000100011111111111111100 $
b10110000100011111111111111100 &
#70000
b10000100011001100000100000 '
b11100 "
b11100 #
b11100 %
#71000
b10000100011001100000100000 !
b10000100011001100000100000 $
b10000100011001100000100000 &
#80000
