
set tech_lib tcbn28hpcplusbwp30p140ssg0p81vm40c
set mem_lib temn28hpcphssrammacros
set pad_lib tphn28hpcgv18essg0p81v1p62v0c
set pad_lib_path /pseudopath/tphn28hpcgv18e_120a
set operating_cond ssg0p81vm40c
set mem_cond ssg0p81v0p81vm40c
set tech_lib_path /pseudopath/tcbn28hpcplusbwp30p140_180a
set memory_lib_path /pseudopath/temn28hpcphssrammacros_110a/lib
set loading_cell BUFFD4BWP30P140
set driving_cell BUFFD4BWP30P140
set dont_use_cells [list tcbn28hpcplusbwp30p140ssg0p81vm40c/SDF* tcbn28hpcplusbwp30p140ssg0p81vm40c/SEDF* tcbn28hpcplusbwp30p140ssg0p81vm40c/G* tcbn28hpcplusbwp30p140ssg0p81vm40c/*D0BWP30P140 tcbn28hpcplusbwp30p140ssg0p81vm40c/DEL* tcbn28hpcplusbwp30p140ssg0p81vm40c/CKAN2D* tcbn28hpcplusbwp30p140ssg0p81vm40c/CKBD* tcbn28hpcplusbwp30p140ssg0p81vm40c/CKLHQD* tcbn28hpcplusbwp30p140ssg0p81vm40c/CKLNQD* tcbn28hpcplusbwp30p140ssg0p81vm40c/CKMUX2D* tcbn28hpcplusbwp30p140ssg0p81vm40c/CKND* tcbn28hpcplusbwp30p140ssg0p81vm40c/CKND2D* tcbn28hpcplusbwp30p140ssg0p81vm40c/CKXOR2D*]
set wire_load_group WireAreaForZero
set syn_effort "high"

set compile_preserve_subdesign_interfaces "true"
set compile_seqmap_propagate_constants "false"
set verilogout_no_tri "true"
set verilogout_show_unconnected_pins "false"

define_design_lib work -path work
