
---------- Begin Simulation Statistics ----------
final_tick                               358316634000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 212129                       # Simulator instruction rate (inst/s)
host_mem_usage                                 816072                       # Number of bytes of host memory used
host_op_rate                                   422797                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    23.57                       # Real time elapsed on the host
host_tick_rate                            15201770928                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5000001                       # Number of instructions simulated
sim_ops                                       9965606                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.358317                       # Number of seconds simulated
sim_ticks                                358316634000                       # Number of ticks simulated
system.cachebus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cachebus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cachebus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cachebus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cachebus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cachebus.snoop_filter.tot_snoops             0                       # Total number of snoops made to the snoop filter.
system.cpu.Branches                           1055107                       # Number of branches fetched
system.cpu.committedInsts                     5000001                       # Number of instructions committed
system.cpu.committedOps                       9965606                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     1148433                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2240                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      865763                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           934                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     6485910                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           364                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        358316634                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  358316634                       # Number of busy cycles
system.cpu.num_cc_register_reads              5795737                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             3170344                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       757531                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 400796                       # Number of float alu accesses
system.cpu.num_fp_insts                        400796                       # number of float instructions
system.cpu.num_fp_register_reads               612636                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              264846                       # number of times the floating registers were written
system.cpu.num_func_calls                      209194                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               9678796                       # Number of integer alu accesses
system.cpu.num_int_insts                      9678796                       # number of integer instructions
system.cpu.num_int_register_reads            19082932                       # number of times the integer registers were read
system.cpu.num_int_register_writes            7846681                       # number of times the integer registers were written
system.cpu.num_load_insts                     1146735                       # Number of load instructions
system.cpu.num_mem_refs                       2012399                       # number of memory refs
system.cpu.num_store_insts                     865664                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 70202      0.70%      0.70% # Class of executed instruction
system.cpu.op_class::IntAlu                   7565936     75.92%     76.62% # Class of executed instruction
system.cpu.op_class::IntMult                    34403      0.35%     76.97% # Class of executed instruction
system.cpu.op_class::IntDiv                     34245      0.34%     77.31% # Class of executed instruction
system.cpu.op_class::FloatAdd                    4101      0.04%     77.35% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::SimdAdd                    10940      0.11%     77.46% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.46% # Class of executed instruction
system.cpu.op_class::SimdAlu                   110866      1.11%     78.57% # Class of executed instruction
system.cpu.op_class::SimdCmp                      164      0.00%     78.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                    52686      0.53%     79.10% # Class of executed instruction
system.cpu.op_class::SimdMisc                   67700      0.68%     79.78% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.78% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.78% # Class of executed instruction
system.cpu.op_class::SimdShift                   2248      0.02%     79.81% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   4      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   2      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  21      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   1      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                 12      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::MemRead                  1094322     10.98%     90.79% # Class of executed instruction
system.cpu.op_class::MemWrite                  770881      7.74%     98.52% # Class of executed instruction
system.cpu.op_class::FloatMemRead               52413      0.53%     99.05% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              94783      0.95%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    9965930                       # Class of executed instruction
system.cpu.workload.numSyscalls                    39                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4405                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23790                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadReq             6689074                       # Transaction distribution
system.membus.trans_dist::ReadResp            6691418                       # Transaction distribution
system.membus.trans_dist::WriteReq             146605                       # Transaction distribution
system.membus.trans_dist::WriteResp            146605                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4330                       # Transaction distribution
system.membus.trans_dist::CleanEvict               75                       # Transaction distribution
system.membus.trans_dist::SoftPFReq               990                       # Transaction distribution
system.membus.trans_dist::SoftPFResp              990                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17040                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17040                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2345                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrl.port     12971819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total     12971819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.memobj.mem_side::system.mem_ctrl.port       701518                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.memobj.mem_side::total       701518                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port        43175                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cache.mem_side::total        43175                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13716512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrl.port     51887272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total     51887272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.memobj.mem_side::system.mem_ctrl.port      2305303                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.memobj.mem_side::total      2305303                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port      1517760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::total      1517760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                55710335                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6856054                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6856054    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6856054                       # Request fanout histogram
system.membus.reqLayer2.occupancy          7024384000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          617029000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy        14725663250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              4.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy          105422250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 358316634000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst        51887272                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         2571968                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total            54459240                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst     51887272                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total       51887272                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks       277120                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::.cpu.data       973975                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total          1251095                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst          6485909                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data           223539                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total              6709448                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          4330                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::.cpu.data          146605                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total              150935                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          144808438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            7177920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              151986357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     144808438                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         144808438                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          773394                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.cpu.data           2718196                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               3491591                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          773394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         144808438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           9896116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             155477948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples      4326.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples   6485910.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    216172.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.482089880500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds           864                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds           864                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState             13626789                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState               13011                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                      6709449                       # Number of read requests accepted
system.mem_ctrl.writeReqs                      150935                       # Number of write requests accepted
system.mem_ctrl.readBursts                    6709449                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                    150935                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                   16925                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                 137051                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0             554922                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1             652751                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2             375592                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3             557252                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4             914671                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5             135720                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6              26344                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7             237776                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8              42018                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9             236181                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10             91767                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11            333669                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12            412989                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13            417736                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14           1099219                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15            603917                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                646                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                468                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                411                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                583                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                946                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                701                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                821                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7               2716                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8               1217                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                448                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10               652                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11               350                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12               598                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13              1046                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14              1256                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15              1005                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       25.99                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                   20188712250                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                 33462620000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat             145673537250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       3016.61                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 21766.61                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                   6121858                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                    11948                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  91.47                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 86.06                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                  24009                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                   2454                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                  29408                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                6634193                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  19385                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                  9914                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                  2242                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                 28996                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                105453                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                  4330                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                  6691230                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     1294                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      19                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      19                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     862                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     865                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                     865                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                     865                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                     865                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                     864                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                     866                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                     865                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                     864                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                     866                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                     864                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                     864                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                     864                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                     864                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                     864                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                     864                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples       572581                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     749.603357                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    578.252945                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    367.444601                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127         47801      8.35%      8.35% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255        45633      7.97%     16.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383        44763      7.82%     24.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511        23251      4.06%     28.20% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639        24724      4.32%     32.51% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767        16078      2.81%     35.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895        21863      3.82%     39.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023        20066      3.50%     42.65% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151       328402     57.35%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total        572581                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples          864                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean     7745.608796                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev   127723.231032                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-131071          862     99.77%     99.77% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::655360-786431            1      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3.67002e+06-3.80109e+06            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            864                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples          864                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.046296                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.043175                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.333784                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16               846     97.92%     97.92% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                16      1.85%     99.77% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 1      0.12%     99.88% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::21                 1      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            864                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM               428321536                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                  1083200                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                   887296                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                 54459248                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys               1251095                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                       1195.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          2.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     151.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       3.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          9.36                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      9.34                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.02                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   358316557000                       # Total gap between requests
system.mem_ctrl.avgGap                       52229.81                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst     51887280                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      2453430                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks       275584                       # Per-master bytes write to memory
system.mem_ctrl.masterWriteBytes::.cpu.data        65993                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 144808460.106264561415                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 6847100.489339827560                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 769107.470461446675                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.cpu.data 184175.094701297057                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst      6485910                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data       223539                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks         4330                       # Per-master write serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.cpu.data       146605                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst 140403827500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data   5269709750                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 4452594173250                       # Per-master write total memory access latency
system.mem_ctrl.masterWriteTotalLat::.cpu.data 4789307657250                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     21647.51                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     23574.01                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1028312742.09                       # Per-master write average memory access latency
system.mem_ctrl.masterWriteAvgLat::.cpu.data  32668105.84                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     91.46                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy            1915690560                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy            1018213680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy          23115721440                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy            34305840                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      28285118160.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy      126969577650                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       30671838240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy        212010465570                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         591.684687                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  77802706250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF  11964940000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT 268548987750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy            2172544920                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy            1154731215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy          24668899920                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy            38064240                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      28285118160.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy      139502632200                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       20117687040                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy        215939677695                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         602.650442                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  49941798500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF  11964940000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT 296409895500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 358316634000                       # Cumulative time (in ticks) in various power states
system.cache.demand_hits::.cpu.data           1642499                       # number of demand (read+write) hits
system.cache.demand_hits::total               1642499                       # number of demand (read+write) hits
system.cache.overall_hits::.cpu.data          1643728                       # number of overall hits
system.cache.overall_hits::total              1643728                       # number of overall hits
system.cache.demand_misses::.cpu.data           18965                       # number of demand (read+write) misses
system.cache.demand_misses::total               18965                       # number of demand (read+write) misses
system.cache.overall_misses::.cpu.data          19385                       # number of overall misses
system.cache.overall_misses::total              19385                       # number of overall misses
system.cache.demand_miss_latency::.cpu.data   1252989000                       # number of demand (read+write) miss cycles
system.cache.demand_miss_latency::total    1252989000                       # number of demand (read+write) miss cycles
system.cache.overall_miss_latency::.cpu.data   1252989000                       # number of overall miss cycles
system.cache.overall_miss_latency::total   1252989000                       # number of overall miss cycles
system.cache.demand_accesses::.cpu.data       1661464                       # number of demand (read+write) accesses
system.cache.demand_accesses::total           1661464                       # number of demand (read+write) accesses
system.cache.overall_accesses::.cpu.data      1663113                       # number of overall (read+write) accesses
system.cache.overall_accesses::total          1663113                       # number of overall (read+write) accesses
system.cache.demand_miss_rate::.cpu.data     0.011415                       # miss rate for demand accesses
system.cache.demand_miss_rate::total         0.011415                       # miss rate for demand accesses
system.cache.overall_miss_rate::.cpu.data     0.011656                       # miss rate for overall accesses
system.cache.overall_miss_rate::total        0.011656                       # miss rate for overall accesses
system.cache.demand_avg_miss_latency::.cpu.data 66068.494595                       # average overall miss latency
system.cache.demand_avg_miss_latency::total 66068.494595                       # average overall miss latency
system.cache.overall_avg_miss_latency::.cpu.data 64637.038948                       # average overall miss latency
system.cache.overall_avg_miss_latency::total 64637.038948                       # average overall miss latency
system.cache.blocked_cycles::no_mshrs               0                       # number of cycles access was blocked
system.cache.blocked_cycles::no_targets             0                       # number of cycles access was blocked
system.cache.blocked::no_mshrs                      0                       # number of cycles access was blocked
system.cache.blocked::no_targets                    0                       # number of cycles access was blocked
system.cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache.writebacks::.writebacks             4330                       # number of writebacks
system.cache.writebacks::total                   4330                       # number of writebacks
system.cache.demand_mshr_misses::.cpu.data        18965                       # number of demand (read+write) MSHR misses
system.cache.demand_mshr_misses::total          18965                       # number of demand (read+write) MSHR misses
system.cache.overall_mshr_misses::.cpu.data        19385                       # number of overall MSHR misses
system.cache.overall_mshr_misses::total         19385                       # number of overall MSHR misses
system.cache.demand_mshr_miss_latency::.cpu.data   1215059000                       # number of demand (read+write) MSHR miss cycles
system.cache.demand_mshr_miss_latency::total   1215059000                       # number of demand (read+write) MSHR miss cycles
system.cache.overall_mshr_miss_latency::.cpu.data   1241939000                       # number of overall MSHR miss cycles
system.cache.overall_mshr_miss_latency::total   1241939000                       # number of overall MSHR miss cycles
system.cache.demand_mshr_miss_rate::.cpu.data     0.011415                       # mshr miss rate for demand accesses
system.cache.demand_mshr_miss_rate::total     0.011415                       # mshr miss rate for demand accesses
system.cache.overall_mshr_miss_rate::.cpu.data     0.011656                       # mshr miss rate for overall accesses
system.cache.overall_mshr_miss_rate::total     0.011656                       # mshr miss rate for overall accesses
system.cache.demand_avg_mshr_miss_latency::.cpu.data 64068.494595                       # average overall mshr miss latency
system.cache.demand_avg_mshr_miss_latency::total 64068.494595                       # average overall mshr miss latency
system.cache.overall_avg_mshr_miss_latency::.cpu.data 64067.010575                       # average overall mshr miss latency
system.cache.overall_avg_mshr_miss_latency::total 64067.010575                       # average overall mshr miss latency
system.cache.replacements                        4405                       # number of replacements
system.cache.ReadReq_hits::.cpu.data           940667                       # number of ReadReq hits
system.cache.ReadReq_hits::total               940667                       # number of ReadReq hits
system.cache.ReadReq_misses::.cpu.data           1925                       # number of ReadReq misses
system.cache.ReadReq_misses::total               1925                       # number of ReadReq misses
system.cache.ReadReq_miss_latency::.cpu.data    135042000                       # number of ReadReq miss cycles
system.cache.ReadReq_miss_latency::total    135042000                       # number of ReadReq miss cycles
system.cache.ReadReq_accesses::.cpu.data       942592                       # number of ReadReq accesses(hits+misses)
system.cache.ReadReq_accesses::total           942592                       # number of ReadReq accesses(hits+misses)
system.cache.ReadReq_miss_rate::.cpu.data     0.002042                       # miss rate for ReadReq accesses
system.cache.ReadReq_miss_rate::total        0.002042                       # miss rate for ReadReq accesses
system.cache.ReadReq_avg_miss_latency::.cpu.data 70151.688312                       # average ReadReq miss latency
system.cache.ReadReq_avg_miss_latency::total 70151.688312                       # average ReadReq miss latency
system.cache.ReadReq_mshr_misses::.cpu.data         1925                       # number of ReadReq MSHR misses
system.cache.ReadReq_mshr_misses::total          1925                       # number of ReadReq MSHR misses
system.cache.ReadReq_mshr_miss_latency::.cpu.data    131192000                       # number of ReadReq MSHR miss cycles
system.cache.ReadReq_mshr_miss_latency::total    131192000                       # number of ReadReq MSHR miss cycles
system.cache.ReadReq_mshr_miss_rate::.cpu.data     0.002042                       # mshr miss rate for ReadReq accesses
system.cache.ReadReq_mshr_miss_rate::total     0.002042                       # mshr miss rate for ReadReq accesses
system.cache.ReadReq_avg_mshr_miss_latency::.cpu.data 68151.688312                       # average ReadReq mshr miss latency
system.cache.ReadReq_avg_mshr_miss_latency::total 68151.688312                       # average ReadReq mshr miss latency
system.cache.WriteReq_hits::.cpu.data          701832                       # number of WriteReq hits
system.cache.WriteReq_hits::total              701832                       # number of WriteReq hits
system.cache.WriteReq_misses::.cpu.data         17040                       # number of WriteReq misses
system.cache.WriteReq_misses::total             17040                       # number of WriteReq misses
system.cache.WriteReq_miss_latency::.cpu.data   1117947000                       # number of WriteReq miss cycles
system.cache.WriteReq_miss_latency::total   1117947000                       # number of WriteReq miss cycles
system.cache.WriteReq_accesses::.cpu.data       718872                       # number of WriteReq accesses(hits+misses)
system.cache.WriteReq_accesses::total          718872                       # number of WriteReq accesses(hits+misses)
system.cache.WriteReq_miss_rate::.cpu.data     0.023704                       # miss rate for WriteReq accesses
system.cache.WriteReq_miss_rate::total       0.023704                       # miss rate for WriteReq accesses
system.cache.WriteReq_avg_miss_latency::.cpu.data 65607.218310                       # average WriteReq miss latency
system.cache.WriteReq_avg_miss_latency::total 65607.218310                       # average WriteReq miss latency
system.cache.WriteReq_mshr_misses::.cpu.data        17040                       # number of WriteReq MSHR misses
system.cache.WriteReq_mshr_misses::total        17040                       # number of WriteReq MSHR misses
system.cache.WriteReq_mshr_miss_latency::.cpu.data   1083867000                       # number of WriteReq MSHR miss cycles
system.cache.WriteReq_mshr_miss_latency::total   1083867000                       # number of WriteReq MSHR miss cycles
system.cache.WriteReq_mshr_miss_rate::.cpu.data     0.023704                       # mshr miss rate for WriteReq accesses
system.cache.WriteReq_mshr_miss_rate::total     0.023704                       # mshr miss rate for WriteReq accesses
system.cache.WriteReq_avg_mshr_miss_latency::.cpu.data 63607.218310                       # average WriteReq mshr miss latency
system.cache.WriteReq_avg_mshr_miss_latency::total 63607.218310                       # average WriteReq mshr miss latency
system.cache.SoftPFReq_hits::.cpu.data           1229                       # number of SoftPFReq hits
system.cache.SoftPFReq_hits::total               1229                       # number of SoftPFReq hits
system.cache.SoftPFReq_misses::.cpu.data          420                       # number of SoftPFReq misses
system.cache.SoftPFReq_misses::total              420                       # number of SoftPFReq misses
system.cache.SoftPFReq_accesses::.cpu.data         1649                       # number of SoftPFReq accesses(hits+misses)
system.cache.SoftPFReq_accesses::total           1649                       # number of SoftPFReq accesses(hits+misses)
system.cache.SoftPFReq_miss_rate::.cpu.data     0.254700                       # miss rate for SoftPFReq accesses
system.cache.SoftPFReq_miss_rate::total      0.254700                       # miss rate for SoftPFReq accesses
system.cache.SoftPFReq_mshr_misses::.cpu.data          420                       # number of SoftPFReq MSHR misses
system.cache.SoftPFReq_mshr_misses::total          420                       # number of SoftPFReq MSHR misses
system.cache.SoftPFReq_mshr_miss_latency::.cpu.data     26880000                       # number of SoftPFReq MSHR miss cycles
system.cache.SoftPFReq_mshr_miss_latency::total     26880000                       # number of SoftPFReq MSHR miss cycles
system.cache.SoftPFReq_mshr_miss_rate::.cpu.data     0.254700                       # mshr miss rate for SoftPFReq accesses
system.cache.SoftPFReq_mshr_miss_rate::total     0.254700                       # mshr miss rate for SoftPFReq accesses
system.cache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        64000                       # average SoftPFReq mshr miss latency
system.cache.SoftPFReq_avg_mshr_miss_latency::total        64000                       # average SoftPFReq mshr miss latency
system.cache.power_state.pwrStateResidencyTicks::UNDEFINED 358316634000                       # Cumulative time (in ticks) in various power states
system.cache.tags.tagsinuse               5445.387636                       # Cycle average of tags in use
system.cache.tags.total_refs                  1663113                       # Total number of references to valid blocks.
system.cache.tags.sampled_refs                  19385                       # Sample count of references to valid blocks.
system.cache.tags.avg_refs                  85.793810                       # Average number of references to valid blocks.
system.cache.tags.warmup_cycle            91414359000                       # Cycle when the warmup percentage was hit.
system.cache.tags.occ_blocks::.cpu.data   5445.387636                       # Average occupied blocks per requestor
system.cache.tags.occ_percent::.cpu.data     0.166180                       # Average percentage of cache occupancy
system.cache.tags.occ_percent::total         0.166180                       # Average percentage of cache occupancy
system.cache.tags.occ_task_id_blocks::1024        14980                       # Occupied blocks per task id
system.cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cache.tags.age_task_id_blocks_1024::2          208                       # Occupied blocks per task id
system.cache.tags.age_task_id_blocks_1024::3         2081                       # Occupied blocks per task id
system.cache.tags.age_task_id_blocks_1024::4        12668                       # Occupied blocks per task id
system.cache.tags.occ_task_id_percent::1024     0.457153                       # Percentage of cache occupancy per task id
system.cache.tags.tag_accesses                1682498                       # Number of tag accesses
system.cache.tags.data_accesses               1682498                       # Number of data accesses
system.cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 358316634000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cachebus.trans_dist::ReadReq            942592                       # Transaction distribution
system.cachebus.trans_dist::ReadResp           942592                       # Transaction distribution
system.cachebus.trans_dist::WriteReq           718872                       # Transaction distribution
system.cachebus.trans_dist::WriteResp          718872                       # Transaction distribution
system.cachebus.trans_dist::WritebackDirty         4330                       # Transaction distribution
system.cachebus.trans_dist::CleanEvict             75                       # Transaction distribution
system.cachebus.trans_dist::SoftPFReq            1649                       # Transaction distribution
system.cachebus.trans_dist::SoftPFResp           1649                       # Transaction distribution
system.cachebus.pkt_count_system.memobj.cache_side::system.cache.cpu_side      3326226                       # Packet count per connected master and slave (bytes)
system.cachebus.pkt_size_system.memobj.cache_side::system.cache.cpu_side     11108772                       # Cumulative packet size per connected master and slave (bytes)
system.cachebus.snoops                           4405                       # Total snoops (count)
system.cachebus.snoopTraffic                   277120                       # Total snoop traffic (bytes)
system.cachebus.snoop_fanout::samples         1667518                       # Request fanout histogram
system.cachebus.snoop_fanout::mean                  0                       # Request fanout histogram
system.cachebus.snoop_fanout::stdev                 0                       # Request fanout histogram
system.cachebus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cachebus.snoop_fanout::0               1667518    100.00%    100.00% # Request fanout histogram
system.cachebus.snoop_fanout::overflows             0      0.00%    100.00% # Request fanout histogram
system.cachebus.snoop_fanout::min_value             0                       # Request fanout histogram
system.cachebus.snoop_fanout::max_value             0                       # Request fanout histogram
system.cachebus.snoop_fanout::total           1667518                       # Request fanout histogram
system.cachebus.reqLayer0.occupancy        2381985000                       # Layer occupancy (ticks)
system.cachebus.reqLayer0.utilization             0.7                       # Layer utilization (%)
system.cachebus.respLayer0.occupancy       2607354000                       # Layer occupancy (ticks)
system.cachebus.respLayer0.utilization            0.7                       # Layer utilization (%)
system.cachebus.power_state.pwrStateResidencyTicks::UNDEFINED 358316634000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 358316634000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 358316634000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 358316634000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
