
*** Running vivado
    with args -log cryptoprocessor_AXI_Slave8Ports_new_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cryptoprocessor_AXI_Slave8Ports_new_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source cryptoprocessor_AXI_Slave8Ports_new_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jharing/git/chw2022g3/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jharing/git/chw2022g3/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jharing/git/chw2022g3/ip_repo/AXIslave_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top cryptoprocessor_AXI_Slave8Ports_new_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 534779 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1685.672 ; gain = 152.688 ; free physical = 345 ; free virtual = 15399
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cryptoprocessor_AXI_Slave8Ports_new_0_0' [/home/jharing/git/chw2022g3/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_AXI_Slave8Ports_new_0_0/synth/cryptoprocessor_AXI_Slave8Ports_new_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'AXI_Slave8Ports_new_v1_0' [/home/jharing/git/chw2022g3/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ipshared/b70b/hdl/AXI_Slave8Ports_new_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AXI_Slave8Ports_new_v1_0_S00_AXI' [/home/jharing/git/chw2022g3/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ipshared/b70b/hdl/AXI_Slave8Ports_new_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/jharing/git/chw2022g3/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ipshared/b70b/hdl/AXI_Slave8Ports_new_v1_0_S00_AXI.v:419]
INFO: [Synth 8-6155] done synthesizing module 'AXI_Slave8Ports_new_v1_0_S00_AXI' (1#1) [/home/jharing/git/chw2022g3/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ipshared/b70b/hdl/AXI_Slave8Ports_new_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'AXI_Slave8Ports_new_v1_0' (2#1) [/home/jharing/git/chw2022g3/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ipshared/b70b/hdl/AXI_Slave8Ports_new_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cryptoprocessor_AXI_Slave8Ports_new_0_0' (3#1) [/home/jharing/git/chw2022g3/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_AXI_Slave8Ports_new_0_0/synth/cryptoprocessor_AXI_Slave8Ports_new_0_0.v:56]
WARNING: [Synth 8-3331] design AXI_Slave8Ports_new_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design AXI_Slave8Ports_new_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design AXI_Slave8Ports_new_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design AXI_Slave8Ports_new_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design AXI_Slave8Ports_new_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design AXI_Slave8Ports_new_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1741.391 ; gain = 208.406 ; free physical = 275 ; free virtual = 15330
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1747.328 ; gain = 214.344 ; free physical = 238 ; free virtual = 15292
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1747.328 ; gain = 214.344 ; free physical = 238 ; free virtual = 15292
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1904.109 ; gain = 0.000 ; free physical = 277 ; free virtual = 15333
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1904.109 ; gain = 0.000 ; free physical = 266 ; free virtual = 15322
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1904.109 ; gain = 371.125 ; free physical = 353 ; free virtual = 15372
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1904.109 ; gain = 371.125 ; free physical = 353 ; free virtual = 15373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1904.109 ; gain = 371.125 ; free physical = 353 ; free virtual = 15373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1904.109 ; gain = 371.125 ; free physical = 367 ; free virtual = 15388
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   6 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AXI_Slave8Ports_new_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   6 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design cryptoprocessor_AXI_Slave8Ports_new_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design cryptoprocessor_AXI_Slave8Ports_new_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design cryptoprocessor_AXI_Slave8Ports_new_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design cryptoprocessor_AXI_Slave8Ports_new_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design cryptoprocessor_AXI_Slave8Ports_new_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design cryptoprocessor_AXI_Slave8Ports_new_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1904.109 ; gain = 371.125 ; free physical = 341 ; free virtual = 15366
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1904.109 ; gain = 371.125 ; free physical = 219 ; free virtual = 15068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1904.109 ; gain = 371.125 ; free physical = 217 ; free virtual = 15066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1904.109 ; gain = 371.125 ; free physical = 271 ; free virtual = 15083
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1904.109 ; gain = 371.125 ; free physical = 236 ; free virtual = 15005
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1904.109 ; gain = 371.125 ; free physical = 235 ; free virtual = 15004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1904.109 ; gain = 371.125 ; free physical = 235 ; free virtual = 15004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1904.109 ; gain = 371.125 ; free physical = 235 ; free virtual = 15004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1904.109 ; gain = 371.125 ; free physical = 235 ; free virtual = 15004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1904.109 ; gain = 371.125 ; free physical = 235 ; free virtual = 15004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     1|
|3     |LUT3  |     1|
|4     |LUT4  |     7|
|5     |LUT5  |    20|
|6     |LUT6  |    69|
|7     |MUXF7 |    32|
|8     |FDRE  |   203|
|9     |FDSE  |     1|
+------+------+------+

Report Instance Areas: 
+------+------------------------------------------+---------------------------------+------+
|      |Instance                                  |Module                           |Cells |
+------+------------------------------------------+---------------------------------+------+
|1     |top                                       |                                 |   335|
|2     |  inst                                    |AXI_Slave8Ports_new_v1_0         |   335|
|3     |    AXI_Slave8Ports_new_v1_0_S00_AXI_inst |AXI_Slave8Ports_new_v1_0_S00_AXI |   335|
+------+------------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1904.109 ; gain = 371.125 ; free physical = 235 ; free virtual = 15004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1904.109 ; gain = 214.344 ; free physical = 282 ; free virtual = 15051
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1904.109 ; gain = 371.125 ; free physical = 282 ; free virtual = 15051
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1913.016 ; gain = 0.000 ; free physical = 235 ; free virtual = 14985
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1913.016 ; gain = 506.398 ; free physical = 218 ; free virtual = 14959
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1913.016 ; gain = 0.000 ; free physical = 254 ; free virtual = 14955
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/jharing/git/chw2022g3/project_1/project_1.runs/cryptoprocessor_AXI_Slave8Ports_new_0_0_synth_1/cryptoprocessor_AXI_Slave8Ports_new_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cryptoprocessor_AXI_Slave8Ports_new_0_0_utilization_synth.rpt -pb cryptoprocessor_AXI_Slave8Ports_new_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 10 20:08:42 2022...
