design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/home/rodrigowue/IC1-CASS-2023/openlane/R4_butter,R4_butter,23_11_03_17_07,flow completed,0h1m14s0ms,0h0m53s0ms,2391.6518761879584,0.035308,1076.2433442845813,1.34,500.6,38,0,0,0,0,0,0,0,4,0,-1,-1,1433,231,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1297492.0,0.0,1.76,1.03,0.0,0.0,-1,142,353,134,345,0,0,0,18,0,0,0,0,0,2,4,4,14,8,4,126,422,0,548,29244.2976,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,25.0,40.0,25,3,1,45,153.18,153.6,0.3,0.4,sky130_fd_sc_hd,11,AREA 0
