INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mark/Desktop/review/VHDL/FIFO_Example/FIFO_Example.srcs/sim_1/new/FIFO_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIFO_TB'
