sim_seconds                                  0.042336                       # Number of seconds simulated
sim_ticks                                 42336285000                       # Number of ticks simulated
final_tick                               4239406221500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                9582517                       # Simulator instruction rate (inst/s)
host_op_rate                                 10653140                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              483382129                       # Simulator tick rate (ticks/s)
host_mem_usage                                1597076                       # Number of bytes of host memory used
host_seconds                                    87.58                       # Real time elapsed on the host
sim_insts                                   839269902                       # Number of instructions simulated
sim_ops                                     933038919                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst        15104                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data       745984                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data       718592                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data       709632                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data       749568                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.data       700928                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data       736512                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total          4399360                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst        15104                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu4.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        37888                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       157184                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        157184                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst           59                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data         2914                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data         2807                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data         2772                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data         2928                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.data         2738                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data         2877                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total             17185                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks          614                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total              614                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst       356763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data     17620441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst        36281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data     16973431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst        42328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data     16761792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst        66515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data     17705096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.inst       169311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.data     16556200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst       181405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data     17396708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst        42328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data         6047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total           103914644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst       356763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst        36281                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst        42328                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst        66515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu4.inst       169311                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst       181405                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst        42328                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total         894930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       3712749                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            3712749                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       3712749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst       356763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data     17620441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst        36281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data     16973431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst        42328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data     16761792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst        66515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data     17705096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.inst       169311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.data     16556200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst       181405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data     17396708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst        42328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data         6047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total          107627393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                     17185                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                      614                       # Number of write requests accepted
system.mem_ctrls05.readBursts                  137480                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                   4912                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM              4392640                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                  6720                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                157184                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys               4399360                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             157184                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                  210                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs        13239                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0            8210                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1            9032                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2            9328                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3            8033                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4            8200                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5            7762                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6            8504                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7            9440                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::8            8289                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::9            9753                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::10           9201                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::11           9378                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::12           8600                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::13           7217                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::14           9610                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::15           6713                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             304                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             296                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             248                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             296                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             296                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             353                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6             376                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             344                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::8             296                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::9             216                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::10            352                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::11            336                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::12            304                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::13            295                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::14            344                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::15            256                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                 42374555000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5              137480                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5               4912                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                 16817                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                 16824                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                 16843                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                 16856                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                 16872                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                 16899                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                 16927                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                 16940                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                   351                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                   330                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                  312                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                  300                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                  284                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                  257                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                  229                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                  216                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    3                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    3                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  204                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  204                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  204                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  204                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  204                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  204                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  204                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  205                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  205                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  205                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  205                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  205                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  205                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  205                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  205                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  205                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  205                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  205                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  205                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  205                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  205                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  205                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  205                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples        18011                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   252.613625                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   248.734176                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    25.657569                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          222      1.23%      1.23% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           14      0.08%      1.31% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127            3      0.02%      1.33% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159            2      0.01%      1.34% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191            3      0.02%      1.35% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223           14      0.08%      1.43% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          208      1.15%      2.59% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287        17545     97.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total        18011                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          205                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean   667.775610                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean   358.889103                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev   599.618848                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-63           32     15.61%     15.61% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::64-127           22     10.73%     26.34% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::128-191            9      4.39%     30.73% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::192-255            5      2.44%     33.17% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::256-319            6      2.93%     36.10% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::320-383           10      4.88%     40.98% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::384-447            9      4.39%     45.37% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::448-511            6      2.93%     48.29% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::512-575            4      1.95%     50.24% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::576-639            4      1.95%     52.20% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::640-703           13      6.34%     58.54% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::704-767            6      2.93%     61.46% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::768-831            6      2.93%     64.39% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::832-895            8      3.90%     68.29% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::896-959            9      4.39%     72.68% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::960-1023            7      3.41%     76.10% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1024-1087            5      2.44%     78.54% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1088-1151            8      3.90%     82.44% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1152-1215            2      0.98%     83.41% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1216-1279            2      0.98%     84.39% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1280-1343            5      2.44%     86.83% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1344-1407            2      0.98%     87.80% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1408-1471            2      0.98%     88.78% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1472-1535            3      1.46%     90.24% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1536-1599            2      0.98%     91.22% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1600-1663            1      0.49%     91.71% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1664-1727            1      0.49%     92.20% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1792-1855            3      1.46%     93.66% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1856-1919            2      0.98%     94.63% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1920-1983            1      0.49%     95.12% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1984-2047            2      0.98%     96.10% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2048-2111            2      0.98%     97.07% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2112-2175            1      0.49%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2176-2239            1      0.49%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2240-2303            2      0.98%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2304-2367            1      0.49%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2496-2559            1      0.49%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          205                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          205                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    23.960976                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    23.952375                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     0.567450                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16              1      0.49%      0.49% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::23              1      0.49%      0.98% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            202     98.54%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::25              1      0.49%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          205                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                 3595349700                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat            5922076200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                439264000                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   26191.81                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              43141.81                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                     103.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       3.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                  103.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    3.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       1.07                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   1.04                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.13                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    31.33                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                 120070                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                  4101                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.49                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                  2380726.73                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE  39763755150                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF     920194200                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT    1654773150                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          7858771.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1               7693056                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          7604150.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          8395228.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::4          8231932.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::5          8280316.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::6          7399123.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::7          8048678.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0          5301552.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1               5189760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2               5129784                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3               5663448                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::4               5553288                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::5               5585928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::6               4991472                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::7               5429664                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         43121894.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1             41783040                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2         41265868.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         45863001.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::4         45254476.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::5             45254976                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::6         40109721.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::7             43859712                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        5646827.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        5719818.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        5597475.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        5958696.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::4        5560565.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::5        5670051.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::6        5344911.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::7        5620285.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::4      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::5      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::6      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::7      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      1722674136.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      1722733234.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      1723518247.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      1736393644.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::4      1736609679.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::5      1740372226.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::6      1728286110.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::7      1737631684.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0       76362397248                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1       76362345408                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2       76361656800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3       76350362592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::4       76350173088                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::5       76346872608                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::6       76357474464                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::7       76349276592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0         83677630176                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        83676094062.720001                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        83675402072.639999                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        83683266358.080002                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::4        83682012776.639999                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::5        83682665853.119995                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::6        83674235548.800003                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::7        83680496362.559998                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          64.471956                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          64.470772                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          64.470239                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          64.476298                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::4          64.475332                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::5          64.475836                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::6          64.469340                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::7          64.474164                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data       725504                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data       725248                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.dtb.walker         5120                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data       715776                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.dtb.walker         3840                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data       727296                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.data       737792                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.data       736512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data         1280                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total          4420864                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu4.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        42496                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       165632                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        165632                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data         2834                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data         2833                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.dtb.walker           20                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data         2796                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.dtb.walker           15                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data         2841                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.data         2882                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.data         2877                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total             17269                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks          647                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total              647                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.inst       108843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data     17136695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst       151171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data     17130648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.dtb.walker       120936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst        96749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data     16906916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.dtb.walker        90702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst       163264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data     17179023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.inst       181405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.data     17426942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst       229779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.data     17396708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst        72562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data        30234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total           104422577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst       108843                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst       151171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst        96749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst       163264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu4.inst       181405                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst       229779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst        72562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total        1003773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       3912294                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            3912294                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       3912294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst       108843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data     17136695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst       151171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data     17130648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.dtb.walker       120936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst        96749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data     16906916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.dtb.walker        90702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst       163264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data     17179023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.inst       181405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.data     17426942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst       229779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.data     17396708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst        72562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data        30234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total          108334872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                     17269                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                      647                       # Number of write requests accepted
system.mem_ctrls09.readBursts                  138152                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                   5176                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM              4412320                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                  8544                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                165376                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys               4420864                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             165632                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                  267                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs        27710                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0            8433                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1           10809                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2            8945                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3            8153                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4            8041                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5            8552                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6            8816                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7            8691                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::8            9440                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::9            9337                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::10           8640                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::11           7968                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::12           6505                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::13           7657                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::14           9826                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::15           8072                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             264                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             264                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2             488                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3             408                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             280                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5             272                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6             320                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7             376                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::8             240                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::9             337                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::10            416                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::11            400                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::12            336                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::13            200                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::14            223                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::15            344                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                 42354204000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5              138152                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5               5176                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                 16897                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                 16909                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                 16925                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                 16942                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                 16947                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                 16974                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                 16991                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                 17012                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                   321                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                   297                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                  281                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                  265                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                  260                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                  233                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                  216                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                  195                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                   14                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                   14                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                   14                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                   14                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                   13                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                   14                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                   14                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                   14                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  214                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  214                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  214                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  214                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  214                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  214                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  214                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  215                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  217                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  217                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  217                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  217                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  217                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  217                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  217                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  217                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  216                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  216                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  216                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  216                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  216                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  216                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  216                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  215                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples        18140                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   252.353693                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   248.263159                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    26.474326                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          234      1.29%      1.29% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           13      0.07%      1.36% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127           11      0.06%      1.42% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159            5      0.03%      1.45% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191           10      0.06%      1.50% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223           13      0.07%      1.58% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          220      1.21%      2.79% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287        17634     97.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total        18140                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          216                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean   639.203704                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean   344.928641                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev   611.144329                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-63           31     14.35%     14.35% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-127           26     12.04%     26.39% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::128-191            8      3.70%     30.09% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::192-255            6      2.78%     32.87% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::256-319           15      6.94%     39.81% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::320-383            6      2.78%     42.59% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::384-447           10      4.63%     47.22% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::448-511           10      4.63%     51.85% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::512-575            4      1.85%     53.70% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::576-639           10      4.63%     58.33% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::640-703           14      6.48%     64.81% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::704-767            3      1.39%     66.20% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::768-831            6      2.78%     68.98% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::832-895           10      4.63%     73.61% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::896-959            3      1.39%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::960-1023            6      2.78%     77.78% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1024-1087            5      2.31%     80.09% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1088-1151            6      2.78%     82.87% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1152-1215            1      0.46%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1216-1279            3      1.39%     84.72% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1280-1343            3      1.39%     86.11% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1344-1407            2      0.93%     87.04% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1408-1471            5      2.31%     89.35% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1472-1535            2      0.93%     90.28% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1536-1599            3      1.39%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1600-1663            1      0.46%     92.13% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1664-1727            4      1.85%     93.98% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1728-1791            2      0.93%     94.91% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1792-1855            4      1.85%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1856-1919            2      0.93%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1920-1983            2      0.93%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2752-2815            1      0.46%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2816-2879            1      0.46%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::3840-3903            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          216                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          216                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    23.925926                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    23.912065                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     0.724376                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16              1      0.46%      0.46% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::17              1      0.46%      0.93% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::23              1      0.46%      1.39% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            213     98.61%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          216                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                 3628621850                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat            5965772600                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                441232000                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   26316.29                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              43266.29                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                     104.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       3.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                  104.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    3.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       1.08                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   1.04                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.12                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    30.73                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                 120602                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                  4311                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.29                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                  2364043.54                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  87.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE  39730530250                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF     920194200                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT    1687998050                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          8546428.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1          8393414.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          7694265.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          8403091.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::4               8185968                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::5          7922275.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::6          7305379.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::7               8161776                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0               5765448                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1               5662224                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2               5190576                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3          5668752.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::4               5522280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::5          5344392.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::6               4928232                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::7               5505960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0         47340633.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         45218035.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         41849433.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         46349721.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::4         45186086.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::5         42641164.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::6         39230131.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::7         44622489.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        5852528.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        6506127.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        5597061.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        5617382.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::4        5424952.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::5        5892341.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::6        5424537.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::7        5553930.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::4      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::5      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::6      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::7      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      1728056724.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      1734655026.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      1725885380.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      1736072547.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::4      1735980454.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::5      1737673709.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::6      1731036994.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::7      1742307618.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0       76357675680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1       76351887696                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2       76359580368                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3       76350644256                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::4       76350725040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::5       76349239728                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::6       76355061408                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::7       76345174896                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        83683867189.440002                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        83682952269.120010                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        83676426830.400009                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        83683385496.959991                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::4        83681654526.720001                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::5        83679343357.440002                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::6        83673616428.479996                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::7         83681956416                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          64.476761                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          64.476056                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          64.471029                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          64.476390                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::4          64.475056                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::5          64.473276                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::6          64.468863                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::7          64.475289                       # Core power per rank (mW)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data       708352                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data       722176                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data       693504                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data       739328                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.data       729856                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data       724992                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total          4357632                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu4.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        38912                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       165376                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        165376                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data         2767                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data         2821                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data         2709                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data         2888                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.data         2851                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data         2832                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total             17022                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks          646                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total              646                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst       169311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data     16731558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst       108843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data     17058086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst       108843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data     16380842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst       133030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data     17463223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.inst       145124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.data     17239491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst       223732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data     17124601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst        30234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data        12094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total           102929012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst       169311                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst       108843                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst       108843                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst       133030                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu4.inst       145124                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst       223732                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst        30234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total         919117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       3906247                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            3906247                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       3906247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst       169311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data     16731558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst       108843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data     17058086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst       108843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data     16380842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst       133030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data     17463223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.inst       145124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.data     17239491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst       223732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data     17124601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst        30234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data        12094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total          106835260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                     17022                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                      646                       # Number of write requests accepted
system.mem_ctrls06.readBursts                  136176                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                   5168                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM              4352608                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                  5024                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                165120                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys               4357632                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             165376                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                  157                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs        13140                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0            8529                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1            7592                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2            8968                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3            7752                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4            7472                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5            8938                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6            6672                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7            9160                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::8            7536                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::9            7745                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::10           8136                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::11           8184                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::12          11088                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::13          10151                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::14          10760                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::15           7336                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0             288                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             264                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2             440                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3             280                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             368                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5             256                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6             360                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7             424                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::8             216                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::9             272                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::10            392                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::11            352                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::12            408                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::13            279                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::14            265                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::15            296                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                 42368633000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5              136176                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5               5168                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                 16673                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                 16686                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                 16706                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                 16719                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                 16738                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                 16754                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                 16777                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                 16795                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                   317                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                   300                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                  280                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                  267                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                  248                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                  231                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                  208                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                  190                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  214                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  214                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  215                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  215                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  215                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  215                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  215                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  216                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  216                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  216                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  216                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  216                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  216                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  216                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  216                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  216                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  216                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  216                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  215                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  215                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  215                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  215                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  215                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  214                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples        17897                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   252.429346                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   248.487544                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    26.085702                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          218      1.22%      1.22% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           21      0.12%      1.34% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127            8      0.04%      1.38% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159            6      0.03%      1.41% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191            9      0.05%      1.46% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           23      0.13%      1.59% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          208      1.16%      2.75% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287        17404     97.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total        17897                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          216                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean   624.754630                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean   352.193523                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev   561.570514                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-63           29     13.43%     13.43% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-127           28     12.96%     26.39% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::128-191            7      3.24%     29.63% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::192-255           10      4.63%     34.26% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::256-319           11      5.09%     39.35% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::320-383           10      4.63%     43.98% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::384-447            7      3.24%     47.22% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::448-511            8      3.70%     50.93% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::512-575            7      3.24%     54.17% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::576-639            4      1.85%     56.02% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::640-703           10      4.63%     60.65% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::704-767            9      4.17%     64.81% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::768-831            9      4.17%     68.98% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::832-895            8      3.70%     72.69% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::896-959            7      3.24%     75.93% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::960-1023            6      2.78%     78.70% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1024-1087            5      2.31%     81.02% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1088-1151            3      1.39%     82.41% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1152-1215            5      2.31%     84.72% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1216-1279            6      2.78%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1280-1343            2      0.93%     88.43% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1344-1407            2      0.93%     89.35% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1408-1471            2      0.93%     90.28% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1472-1535            1      0.46%     90.74% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1536-1599            2      0.93%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1600-1663            2      0.93%     92.59% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1664-1727            4      1.85%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1728-1791            3      1.39%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1792-1855            1      0.46%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1856-1919            2      0.93%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1920-1983            1      0.46%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1984-2047            1      0.46%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2112-2175            1      0.46%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2240-2303            1      0.46%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2368-2431            1      0.46%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2496-2559            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          216                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          216                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    23.888889                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    23.870621                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     0.838973                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16              1      0.46%      0.46% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::17              1      0.46%      0.93% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::18              1      0.46%      1.39% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::22              1      0.46%      1.85% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::23              1      0.46%      2.31% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            211     97.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          216                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                 3580138350                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat            5885660400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                435260800                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   26320.87                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              43270.87                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                     102.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       3.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                  102.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    3.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       1.07                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   1.03                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.12                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    30.37                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                 118975                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                  4307                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.34                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                  2398043.53                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE  39764817600                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF     920194200                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT    1653710700                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0               7605360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1          7915622.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          7906550.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3          7732972.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::4          7397913.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::5               7445088                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::6          9117964.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::7          8396438.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0               5130600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1               5339904                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2               5333784                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3               5216688                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::4               4990656                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::5               5022480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::6               6151008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::7               5664264                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         41230924.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         43029043.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         42573273.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3             41446080                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::4         40019865.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::5         40277452.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::6         50265945.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::7         46239897.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        5736821.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        5845893.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        6018416.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        6028369.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::4        5477621.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::5        5444444.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::6        5909345.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::7        5497943.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::4      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::5      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::6      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::7      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      1719987111.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      1726452005.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      1733368340.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      1730361257.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::4      1723954475.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::5        1724149224                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::6      1748851692.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::7      1742436483.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0       76364754288                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1       76359083328                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2       76353016368                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3       76355654160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::4       76361274144                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::5       76361103312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::6       76339434480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::7       76345061856                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        83675074851.839996                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        83678295542.399994                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        83678846478.720001                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        83677069273.919998                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::4        83673744422.400009                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::5        83674071746.880005                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::6        83690360182.080002                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::7        83683926628.800003                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          64.469987                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          64.472468                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          64.472893                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          64.471524                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::4          64.468962                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::5          64.469214                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::6          64.481764                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::7          64.476807                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data       721664                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data       716032                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data       672768                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data       698112                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.data       697344                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data       681472                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total          4225792                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu4.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        36096                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       176640                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        176640                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data         2819                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data         2797                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data         2628                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data         2727                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.data         2724                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data         2662                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total             16507                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks          690                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total              690                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.dtb.walker         6047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.inst       120936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data     17045993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.dtb.walker         6047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst       126983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data     16912962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.dtb.walker        12094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst       102796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data     15891049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.dtb.walker        18140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst        78609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data     16489685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.inst       139077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.data     16471544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.dtb.walker        12094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst       217686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data     16096641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst        66515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total            99814899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst       120936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst       126983                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst       102796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst        78609                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu4.inst       139077                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst       217686                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst        66515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total         852602                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       4172308                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            4172308                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       4172308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.dtb.walker         6047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst       120936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data     17045993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.dtb.walker         6047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst       126983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data     16912962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.dtb.walker        12094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst       102796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data     15891049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.dtb.walker        18140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst        78609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data     16489685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.inst       139077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.data     16471544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.dtb.walker        12094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst       217686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data     16096641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst        66515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total          103987206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                     16507                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                      690                       # Number of write requests accepted
system.mem_ctrls02.readBursts                  132056                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                   5520                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM              4218272                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                  7520                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                176896                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys               4225792                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             176640                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                  235                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs         7497                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0            9800                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1            7208                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2            8528                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3            7928                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4            7705                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5            7480                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6            8161                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7            8592                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::8            9257                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::9            9120                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::10           8353                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::11           7160                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::12           8760                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::13           7872                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::14           7504                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::15           8393                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             312                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             288                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             472                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             351                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             320                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5             320                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6             360                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7             416                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::8             488                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::9             281                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::10            408                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::11            288                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::12            352                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::13            304                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::14            216                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::15            352                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                 42357014000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5              132056                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5               5520                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                 16180                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                 16198                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                 16210                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                 16224                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                 16235                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                 16255                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                 16273                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                 16292                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                   285                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                   262                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                  250                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                  236                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                  226                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                  206                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                  188                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                  169                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    5                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    5                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    5                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    5                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    5                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    5                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    5                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    5                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    5                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    7                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                   12                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                   12                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    7                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    7                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    7                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    7                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    7                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    5                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  226                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  227                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  227                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  227                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  227                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  228                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  228                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  229                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  230                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  230                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  231                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  231                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  232                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  232                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  232                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  232                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  233                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  233                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  232                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  232                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  231                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  230                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  230                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  229                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples        17440                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   252.016514                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   247.564930                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    27.623142                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          244      1.40%      1.40% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           20      0.11%      1.51% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127            7      0.04%      1.55% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159            2      0.01%      1.57% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191            7      0.04%      1.61% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           20      0.11%      1.72% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          239      1.37%      3.09% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287        16901     96.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total        17440                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          231                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean   576.402597                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean   325.324342                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev   544.090720                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-63           30     12.99%     12.99% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::64-127           31     13.42%     26.41% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::128-191           11      4.76%     31.17% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::192-255           11      4.76%     35.93% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::256-319           10      4.33%     40.26% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::320-383            8      3.46%     43.72% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::384-447           12      5.19%     48.92% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::448-511           11      4.76%     53.68% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::512-575            8      3.46%     57.14% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::576-639           13      5.63%     62.77% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::640-703           13      5.63%     68.40% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::704-767            6      2.60%     71.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::768-831            7      3.03%     74.03% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::832-895            6      2.60%     76.62% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::896-959           10      4.33%     80.95% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::960-1023            7      3.03%     83.98% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1024-1087            4      1.73%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1088-1151            2      0.87%     86.58% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1152-1215            3      1.30%     87.88% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1216-1279            3      1.30%     89.18% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1280-1343            1      0.43%     89.61% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1344-1407            5      2.16%     91.77% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1408-1471            3      1.30%     93.07% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1472-1535            4      1.73%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1536-1599            1      0.43%     95.24% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1600-1663            2      0.87%     96.10% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1728-1791            1      0.43%     96.54% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1856-1919            1      0.43%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1920-1983            3      1.30%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2176-2239            1      0.43%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2240-2303            1      0.43%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2304-2367            1      0.43%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3584-3647            1      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          231                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          231                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    23.930736                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    23.897172                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     1.217431                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              2      0.87%      0.87% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::17              1      0.43%      1.30% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::19              1      0.43%      1.73% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::21              1      0.43%      2.16% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::23              2      0.87%      3.03% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            221     95.67%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::25              1      0.43%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::32              2      0.87%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          231                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                 3477245450                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat            5711611400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                421827200                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   26378.54                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              43328.54                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                      99.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       4.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                   99.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    4.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       1.04                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   1.00                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.11                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    30.88                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                 115296                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                  4613                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.57                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                  2463046.69                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  87.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE  39797807850                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF     920194200                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT    1620720450                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0               7511616                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          7902921.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2               7351344                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3               7944048                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::4          8328700.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::5          7097932.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::6          8147865.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::7          7901107.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0               5067360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1               5331336                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2               4959240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3               5359080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::4               5618568                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::5               4788288                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::6               5496576                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::7          5330112.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         41023257.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         43015065.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2             39706368                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         42950668.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::4         45543513.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::5         37945689.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::6         44318476.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::7         42622694.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        5454397.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        5885706.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        5563883.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        5869117.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::4        5783270.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::5        5431587.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::6        5693276.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::7        5709864.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::4      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::5      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::6      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::7      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      1718533365.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      1724005036.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      1720487142.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      1730600930.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::4      1734706900.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::5      1730929962.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::6      1742553146.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::7      1737997816.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0       76366029504                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1       76361229792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2       76364315664                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3       76355443920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::4       76351842192                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::5       76355155296                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::6       76344959520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::7       76348955424                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        83674249246.080002                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        83677999604.160004                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        83673013388.160004                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        83678797511.040009                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::4        83682452891.520004                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::5        83671978502.400009                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::6        83681798607.360001                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::7        83679146764.800003                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          64.469351                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          64.472240                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          64.468399                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          64.472855                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::4          64.475672                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::5          64.467601                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::6          64.475167                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::7          64.473124                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker         1792                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data       715008                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.dtb.walker         5888                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data       737024                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data       727040                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data       754688                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.dtb.walker         4352                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.data       736256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data       739328                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total          4460544                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu4.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        38400                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       155136                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        155136                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker            7                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data         2793                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.dtb.walker           23                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data         2879                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data         2840                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data         2948                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.dtb.walker           17                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.data         2876                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data         2888                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total             17424                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks          606                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total              606                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker        42328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst       175358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data     16888775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.dtb.walker       139077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst        60468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data     17408802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst       102796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data     17172976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst       175358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data     17826033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.dtb.walker       102796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.inst       102796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.data     17390661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst       229779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data     17463223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst        60468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data        18140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total           105359835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst       175358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst        60468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst       102796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst       175358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu4.inst       102796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst       229779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst        60468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total         907023                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       3664374                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            3664374                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       3664374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker        42328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst       175358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data     16888775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.dtb.walker       139077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst        60468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data     17408802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst       102796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data     17172976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst       175358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data     17826033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.dtb.walker       102796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.inst       102796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.data     17390661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst       229779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data     17463223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst        60468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data        18140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total          109024209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                     17424                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                      606                       # Number of write requests accepted
system.mem_ctrls11.readBursts                  139392                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                   4848                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM              4453408                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                  7136                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                155168                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys               4460544                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             155136                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                  223                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs         3683                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0            9752                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1            8232                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2            8977                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3            9490                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4            9385                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5            8648                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6            8072                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7            8657                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::8            8392                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::9            9353                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::10           7432                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::11           8601                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::12           7041                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::13          10032                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::14           8136                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::15           8969                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0             256                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             232                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2             296                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             409                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4             320                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5             248                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6             296                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7             408                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::8             296                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::9             352                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::10            208                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::11            383                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::12            424                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::13            264                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::14            248                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::15            209                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                 42351682000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5              139392                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5               4848                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                 17074                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                 17091                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                 17109                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                 17127                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                 17142                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                 17174                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                 17198                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                 17207                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                   321                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                   295                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                  277                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                  259                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                  244                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                  213                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                  189                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                  180                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    5                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    5                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    5                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    5                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    5                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  198                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  199                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  200                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  200                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  201                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  201                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  202                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  202                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  203                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  203                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  202                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  203                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  203                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  203                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  203                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  203                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  203                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  203                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  203                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  202                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  201                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  201                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  200                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  200                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples        18227                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   252.843364                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   249.325485                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    24.597142                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          200      1.10%      1.10% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           11      0.06%      1.16% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127           15      0.08%      1.24% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159            1      0.01%      1.25% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191           14      0.08%      1.32% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           11      0.06%      1.38% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          189      1.04%      2.42% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287        17786     97.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total        18227                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          202                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean   689.826733                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean   371.801946                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev   652.258315                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-63           26     12.87%     12.87% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-127           30     14.85%     27.72% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::128-191            6      2.97%     30.69% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::192-255            7      3.47%     34.16% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::256-319            9      4.46%     38.61% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::320-383            4      1.98%     40.59% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::384-447            4      1.98%     42.57% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::448-511           10      4.95%     47.52% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::512-575            7      3.47%     50.99% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::576-639            6      2.97%     53.96% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::640-703           10      4.95%     58.91% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::704-767            9      4.46%     63.37% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::768-831            6      2.97%     66.34% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::832-895            6      2.97%     69.31% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::896-959            8      3.96%     73.27% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::960-1023            3      1.49%     74.75% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1024-1087            2      0.99%     75.74% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1088-1151            4      1.98%     77.72% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1152-1215            3      1.49%     79.21% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1216-1279            6      2.97%     82.18% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1280-1343            4      1.98%     84.16% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1344-1407            4      1.98%     86.14% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1408-1471            3      1.49%     87.62% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1472-1535            4      1.98%     89.60% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1536-1599            1      0.50%     90.10% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1600-1663            4      1.98%     92.08% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1728-1791            3      1.49%     93.56% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1792-1855            2      0.99%     94.55% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1920-1983            2      0.99%     95.54% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1984-2047            2      0.99%     96.53% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2048-2111            2      0.99%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2176-2239            1      0.50%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2240-2303            1      0.50%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2624-2687            1      0.50%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2944-3007            1      0.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::3968-4031            1      0.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          202                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          202                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    24.004950                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    23.985166                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     1.004951                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::18              1      0.50%      0.50% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::20              2      0.99%      1.49% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::22              1      0.50%      1.98% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::23              1      0.50%      2.48% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            193     95.54%     98.02% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::25              2      0.99%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::32              2      0.99%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          202                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                 3641736650                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat            6000651200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                445340800                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   26167.73                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              43117.73                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                     105.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       3.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                  105.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    3.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       1.09                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   1.05                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.12                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    31.09                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                 121736                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                  4055                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.76                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                  2348956.30                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  87.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE  39779171000                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF     920194200                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT    1639357300                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0               8624448                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          8564572.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          8183548.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3               7910784                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::4          7893849.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::5          7192281.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::6               8025696                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::7          7846675.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0               5818080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1               5777688                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2               5520648                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3               5336640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::4               5325216                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::5               4851936                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::6               5414160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::7          5293392.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         47382566.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         46813977.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2         44856614.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3             43105920                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::4         43022553.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::5         38844249.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::6         43594636.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::7         42663628.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        6210846.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        6085186.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        5762949.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        5636874.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::4        5663416.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::5             5308416                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::6        5603696.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::7        5414999.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::4      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::5      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::6      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::7      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      1728582693.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      1736197747.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      1728221376.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      1731486628.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::4      1728942860.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::5      1722848748.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::6      1739848720.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::7        1739187648                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0       76357214304                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1       76350534432                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2       76357531248                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3       76354666992                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::4       76356898368                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::5       76362244080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::6       76347331824                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::7       76347911712                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        83684462684.159988                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        83684603350.080002                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        83680706131.200012                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        83678773584.960007                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::4        83678376009.600006                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::5        83671919457.599991                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::6        83680448479.680008                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::7        83678947800.960007                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          64.477220                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          64.477328                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          64.474326                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          64.472837                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::4          64.472530                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::5          64.467556                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::6          64.474127                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::7          64.472971                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data       757760                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data       729088                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data       735488                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data       727040                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.data       732672                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data       721920                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total          4441088                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu4.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        34560                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       157952                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        157952                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data         2960                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data         2848                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data         2873                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data         2840                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.data         2862                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data         2820                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total             17348                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks          617                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total              617                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.inst       151171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data     17898595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst        72562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data     17221350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst       120936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data     17372521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.dtb.walker        12094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst       151171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data     17172976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.dtb.walker        36281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.inst        78609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.data     17306006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.dtb.walker        12094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst       217686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data     17052039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst        24187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total           104900276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst       151171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst        72562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst       120936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst       151171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu4.inst        78609                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst       217686                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst        24187                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total         816321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       3730889                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            3730889                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       3730889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst       151171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data     17898595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst        72562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data     17221350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst       120936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data     17372521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.dtb.walker        12094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst       151171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data     17172976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.dtb.walker        36281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.inst        78609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.data     17306006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.dtb.walker        12094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst       217686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data     17052039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst        24187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total          108631166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                     17348                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                      617                       # Number of write requests accepted
system.mem_ctrls12.readBursts                  138784                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                   4936                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM              4434336                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                  6752                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                157952                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys               4441088                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             157952                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                  211                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs         6249                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0            9048                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1            7504                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2            8304                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3            8688                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4            7112                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5            8864                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6           10984                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7            9929                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::8            8481                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::9            9880                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::10           6552                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::11           8505                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::12           7616                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::13          10578                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::14           9064                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::15           7464                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             216                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             288                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2             464                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             264                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4             288                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             360                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6             296                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7             352                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::8             280                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::9             449                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::10            288                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::11            263                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::12            376                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::13            312                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::14            232                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::15            208                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                 42336066000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5              138784                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5               4936                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                 16999                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                 17017                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                 17037                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                 17051                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                 17064                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                 17083                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                 17107                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                 17131                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                   327                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                   304                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                  284                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                  270                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                  257                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                  238                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                  214                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                  190                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  200                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  200                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  200                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  200                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  200                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  203                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  203                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  204                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  208                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  208                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  208                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  208                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  208                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  208                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  208                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  209                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  206                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  206                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  204                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples        18177                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   252.642790                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   248.914702                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    25.330415                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          210      1.16%      1.16% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           19      0.10%      1.26% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127            7      0.04%      1.30% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159            6      0.03%      1.33% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191            7      0.04%      1.37% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223           19      0.10%      1.47% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          205      1.13%      2.60% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287        17704     97.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total        18177                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          208                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean   668.370192                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean   361.443003                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev   638.662614                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-63           27     12.98%     12.98% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-127           30     14.42%     27.40% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::128-191            8      3.85%     31.25% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::192-255            9      4.33%     35.58% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::256-319            7      3.37%     38.94% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::320-383            9      4.33%     43.27% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::384-447            7      3.37%     46.63% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::448-511            5      2.40%     49.04% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::512-575            8      3.85%     52.88% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::576-639            7      3.37%     56.25% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::640-703            4      1.92%     58.17% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::704-767            8      3.85%     62.02% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::768-831            8      3.85%     65.87% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::832-895           11      5.29%     71.15% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::896-959            7      3.37%     74.52% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::960-1023            2      0.96%     75.48% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1024-1087            6      2.88%     78.37% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1088-1151            5      2.40%     80.77% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1152-1215            4      1.92%     82.69% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1216-1279            4      1.92%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1280-1343            3      1.44%     86.06% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1344-1407            1      0.48%     86.54% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1408-1471            6      2.88%     89.42% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1472-1535            2      0.96%     90.38% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1536-1599            3      1.44%     91.83% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1600-1663            2      0.96%     92.79% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1664-1727            2      0.96%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1728-1791            1      0.48%     94.23% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1792-1855            3      1.44%     95.67% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1920-1983            1      0.48%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2048-2111            1      0.48%     96.63% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2240-2303            1      0.48%     97.12% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2304-2367            1      0.48%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2432-2495            1      0.48%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2496-2559            1      0.48%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2752-2815            1      0.48%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::3200-3263            1      0.48%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::3264-3327            1      0.48%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          208                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          208                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    23.730769                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    23.676468                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     1.485718                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16              4      1.92%      1.92% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::17              1      0.48%      2.40% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::19              3      1.44%      3.85% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::21              3      1.44%      5.29% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::23              1      0.48%      5.77% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            195     93.75%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::32              1      0.48%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          208                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                 3644490350                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat            5993302700                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                443433600                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   26300.15                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              43250.15                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                     104.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       3.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                  104.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    3.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       1.08                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   1.05                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.11                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    31.15                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                 121213                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                  4119                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.45                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                  2356585.92                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE  39716526450                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF     920194200                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT    1699345350                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          7936790.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          8081337.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2          7472908.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3               9068976                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::4          8184758.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::5          7371302.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::6               8443008                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::7          7702732.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0               5354184                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1               5451696                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2               5041248                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3               6117960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::4               5521464                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::5               4972704                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::6               5695680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::7               5196288                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         43012070.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         44462745.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         40256985.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         50233497.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::4         44527641.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::5             39416832                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::6         46079155.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::7         41948774.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        5995192.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        5603696.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        5749678.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        5922201.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::4        5856261.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::5        5656780.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::6        5855846.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::7        5344911.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::4      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::5      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::6      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::7      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      1727545092.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      1723071787.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      1725685816.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      1745775717.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::4      1737621616.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::5      1733415891.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::6      1743820626.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::7      1733489763.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0       76358124480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1       76362048432                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2       76359755424                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3       76342132704                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::4       76349285424                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::5       76352974656                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::6       76343847696                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::7       76352909856                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        83678597555.519989                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        83679349440.959991                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        83674591806.720001                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        83689880802.239990                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::4        83681626911.360001                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::5        83674437912.959991                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::6        83684371757.760010                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::7        83677222072.319992                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          64.472701                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          64.473280                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          64.469615                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          64.481395                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::4          64.475035                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::5          64.469496                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::6          64.477150                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::7          64.471641                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data       685568                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data       660480                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data       688384                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data       700672                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.data       672512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.data       679680                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total          4119040                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu4.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        27392                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       158208                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        158208                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data         2678                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data         2580                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data         2689                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data         2737                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.data         2627                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.data         2655                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total             16090                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks          618                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total              618                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker        18140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst       145124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data     16193391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker         6047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst        72562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data     15600802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.dtb.walker        36281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst        54421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data     16259906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker         6047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst        42328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data     16550153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.dtb.walker         6047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.inst        72562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.data     15885003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.dtb.walker         6047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst       169311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.data     16054314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker         6047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst        90702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.data        18140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total            97293374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst       145124                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst        72562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst        54421                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst        42328                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu4.inst        72562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst       169311                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst        90702                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total         647010                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       3736936                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            3736936                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       3736936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker        18140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst       145124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data     16193391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker         6047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst        72562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data     15600802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.dtb.walker        36281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst        54421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data     16259906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker         6047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst        42328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data     16550153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.dtb.walker         6047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.inst        72562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.data     15885003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.dtb.walker         6047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst       169311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.data     16054314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker         6047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst        90702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.data        18140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total          101030310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                     16090                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                      618                       # Number of write requests accepted
system.mem_ctrls08.readBursts                  128720                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                   4944                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM              4112992                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                  6048                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                158208                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys               4119040                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             158208                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                  189                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs        13276                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0            7168                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1            7160                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2            8752                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3            7896                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4            8656                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5            7712                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6            7416                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7            7336                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::8            8488                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::9            9361                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::10           7464                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::11           7976                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::12           7784                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::13           8872                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::14           7442                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::15           9048                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             296                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             311                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             409                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3             296                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             272                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5             232                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6             272                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7             368                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::8             248                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::9             360                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::10            424                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::11            288                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::12            352                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::13            216                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::14            296                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::15            304                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                 42361713000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5              128720                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5               4944                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                 15787                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                 15800                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                 15813                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                 15820                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                 15830                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                 15849                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                 15875                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                 15891                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                   263                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                   247                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                  235                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                  228                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                  218                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                  199                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                  175                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                  159                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  202                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  202                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  202                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  202                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  202                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  204                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  204                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  205                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  208                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  208                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  208                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  208                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  208                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  208                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  208                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  208                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  208                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  208                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  208                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  208                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  208                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  206                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  206                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  205                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples        16930                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   252.285883                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   248.137713                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    26.669706                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          221      1.31%      1.31% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           14      0.08%      1.39% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127           10      0.06%      1.45% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159            3      0.02%      1.46% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191            9      0.05%      1.52% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223           15      0.09%      1.61% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          215      1.27%      2.88% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287        16443     97.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total        16930                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          208                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean   617.245192                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean   317.994194                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev   640.804508                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-127           62     29.81%     29.81% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::128-255           19      9.13%     38.94% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::256-383           16      7.69%     46.63% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::384-511           15      7.21%     53.85% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::512-639           14      6.73%     60.58% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::640-767            8      3.85%     64.42% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::768-895           15      7.21%     71.63% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::896-1023           11      5.29%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1024-1151           13      6.25%     83.17% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1152-1279           11      5.29%     88.46% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1280-1407            5      2.40%     90.87% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1408-1535            4      1.92%     92.79% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1536-1663            1      0.48%     93.27% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1664-1791            4      1.92%     95.19% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1792-1919            2      0.96%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1920-2047            1      0.48%     96.63% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2048-2175            1      0.48%     97.12% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2176-2303            2      0.96%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2304-2431            1      0.48%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2432-2559            1      0.48%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::3328-3455            1      0.48%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::4224-4351            1      0.48%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          208                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          208                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    23.769231                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    23.731731                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     1.201696                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16              3      1.44%      1.44% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::17              1      0.48%      1.92% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::19              2      0.96%      2.88% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::21              2      0.96%      3.85% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::23              1      0.48%      4.33% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            199     95.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          208                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                 3380366350                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat            5558966800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                411299200                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   26300.01                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              43250.01                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                      97.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       3.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                   97.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    3.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       1.01                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.97                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.10                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    30.49                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                 112426                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                  4119                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.31                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                  2535414.95                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE  39825504700                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF     920194200                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT    1594166600                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          7265462.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          8181129.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          7742044.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          7301145.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::4               7998480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::5          7722691.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::6          7612617.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::7          7791033.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0               4901304                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1               5519016                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2               5222808                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3               4925376                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::4               5395800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::5          5209752.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::6               5135496                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::7               5255856                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         39236121.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1             44418816                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         42150451.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         39207667.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::4         43917619.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::5         41362713.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::6             41306304                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::7         42295718.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0             5640192                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        6061962.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        5607014.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        5563883.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::4        5550612.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::5        5852528.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::6        5328322.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::7        5510799.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::4      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::5      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::6      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::7      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      1716658712.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      1730881918.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      1724741677.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      1727482985.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::4      1726839806.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::5      1737492367.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::6      1737204266.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::7        1734284736                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0       76367673936                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1       76355197440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2       76360583616                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3       76358178960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::4       76358743152                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::5       76349398800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::6       76349651520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::7       76352212512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        83672005474.559998                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        83680890027.839996                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        83676677357.760010                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        83673289763.520004                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::4         83679075216                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::5        83677668599.039993                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::6        83676868272.960007                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::7        83677980401.279999                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          64.467622                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          64.474467                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          64.471222                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          64.468612                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::4          64.473069                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::5          64.471985                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::6          64.471369                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::7          64.472226                       # Core power per rank (mW)
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data       698368                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data       713728                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data       700928                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data       711680                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.data       716288                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data       694528                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total          4278528                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu4.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       187136                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        187136                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data         2728                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data         2788                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data         2738                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data         2780                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.data         2798                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data         2713                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total             16713                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks          731                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total              731                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.inst       199545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data     16495732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst       120936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data     16858541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst       145124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data     16556200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst       187451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data     16810167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.inst        96749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.data     16919009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst       217686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data     16405029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst        42328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data         6047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total           101060544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst       199545                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst       120936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst       145124                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst       187451                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu4.inst        96749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst       217686                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst        42328                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total        1009819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       4420227                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            4420227                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       4420227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst       199545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data     16495732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst       120936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data     16858541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst       145124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data     16556200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst       187451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data     16810167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.inst        96749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.data     16919009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst       217686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data     16405029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst        42328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data         6047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total          105480771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                     16713                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                      731                       # Number of write requests accepted
system.mem_ctrls13.readBursts                  133704                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                   5848                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM              4271616                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                  6912                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                186880                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys               4278528                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             187136                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                  216                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs         8140                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0            7665                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1            7840                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2            8169                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3            8872                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4            7008                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5            9056                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6            7448                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7            7984                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::8            9289                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::9            8531                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::10           8664                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::11           9760                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::12           9001                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::13           7641                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::14           8032                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::15           8528                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             296                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             440                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             368                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3             408                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4             296                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5             401                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6             312                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7             384                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::8             280                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::9             504                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::10            272                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::11            648                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::12            336                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::13            288                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::14            295                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::15            312                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                 42359849000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5              133704                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5               5848                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                 16349                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                 16377                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                 16391                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                 16405                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                 16417                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                 16433                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                 16455                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                 16476                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                   321                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                   285                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                  271                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                  258                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                  246                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                  230                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                  208                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                  189                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  239                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  240                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  241                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  241                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  241                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  241                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  241                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  241                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  245                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  245                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  244                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  245                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  245                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  245                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  245                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  245                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  245                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  245                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  245                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  244                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  244                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  244                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  244                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  244                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples        17695                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   251.963606                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   247.428237                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    27.846103                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          254      1.44%      1.44% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           18      0.10%      1.54% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127            6      0.03%      1.57% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159            4      0.02%      1.59% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191            6      0.03%      1.63% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223           18      0.10%      1.73% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          246      1.39%      3.12% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287        17143     96.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total        17695                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          244                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean   545.967213                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean   311.036283                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev   518.767865                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-63           37     15.16%     15.16% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-127           30     12.30%     27.46% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::128-191            7      2.87%     30.33% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::192-255           12      4.92%     35.25% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::256-319           13      5.33%     40.57% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::320-383           13      5.33%     45.90% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::384-447           12      4.92%     50.82% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::448-511           17      6.97%     57.79% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::512-575           10      4.10%     61.89% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::576-639           12      4.92%     66.80% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::640-703            4      1.64%     68.44% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::704-767            9      3.69%     72.13% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::768-831            8      3.28%     75.41% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::832-895            9      3.69%     79.10% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::896-959            5      2.05%     81.15% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::960-1023           11      4.51%     85.66% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1024-1087            4      1.64%     87.30% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1088-1151            4      1.64%     88.93% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1152-1215            4      1.64%     90.57% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1216-1279            5      2.05%     92.62% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1280-1343            2      0.82%     93.44% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1344-1407            2      0.82%     94.26% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1472-1535            1      0.41%     94.67% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1536-1599            2      0.82%     95.49% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1600-1663            4      1.64%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1664-1727            1      0.41%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1920-1983            1      0.41%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2304-2367            1      0.41%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2432-2495            1      0.41%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2624-2687            2      0.82%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2880-2943            1      0.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          244                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          244                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    23.934426                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    23.897116                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     1.258634                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16              4      1.64%      1.64% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::23              1      0.41%      2.05% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            236     96.72%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::25              1      0.41%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::32              2      0.82%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          244                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                 3501044000                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat            5763665600                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                427161600                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   26227.41                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              43177.41                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                     100.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       4.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                  101.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    4.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       1.05                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   1.01                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.11                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    31.10                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                 116758                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                  4875                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.48                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                  2428333.47                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  87.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE  39734690250                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF     920194200                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT    1683838050                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          7593868.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          8197459.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          7621689.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3               7321104                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::4          8190201.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::5               7877520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::6          7900502.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::7               7986384                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0               5122848                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1          5530032.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2               5141616                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3               4938840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::4               5525136                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::5               5314200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::6               5329704                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::7               5387640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         41075174.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         44525145.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         41245900.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         39523161.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::4         44654937.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::5         42713049.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::6             42729024                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::7             43235712                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        5872435.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        6121267.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        5640606.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        5520752.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::4        5776220.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::5        5630238.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::6        5650145.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::7        5633556.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::4      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::5      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::6      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::7      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      1718381407.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      1731697902.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      1728841245.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      1720042925.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::4        1736120592                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::5      1738356122.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::6        1741005720                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::7      1744123446.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0       76366162800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1       76354481664                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2       76356987504                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3       76364705328                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::4       76350602112                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::5       76348641120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::6       76346316912                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::7       76343582064                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0         83674838280                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        83681183216.639999                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        83676108308.159988                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        83672681857.919998                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::4        83681498945.279999                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::5        83679161997.120010                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::6        83679561753.600006                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::7        83680578549.119995                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          64.469805                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          64.474693                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          64.470783                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          64.468143                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::4          64.474937                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::5          64.473136                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::6          64.473444                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::7          64.474227                       # Core power per rank (mW)
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data       700672                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data       707072                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data       707840                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data       710400                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.data       716800                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data       714752                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data         1280                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total          4291584                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu4.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        32768                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       156672                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        156672                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data         2737                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data         2762                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data         2765                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data         2775                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.data         2800                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data         2792                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total             16764                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks          612                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total              612                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst       217686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data     16550153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst        90702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data     16701324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst        42328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data     16719464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst        78609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data     16779932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.inst       120936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.data     16931103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst       199545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data     16882728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst        24187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data        30234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total           101368932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst       217686                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst        90702                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst        42328                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst        78609                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu4.inst       120936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst       199545                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst        24187                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total         773993                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks       3700655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            3700655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks       3700655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst       217686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data     16550153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst        90702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data     16701324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst        42328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data     16719464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst        78609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data     16779932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.inst       120936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.data     16931103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst       199545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data     16882728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst        24187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data        30234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total          105069587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                     16764                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                      612                       # Number of write requests accepted
system.mem_ctrls01.readBursts                  134112                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                   4896                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM              4282624                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                  8960                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                156448                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys               4291584                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             156672                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                  280                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs        10093                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0            7737                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1            6944                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2            7521                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3            9816                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4            8256                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5            9025                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6            8504                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7            7408                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::8            8755                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::9            8976                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::10           8464                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::11           8801                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::12           9498                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::13           8559                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::14           7568                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::15           8000                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             312                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             280                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             296                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             272                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             312                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             232                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6             384                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7             288                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::8             520                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::9             233                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::10            392                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::11            247                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::12            361                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::13            304                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::14            264                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::15            192                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                 42366757000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5              134112                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5               4896                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                 16451                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                 16464                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                 16476                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                 16491                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                 16499                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                 16516                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                 16540                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                 16556                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                   286                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                   262                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                  250                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                  235                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                  227                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                  210                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                  186                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                  170                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  199                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  200                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  202                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  203                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  203                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  203                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  206                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  206                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  206                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  206                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  206                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  206                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  206                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  206                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  205                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  205                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  204                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  204                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  203                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  202                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  202                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  202                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples        17594                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   252.306013                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   248.180114                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    26.628646                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          227      1.29%      1.29% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           17      0.10%      1.39% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127           10      0.06%      1.44% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159            4      0.02%      1.47% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191           10      0.06%      1.52% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           17      0.10%      1.62% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          210      1.19%      2.81% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287        17099     97.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total        17594                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          205                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean   653.736585                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean   351.658103                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev   618.957353                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-63           29     14.15%     14.15% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::64-127           28     13.66%     27.80% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::128-191            8      3.90%     31.71% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::192-255            7      3.41%     35.12% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::256-319            9      4.39%     39.51% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::320-383            6      2.93%     42.44% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::384-447            5      2.44%     44.88% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::448-511           12      5.85%     50.73% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::512-575            8      3.90%     54.63% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::576-639            7      3.41%     58.05% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::640-703            8      3.90%     61.95% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::704-767            2      0.98%     62.93% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::768-831           11      5.37%     68.29% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::832-895            4      1.95%     70.24% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::896-959            9      4.39%     74.63% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::960-1023            2      0.98%     75.61% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1024-1087            6      2.93%     78.54% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1088-1151            4      1.95%     80.49% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1152-1215            3      1.46%     81.95% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1216-1279            4      1.95%     83.90% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1280-1343            4      1.95%     85.85% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1344-1407            5      2.44%     88.29% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1408-1471            2      0.98%     89.27% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1472-1535            3      1.46%     90.73% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1536-1599            1      0.49%     91.22% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1600-1663            2      0.98%     92.20% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1664-1727            1      0.49%     92.68% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1728-1791            2      0.98%     93.66% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1856-1919            1      0.49%     94.15% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1920-1983            1      0.49%     94.63% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1984-2047            3      1.46%     96.10% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2048-2111            2      0.98%     97.07% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2240-2303            1      0.49%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2304-2367            1      0.49%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2368-2431            1      0.49%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2432-2495            1      0.49%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2560-2623            1      0.49%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2816-2879            1      0.49%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          205                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          205                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    23.848780                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    23.812803                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     1.229363                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16              2      0.98%      0.98% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::17              1      0.49%      1.46% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::19              1      0.49%      1.95% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::20              2      0.98%      2.93% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::21              1      0.49%      3.41% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::22              1      0.49%      3.90% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            194     94.63%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::25              2      0.98%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::32              1      0.49%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          205                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                 3507605300                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat            5776057700                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                428262400                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   26209.02                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              43159.02                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                     101.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       3.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                  101.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    3.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       1.05                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   1.01                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.11                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    31.02                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                 117049                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                  4078                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.41                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                  2438234.17                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE  39773645000                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF     920194200                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT    1644883300                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          7291468.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1          8218627.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          8021462.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          7725715.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::4          8273059.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::5               7795872                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::6          8284550.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::7          7833369.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0               4918848                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1          5544312.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2               5411304                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3          5211792.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::4          5581032.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::5               5259120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::6               5588784                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::7               5284416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0             39444288                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         45528038.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2             44216640                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3         41691187.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::4         45100723.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::5         42408537.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::6             45080256                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::7         41990707.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        5656780.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        5534023.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        5487575.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3             5723136                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::4        5856675.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::5        5534023.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::6        5803176.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::7        5752995.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::4      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::5      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::6      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::7      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      1713063827.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      1724001917.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      1732187373.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      1728728138.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::4      1737651767.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::5      1732243296.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::6      1741468213.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::7      1744337839.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0       76370827344                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1       76361232528                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2       76354052304                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3       76357086720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::4       76349258976                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::5       76354003248                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::6       76345911216                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::7       76343394000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        83671832303.040009                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        83680689192.959991                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        83680006404.479996                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        83676796435.200012                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::4        83682351979.199997                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::5        83677873844.160004                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::6        83682765942.720001                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::7        83679223074.239990                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          64.467489                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          64.474313                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          64.473787                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          64.471313                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::4          64.475594                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::5          64.472144                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::6          64.475913                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::7          64.473183                       # Core power per rank (mW)
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst        11264                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data       692736                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data       686848                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data       692992                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data       694784                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.data       702464                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.dtb.walker         1792                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data       715520                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total          4229888                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst        11264                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu4.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        38912                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       179712                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        179712                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst           44                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data         2706                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data         2683                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data         2707                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data         2714                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.data         2744                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.dtb.walker            7                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data         2795                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total             16523                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks          702                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total              702                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker         6047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst       266060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data     16362702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker        30234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst       108843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data     16223625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker         6047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst        84656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data     16368748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.dtb.walker        24187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst        78609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data     16411076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.dtb.walker        24187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.inst       145124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.data     16592481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.dtb.walker        42328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst       193498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data     16900869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst        42328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total            99911648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst       266060                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst       108843                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst        84656                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst        78609                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu4.inst       145124                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst       193498                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst        42328                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total         919117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       4244869                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            4244869                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       4244869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker         6047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst       266060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data     16362702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker        30234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst       108843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data     16223625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker         6047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst        84656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data     16368748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.dtb.walker        24187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst        78609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data     16411076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.dtb.walker        24187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.inst       145124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.data     16592481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.dtb.walker        42328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst       193498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data     16900869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst        42328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total          104156517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                     16523                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                      702                       # Number of write requests accepted
system.mem_ctrls15.readBursts                  132184                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                   5616                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM              4215712                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                 14176                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                179968                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys               4229888                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             179712                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                  443                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0            8217                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1            8266                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2            8066                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3            8049                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4            8032                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5            8945                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6            9328                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7            8048                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::8            7672                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::9            6889                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::10           7680                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::11           9787                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::12           6952                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::13           9481                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::14           8649                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::15           7680                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             337                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             600                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2             392                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             328                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4             272                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5             368                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6             344                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7             376                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::8             248                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::9             503                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::10            248                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::11            520                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::12            336                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::13            256                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::14            264                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::15            232                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                 42331985000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5              132184                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5               5616                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                 16160                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                 16168                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                 16182                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                 16195                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                 16217                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                 16236                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                 16256                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                 16278                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                   315                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                   295                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                  281                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                  269                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                  247                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                  228                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                  209                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                  187                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    4                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  225                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  226                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  226                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  226                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  226                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  226                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  226                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  230                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  235                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  235                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  235                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  237                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  237                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  237                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  237                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  239                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  240                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  240                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  240                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  238                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  238                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  238                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  238                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  232                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples        17444                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   251.988076                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   247.495052                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    27.747278                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          248      1.42%      1.42% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           14      0.08%      1.50% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127           13      0.07%      1.58% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191           13      0.07%      1.65% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           14      0.08%      1.73% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          235      1.35%      3.08% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287        16907     96.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total        17444                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          236                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean   563.207627                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean   328.659568                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev   484.275361                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-63           32     13.56%     13.56% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-127           27     11.44%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::128-191           17      7.20%     32.20% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::192-255            5      2.12%     34.32% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::256-319           12      5.08%     39.41% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::320-383           10      4.24%     43.64% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::384-447           11      4.66%     48.31% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::448-511           12      5.08%     53.39% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::512-575            7      2.97%     56.36% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::576-639           13      5.51%     61.86% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::640-703            6      2.54%     64.41% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::704-767           12      5.08%     69.49% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::768-831            8      3.39%     72.88% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::832-895            8      3.39%     76.27% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::896-959            2      0.85%     77.12% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::960-1023            6      2.54%     79.66% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1024-1087           11      4.66%     84.32% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1088-1151            6      2.54%     86.86% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1152-1215            7      2.97%     89.83% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1216-1279            3      1.27%     91.10% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1280-1343            6      2.54%     93.64% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1344-1407            3      1.27%     94.92% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1408-1471            4      1.69%     96.61% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1536-1599            3      1.27%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1600-1663            1      0.42%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1728-1791            2      0.85%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2240-2303            1      0.42%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2880-2943            1      0.42%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          236                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          236                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    23.830508                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    23.754357                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     1.811571                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16              5      2.12%      2.12% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::17              4      1.69%      3.81% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::23              5      2.12%      5.93% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            217     91.95%     97.88% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::25              1      0.42%     98.31% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::32              4      1.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          236                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                 3458305550                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat            5691315500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                421571200                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   26250.79                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              43200.79                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                      99.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       4.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                   99.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    4.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       1.04                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   1.00                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.11                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    30.88                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                 115231                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                  4690                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.63                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                  2457589.84                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  87.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE  39763690300                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF     920194200                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT    1654838000                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          7988803.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1               7702128                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          8078918.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          8350473.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::4          7013865.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::5          7624108.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::6          7999084.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::7          7313241.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0          5389272.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1               5195880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2               5450064                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3               5633256                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::4               4731576                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::5               5143248                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::6               5396208                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::7               4933536                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         43515763.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         41965747.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2         43826764.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         45772646.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::4         37043635.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::5             41381184                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::6         43384972.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::7         39668428.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        5912663.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        5583790.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        5935472.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        5786173.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::4        5709864.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::5        5461032.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::6        5689958.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::7        5172387.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::4      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::5      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::6      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::7      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      1728171855.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      1725374568.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2        1737473544                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      1736794085.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::4      1721296123.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::5      1731345341.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::6      1740515264.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::7      1733032249.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0       76357574688                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1       76360028448                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2       76349415312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3       76350011328                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::4       76363606032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::5       76354790928                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::6       76346747136                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::7       76353311184                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        83679182790.720001                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        83676480308.160004                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        83680809821.759995                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        83682977709.119995                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::4        83670030842.880005                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::5        83676375589.440002                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::6        83680362370.559998                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::7        83674060774.080002                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          64.473152                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          64.471070                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          64.474406                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          64.476076                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::4          64.466101                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::5          64.470989                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::6          64.474061                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::7          64.469206                       # Core power per rank (mW)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data       728064                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data       692992                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data       685056                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data       724480                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.data       719104                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data       722944                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total          4303872                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu4.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        30976                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       187136                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        187136                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data         2844                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data         2707                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data         2676                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data         2830                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.data         2809                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data         2824                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total             16812                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks          731                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total              731                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.inst       139077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data     17197163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst        84656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data     16368748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst        96749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data     16181297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst        90702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data     17112508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.inst        84656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.data     16985524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst       211639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data     17076227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst        24187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data         6047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total           101659180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst       139077                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst        84656                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst        96749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst        90702                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu4.inst        84656                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst       211639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst        24187                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total         731666                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       4420227                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            4420227                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       4420227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst       139077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data     17197163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst        84656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data     16368748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst        96749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data     16181297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst        90702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data     17112508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.inst        84656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.data     16985524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst       211639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data     17076227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst        24187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data         6047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total          106079407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                     16812                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                      731                       # Number of write requests accepted
system.mem_ctrls14.readBursts                  134496                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                   5848                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM              4292288                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                 11584                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                186624                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys               4303872                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             187136                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                  362                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs        10013                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0            8848                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1            8345                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2            8224                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3            9401                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4            7849                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5            8402                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6           10256                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7            7144                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::8            8440                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::9            7862                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::10           8008                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::11           7643                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::12           9280                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::13           7104                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::14           8216                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::15           9112                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             320                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             520                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2             328                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3             392                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             320                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5             400                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6             400                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7             344                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::8             296                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::9             577                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::10            216                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::11            535                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::12            312                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::13            304                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::14            312                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::15            256                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                 42355593000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5              134496                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5               5848                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                 16452                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                 16465                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                 16481                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                 16496                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                 16509                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                 16524                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                 16540                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                 16562                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                   306                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                   281                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                  265                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                  250                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                  237                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                  222                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                  206                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                  184                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  240                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  241                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  241                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  242                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  242                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  242                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  242                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  242                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  245                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  245                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  245                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  245                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  245                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  245                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  245                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  246                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  245                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  245                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  245                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  244                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  244                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  244                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  244                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  243                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples        17775                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   251.978172                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   247.448652                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    27.829740                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          255      1.43%      1.43% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           17      0.10%      1.53% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127            7      0.04%      1.57% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159            4      0.02%      1.59% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191            8      0.05%      1.64% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           17      0.10%      1.73% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          238      1.34%      3.07% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287        17229     96.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total        17775                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          244                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean   547.926230                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean   316.177321                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev   474.141393                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-63           38     15.57%     15.57% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-127           28     11.48%     27.05% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::128-191            8      3.28%     30.33% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::192-255           10      4.10%     34.43% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::256-319           12      4.92%     39.34% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::320-383           14      5.74%     45.08% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::384-447           10      4.10%     49.18% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::448-511           10      4.10%     53.28% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::512-575            8      3.28%     56.56% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::576-639           16      6.56%     63.11% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::640-703           10      4.10%     67.21% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::704-767            8      3.28%     70.49% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::768-831            8      3.28%     73.77% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::832-895            9      3.69%     77.46% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::896-959           10      4.10%     81.56% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::960-1023            5      2.05%     83.61% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1024-1087            5      2.05%     85.66% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1088-1151            5      2.05%     87.70% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1152-1215            8      3.28%     90.98% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1216-1279            3      1.23%     92.21% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1280-1343            4      1.64%     93.85% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1344-1407            3      1.23%     95.08% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1408-1471            3      1.23%     96.31% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1536-1599            1      0.41%     96.72% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1600-1663            1      0.41%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1664-1727            1      0.41%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1728-1791            2      0.82%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1920-1983            1      0.41%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1984-2047            1      0.41%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2048-2111            1      0.41%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2496-2559            1      0.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          244                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          244                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    23.901639                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    23.872706                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     1.091756                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16              3      1.23%      1.23% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::19              1      0.41%      1.64% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::21              1      0.41%      2.05% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::23              1      0.41%      2.46% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            236     96.72%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::25              1      0.41%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::32              1      0.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          244                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                 3533831700                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat            5807403000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                429228800                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   26345.53                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              43295.53                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                     101.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       4.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                  101.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    4.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       1.06                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   1.01                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.12                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    31.24                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                 117321                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                  4870                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.28                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                  2414387.11                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  87.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE  39734116700                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF     920194200                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT    1684411600                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          7938604.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1          8142422.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          7615036.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3          8384947.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::4          7613827.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::5               7442064                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::6          7681564.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::7          7833974.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0               5355408                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1               5492904                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2               5137128                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3          5656512.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::4          5136312.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::5               5020440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::6               5182008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::7               5284824                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         43312588.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         44540620.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         41015769.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3         45508070.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::4         41179507.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::5         39897561.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::6         41020761.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::7         42467443.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        5809397.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        5842575.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        5885706.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        6084771.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::4        5560980.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::5        5686640.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::6        5839257.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::7        5467668.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::4      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::5      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::6      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::7      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      1728160856.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      1726486752.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      1725589290.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      1738773362.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::4      1730762737.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::5      1729471674.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::6      1736122890.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::7      1741415901.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0       76357584336                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1       76359052848                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2       76359840096                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3       76348275120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::4       76355301984                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::5       76356434496                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::6       76350600096                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::7       76345957104                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        83678790937.919998                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        83680187869.440002                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        83675712772.800003                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        83683312530.240005                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::4        83676185094.720001                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::5        83674582622.400009                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::6        83677076324.160004                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::7        83679056661.119995                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          64.472850                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          64.473926                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          64.470478                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          64.476334                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::4          64.470842                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::5          64.469608                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::6          64.471529                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::7          64.473055                       # Core power per rank (mW)
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data           24                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total           24                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data           24                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total           24                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data       738560                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data       738048                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data       737024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data       735744                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.data       716800                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data       727808                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total          4425984                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu4.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        28672                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       208128                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        208128                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data         2885                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data         2883                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data         2879                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data         2874                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.data         2800                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data         2843                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total             17289                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks          813                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total              813                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.dtb.walker        12094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.inst       157217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data     17445083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.dtb.walker         6047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst        48375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data     17432989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.dtb.walker        18140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst       108843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data     17408802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst        78609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data     17378568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.dtb.walker        12094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.inst        90702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.data     16931103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst       175358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data     17191116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.dtb.walker         6047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst        18140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data        24187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total           104543514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst       157217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst        48375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst       108843                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst        78609                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu4.inst        90702                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst       175358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst        18140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total         677244                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       4916067                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            4916067                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       4916067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.dtb.walker        12094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst       157217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data     17445083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.dtb.walker         6047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst        48375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data     17432989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.dtb.walker        18140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst       108843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data     17408802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst        78609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data     17378568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.dtb.walker        12094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.inst        90702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.data     16931103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst       175358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data     17191116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.dtb.walker         6047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst        18140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data        24187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total          109459581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                     17289                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                      813                       # Number of write requests accepted
system.mem_ctrls00.readBursts                  138312                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                   6504                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM              4408512                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                 17472                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                208128                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys               4425984                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             208128                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                  546                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs         8581                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0            9241                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1            9528                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2            8817                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3           11335                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4            9298                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5            6920                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6            6752                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7            9704                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::8            7770                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::9            7736                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::10           7073                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::11           7808                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::12           9146                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::13           7624                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::14           9493                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::15           9521                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0             560                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             328                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2             312                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3             456                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4             536                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5             224                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6             360                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7             360                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::8             663                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::9             296                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::10            496                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::11            176                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::12            441                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::13            368                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::14            568                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::15            360                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                 42363441000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5              138312                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5               6504                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                 16920                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                 16914                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                 16930                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                 16943                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                 16960                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                 16978                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                 16995                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                 17015                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                   297                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                   283                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                  267                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                  254                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                  237                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                  220                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                  203                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                  183                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                   10                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                    7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                    7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                    7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  269                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  269                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  269                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  270                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  270                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  270                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  270                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  270                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  272                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  272                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  272                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  272                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  272                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  272                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  272                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  272                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  272                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  272                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  272                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  271                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  271                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  271                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  271                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  271                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples        18359                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   251.464677                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   246.403753                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    29.484501                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          294      1.60%      1.60% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           20      0.11%      1.71% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127           13      0.07%      1.78% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159            2      0.01%      1.79% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191           13      0.07%      1.86% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           21      0.11%      1.98% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          270      1.47%      3.45% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287        17726     96.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total        18359                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          272                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean   505.577206                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean   300.002838                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev   473.913877                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-63           32     11.76%     11.76% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-127           32     11.76%     23.53% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::128-191           23      8.46%     31.99% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::192-255           15      5.51%     37.50% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::256-319           19      6.99%     44.49% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::320-383           12      4.41%     48.90% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::384-447           16      5.88%     54.78% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::448-511           15      5.51%     60.29% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::512-575           14      5.15%     65.44% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::576-639            9      3.31%     68.75% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::640-703            9      3.31%     72.06% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::704-767           11      4.04%     76.10% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::768-831            9      3.31%     79.41% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::832-895            9      3.31%     82.72% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::896-959            8      2.94%     85.66% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::960-1023            4      1.47%     87.13% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1024-1087            5      1.84%     88.97% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1088-1151            4      1.47%     90.44% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1152-1215            6      2.21%     92.65% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1280-1343            3      1.10%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1344-1407            4      1.47%     95.22% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1408-1471            4      1.47%     96.69% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1472-1535            1      0.37%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1536-1599            1      0.37%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1664-1727            1      0.37%     97.79% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1792-1855            2      0.74%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2112-2175            1      0.37%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2176-2239            1      0.37%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2432-2495            1      0.37%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::3200-3263            1      0.37%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          272                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          272                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    23.911765                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    23.896277                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     0.768096                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16              2      0.74%      0.74% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::19              1      0.37%      1.10% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::21              1      0.37%      1.47% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            268     98.53%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          272                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                 3630738400                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat            5965872100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                440851200                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   26354.39                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              43304.39                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                     104.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       4.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                  104.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    4.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       1.09                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   1.04                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.10                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    30.71                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                 120479                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                  5432                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.45                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.52                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                  2340263.01                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  87.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE  39628996700                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF     920194200                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT    1789531600                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          8158147.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1               9428832                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          8042025.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          8214998.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::4               7810992                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::5          7558185.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::6          7694870.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::7          8746617.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0          5503512.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1               6360720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2               5425176                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3               5541864                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::4               5269320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::5               5098776                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::6               5190984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::7               5900496                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         44589043.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1         52671091.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         43440883.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3             44221632                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::4         42041126.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::5         39906547.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::6         41333260.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::7         47124979.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        5948743.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        6071500.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        5962014.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        6297108.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::4        5968650.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::5        6131220.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::6        5640606.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::7        6277201.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::4      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::5      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::6      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::7      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0        1725543216                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      1740289435.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      1738565809.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      1734698911.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::4      1731692157.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::5      1736475998.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::6      1738255711.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::7      1754225305.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0       76359880512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1       76346945232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2       76348457184                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3       76351849200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::4       76354486704                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::5       76350290352                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::6       76348729200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::7       76334720784                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0         83680252920                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        83692396557.119995                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        83680522839.360001                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        83681453460.479996                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::4        83677898695.679993                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::5        83676090825.599991                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::6        83677474379.519989                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::7        83687625130.559998                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          64.473977                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          64.483333                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          64.474185                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          64.474902                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::4          64.472163                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::5          64.470770                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::6          64.471836                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::7          64.479657                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data       743424                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data       727552                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data       726272                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data       763136                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.data       733184                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data       718592                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total          4449792                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu4.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        36352                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       176128                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        176128                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data         2904                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data         2842                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data         2837                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data         2981                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.data         2864                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data         2807                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total             17382                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks          688                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total              688                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.inst       145124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data     17559972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst        66515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data     17185069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst       114890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data     17154835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst       133030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data     18025578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.inst       145124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.data     17318100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.itb.walker         6047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst       193498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data     16973431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst        60468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data        24187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total           105105868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst       145124                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst        66515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst       114890                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst       133030                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu4.inst       145124                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst       193498                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst        60468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total         858649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       4160214                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            4160214                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       4160214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst       145124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data     17559972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst        66515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data     17185069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst       114890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data     17154835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst       133030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data     18025578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.inst       145124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.data     17318100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.itb.walker         6047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst       193498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data     16973431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst        60468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data        24187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total          109266082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                     17382                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                      688                       # Number of write requests accepted
system.mem_ctrls10.readBursts                  139056                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                   5504                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM              4440832                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                  8960                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                176128                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys               4449792                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             176128                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                  280                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs        13013                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0            8704                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1            7904                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2            7804                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3           11176                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4            9248                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5            8368                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6            7576                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7            7969                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::8            7792                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::9            8224                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::10          12449                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::11           8176                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::12           8488                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::13           9057                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::14           7945                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::15           7896                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0             256                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1             335                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2             392                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3             576                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             409                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5             288                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6             264                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7             456                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::8             176                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::9             296                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::10            296                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::11            440                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::12            432                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::13            216                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::14            328                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::15            344                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                 42369091000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5              139056                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5               5504                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                 16982                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                 17001                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                 17018                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                 17035                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                 17041                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                 17067                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                 17095                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                 17115                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                   344                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                   318                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                  302                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                  285                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                  281                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                  255                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                  228                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                  208                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                   13                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                   12                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                   11                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                   11                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    8                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    8                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  225                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  226                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  226                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  226                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  226                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  226                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  227                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  228                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  231                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  231                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  231                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  231                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  231                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  231                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  231                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  231                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  231                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  231                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  231                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  231                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  231                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  231                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  230                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  229                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples        18308                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   252.182652                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   247.968040                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    26.971453                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          239      1.31%      1.31% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           23      0.13%      1.43% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127           10      0.05%      1.49% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159            4      0.02%      1.51% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191           10      0.05%      1.56% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223           23      0.13%      1.69% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          231      1.26%      2.95% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287        17768     97.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total        18308                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          231                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean   601.073593                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean   332.278649                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev   585.562701                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-63           28     12.12%     12.12% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-127           31     13.42%     25.54% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::128-191           17      7.36%     32.90% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::192-255            8      3.46%     36.36% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::256-319           13      5.63%     41.99% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::320-383           10      4.33%     46.32% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::384-447            5      2.16%     48.48% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::448-511            8      3.46%     51.95% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::512-575           10      4.33%     56.28% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::576-639           18      7.79%     64.07% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::640-703            6      2.60%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::704-767            7      3.03%     69.70% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::768-831            6      2.60%     72.29% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::832-895            4      1.73%     74.03% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::896-959            8      3.46%     77.49% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::960-1023            5      2.16%     79.65% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1024-1087            7      3.03%     82.68% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1088-1151            6      2.60%     85.28% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1152-1215            4      1.73%     87.01% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1216-1279            1      0.43%     87.45% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1280-1343            4      1.73%     89.18% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1344-1407            1      0.43%     89.61% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1408-1471            3      1.30%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1472-1535            3      1.30%     92.21% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1536-1599            3      1.30%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1600-1663            1      0.43%     93.94% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1664-1727            3      1.30%     95.24% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1728-1791            1      0.43%     95.67% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1792-1855            1      0.43%     96.10% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1856-1919            1      0.43%     96.54% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1984-2047            2      0.87%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2048-2111            1      0.43%     97.84% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2176-2239            1      0.43%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2496-2559            1      0.43%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2752-2815            1      0.43%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2880-2943            1      0.43%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::3072-3135            1      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          231                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          231                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    23.826840                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    23.795142                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     1.097574                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16              3      1.30%      1.30% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::17              1      0.43%      1.73% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::18              1      0.43%      2.16% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::22              1      0.43%      2.60% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::23              2      0.87%      3.46% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            222     96.10%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::25              1      0.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          231                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                 3650779700                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat            6003032900                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                444083200                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   26307.00                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              43257.00                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                     104.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       4.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                  105.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    4.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       1.09                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   1.05                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.12                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    31.32                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                 121382                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                  4590                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.39                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                  2344720.03                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  87.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE  39698004800                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF     920194200                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT    1720523500                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0          7631366.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1          8680694.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2          8082547.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          7507382.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::4          7704547.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::5          8940153.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::6          8090409.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::7               7602336                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0               5148144                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1               5856024                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2          5452512.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3               5064504                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::4          5197512.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::5               6031056                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::6               5457816                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::7               5128560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         41667225.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         47373580.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2             43924608                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         40408243.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::4             41515968                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::5             49650432                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::6         43930598.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::7         41290828.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        5573836.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        6333603.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        5949158.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        5660098.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::4        5656780.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::5        5670051.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::6        5733089.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::7        5381406.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::4      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::5      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::6      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::7      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      1717698720.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      1737787582.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      1727375624.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      1729191453.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::4      1735576511.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::5      1741429909.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::6      1738246956.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::7      1732134513.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0       76366761648                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1       76349139840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2       76358273136                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3       76356680304                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::4       76351079376                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::5       76345944816                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::6       76348736880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::7       76354098672                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        83675110687.680008                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        83685801071.040009                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        83679687332.160004                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        83675141731.199997                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::4        83677360440.959991                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::5        83688296164.800003                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::6        83680825495.679993                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::7        83676266063.040009                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          64.470015                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          64.478251                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          64.473541                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          64.470038                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::4          64.471748                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::5          64.480174                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::6          64.474418                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::7          64.470905                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data       740352                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data       743424                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data       730368                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data       757504                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.data       739584                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data       724480                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total          4477184                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu4.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        40960                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       160768                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        160768                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data         2892                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data         2904                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data         2853                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data         2959                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.data         2889                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data         2830                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total             17489                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks          628                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total              628                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst       163264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data     17487411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst       151171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data     17559972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst       145124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data     17251585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst       108843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data     17892548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.inst       169311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.data     17469270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst       163264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data     17112508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst        66515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data        12094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total           105752878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst       163264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst       151171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst       145124                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst       108843                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu4.inst       169311                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst       163264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst        66515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total         967492                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       3797405                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            3797405                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       3797405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst       163264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data     17487411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst       151171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data     17559972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst       145124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data     17251585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst       108843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data     17892548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.inst       169311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.data     17469270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst       163264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data     17112508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst        66515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data        12094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total          109550283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                     17489                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                      628                       # Number of write requests accepted
system.mem_ctrls07.readBursts                  139912                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                   5024                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM              4469920                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                  7264                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                160544                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys               4477184                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             160768                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                  227                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs        13131                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0            9168                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1            8041                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2            9184                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3            8241                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4            8809                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5            9177                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6            9168                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7            8134                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::8            8448                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::9            6370                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::10           8672                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::11           8296                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::12           9201                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::13           8784                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::14          10048                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::15           9944                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0             264                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             320                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             456                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3             312                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             408                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5             200                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6             408                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7             336                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::8             248                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::9             281                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::10            376                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::11            240                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::12            384                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::13            239                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::14            312                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::15            233                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                 42343692000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5              139912                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5               5024                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                 17070                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                 17079                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                 17097                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                 17116                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                 17137                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                 17161                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                 17186                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                 17204                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                   362                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                   347                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                  330                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                  311                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                  290                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                  265                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                  243                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                  226                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                   17                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                   15                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                   16                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                   16                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                   16                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                   16                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                   15                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                   10                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                   10                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    8                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    8                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    8                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    8                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  205                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  205                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  205                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  206                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  207                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  208                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  208                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  208                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  211                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  211                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  211                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  211                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  211                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  211                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  211                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  211                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  211                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  211                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  211                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  210                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  209                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  208                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  208                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  208                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples        18334                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   252.561580                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   248.758109                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    25.607856                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          218      1.19%      1.19% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           11      0.06%      1.25% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127           15      0.08%      1.33% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159            7      0.04%      1.37% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191           15      0.08%      1.45% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           11      0.06%      1.51% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          208      1.13%      2.65% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287        17849     97.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total        18334                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          211                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean   661.862559                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean   348.697227                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev   622.018883                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-63           27     12.80%     12.80% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-127           31     14.69%     27.49% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::128-191            6      2.84%     30.33% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::192-255           12      5.69%     36.02% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::256-319            7      3.32%     39.34% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::320-383           14      6.64%     45.97% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::384-447            8      3.79%     49.76% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::448-511            6      2.84%     52.61% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::512-575            8      3.79%     56.40% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::576-639            6      2.84%     59.24% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::640-703            5      2.37%     61.61% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::704-767            5      2.37%     63.98% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::768-831            5      2.37%     66.35% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::832-895            3      1.42%     67.77% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::896-959            4      1.90%     69.67% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::960-1023            8      3.79%     73.46% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1024-1087            4      1.90%     75.36% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1088-1151            1      0.47%     75.83% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1152-1215            6      2.84%     78.67% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1216-1279            5      2.37%     81.04% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1280-1343            4      1.90%     82.94% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1344-1407            4      1.90%     84.83% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1408-1471            5      2.37%     87.20% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1472-1535            3      1.42%     88.63% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1536-1599            2      0.95%     89.57% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1600-1663            5      2.37%     91.94% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1664-1727            4      1.90%     93.84% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1728-1791            2      0.95%     94.79% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1792-1855            2      0.95%     95.73% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1920-1983            1      0.47%     96.21% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1984-2047            2      0.95%     97.16% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2112-2175            3      1.42%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2496-2559            1      0.47%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2624-2687            2      0.95%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          211                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          211                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    23.777251                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    23.742678                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     1.159907                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16              3      1.42%      1.42% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::19              2      0.95%      2.37% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::20              2      0.95%      3.32% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::21              2      0.95%      4.27% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            201     95.26%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::25              1      0.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          211                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                 3694838350                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat            6062499100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                446992000                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   26451.22                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              43401.22                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                     105.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       3.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                  105.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    3.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       1.09                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   1.06                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.14                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    30.54                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                 122182                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                  4186                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.44                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                  2337235.30                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE  39739946300                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF     920194200                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT    1678582000                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          8094038.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1          8231932.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          8143027.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3          8159961.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::4          7391260.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::5          7910179.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::6          8403091.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::7          9077443.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0               5460264                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1               5553288                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2          5493312.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3               5504736                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::4               4986168                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::5          5336232.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::6          5668752.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::7          6123672.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0             44189184                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         44938982.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         44666918.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3             44206656                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::4         40185100.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::5         43003084.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::6         45951859.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::7         50360793.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        6018416.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        5968650.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        5716500.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        6035005.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::4        5252428.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::5        5547294.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::6        5766266.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::7        5653877.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::4      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::5      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::6      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::7      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      1722243709.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      1729153149.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      1729956000.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      1737243829.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::4      1721944883.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::5      1735833968.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::6      1741183286.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::7      1750136736.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0       76362774816                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1       76356713904                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2       76356009648                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3       76349616816                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::4       76363036944                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::5       76350853536                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::6       76346161152                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::7       76338307248                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        83679410174.400009                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        83681189652.479996                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        83680615152.960007                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        83681396750.400009                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::4        83673426531.839996                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::5        83679114041.279999                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::6        83683764153.599991                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::7        83690289517.440002                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          64.473327                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          64.474698                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          64.474256                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          64.474858                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::4          64.468717                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::5          64.473099                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::6          64.476682                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::7          64.481710                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst        11776                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data       677888                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst          768                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data       698624                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data       673792                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data       712960                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.data       686336                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.data       676608                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total          4156928                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst        11776                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu4.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        30208                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       156416                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        156416                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data         2648                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data         2729                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data         2632                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data         2785                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.data         2681                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.data         2643                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total             16238                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks          611                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total              611                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst       278154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data     16011986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst        18140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data     16501779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst        36281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data     15915237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst        72562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data     16840401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.inst       102796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.data     16211531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst       163264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.data     15981752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst        42328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data        12094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total            98188303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst       278154                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst        18140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst        36281                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst        72562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu4.inst       102796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst       163264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst        42328                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         713525                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       3694609                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            3694609                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       3694609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst       278154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data     16011986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst        18140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data     16501779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst        36281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data     15915237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst        72562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data     16840401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.inst       102796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.data     16211531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst       163264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.data     15981752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst        42328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data        12094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total          101882912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                     16238                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                      611                       # Number of write requests accepted
system.mem_ctrls03.readBursts                  129904                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                   4888                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM              4151264                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                  5664                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                156928                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys               4156928                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             156416                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                  177                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs           35                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0            7864                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1            8937                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2            7968                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3            8641                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4            7961                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5            8705                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6            7816                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7            8432                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::8            8776                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::9            7385                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::10           8753                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::11           7640                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::12           7160                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::13           6968                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::14           7953                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::15           8768                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             280                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             288                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             384                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             304                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             304                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5             336                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6             360                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             247                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::8             448                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::9             272                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::10            368                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::11            248                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::12            312                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::13            240                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::14            256                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::15            257                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                 42375530000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5              129904                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5               4888                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                 15908                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                 15921                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                 15935                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                 15955                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                 15970                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                 15991                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                 16012                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                 16025                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                   292                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                   272                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                  259                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                  239                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                  224                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                  204                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                  184                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                  171                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                   10                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                   11                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                   10                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                   10                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                   10                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    9                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    9                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                   11                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                   11                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                   11                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                   11                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                   11                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                   11                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                   11                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  199                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  200                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  200                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  200                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  200                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  200                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  201                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  201                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  205                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  205                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  205                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  205                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  205                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  205                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  206                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  206                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  206                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  206                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  206                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  206                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  206                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  206                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  204                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  204                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples        17069                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   252.398617                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   248.366590                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    26.288292                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          216      1.27%      1.27% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           15      0.09%      1.35% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127           10      0.06%      1.41% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191           10      0.06%      1.47% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           16      0.09%      1.56% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          207      1.21%      2.78% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287        16595     97.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total        17069                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          205                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean   637.224390                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean   345.280471                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev   616.528468                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-63           29     14.15%     14.15% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-127           27     13.17%     27.32% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::128-191            4      1.95%     29.27% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::192-255            9      4.39%     33.66% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::256-319            6      2.93%     36.59% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::320-383           10      4.88%     41.46% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::384-447           16      7.80%     49.27% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::448-511            8      3.90%     53.17% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::512-575            7      3.41%     56.59% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::576-639           13      6.34%     62.93% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::640-703            9      4.39%     67.32% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::704-767            5      2.44%     69.76% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::768-831            7      3.41%     73.17% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::832-895            1      0.49%     73.66% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::896-959            3      1.46%     75.12% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::960-1023            3      1.46%     76.59% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1024-1087            4      1.95%     78.54% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1088-1151            1      0.49%     79.02% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1152-1215            4      1.95%     80.98% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1216-1279            9      4.39%     85.37% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1280-1343            4      1.95%     87.32% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1344-1407            4      1.95%     89.27% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1408-1471            2      0.98%     90.24% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1472-1535            2      0.98%     91.22% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1536-1599            1      0.49%     91.71% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1600-1663            2      0.98%     92.68% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1792-1855            1      0.49%     93.17% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1856-1919            3      1.46%     94.63% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1920-1983            2      0.98%     95.61% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1984-2047            2      0.98%     96.59% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2112-2175            1      0.49%     97.07% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2176-2239            1      0.49%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2240-2303            1      0.49%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2304-2367            1      0.49%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2624-2687            2      0.98%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::3072-3135            1      0.49%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          205                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          205                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    23.921951                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    23.881178                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     1.329808                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16              3      1.46%      1.46% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::18              1      0.49%      1.95% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::22              1      0.49%      2.44% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::23              1      0.49%      2.93% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            196     95.61%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::25              1      0.49%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::32              2      0.98%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          205                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                 3420956150                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat            5619828800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                415126400                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   26370.43                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              43320.43                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                      98.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       3.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                   98.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    3.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       1.02                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.98                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.11                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    31.06                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                 113468                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                  4094                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.76                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                  2515017.51                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE  39849595950                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF     920194200                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT    1569711350                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          7519478.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1          7964611.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          7849699.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          7910179.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::4               7617456                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::5          7633785.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::6          6998140.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::7          8043235.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0               5072664                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1          5372952.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2          5295432.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3          5336232.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::4               5138760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::5               5149776                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::6               4720968                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::7          5425992.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         41003289.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         43089446.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2         42844838.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         43106419.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::4         40861017.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::5         41332761.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::6         37586265.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::7             43665024                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        5540659.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        5949158.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        5593743.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        5666734.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::4        5799444.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::5        5514531.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::6        5301780.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::7        5677102.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::4      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::5      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::6      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::7      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      1717616640.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      1730281694.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      1727314338.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      1731986714.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::4      1730037862.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::5      1734557241.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::6      1722618486.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::7      1737815489.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0       76366833648                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1       76355723952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2       76358326896                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3       76354228320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::4       76355937840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::5       76351973472                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::6       76362446064                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::7       76349115360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        83674216126.080002                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        83679011560.319992                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        83677854693.120010                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        83678864345.279999                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::4        83676022126.080002                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::5        83676791314.560013                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::6        83670301451.520004                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::7        83680371948.479996                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          64.469325                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          64.473020                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          64.472129                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          64.472907                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::4          64.470717                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::5          64.471309                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::6          64.466309                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::7          64.474068                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data       686336                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data       673280                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data       679680                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data       697344                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.data       678400                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst        10496                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data       674048                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total          4133888                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu4.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst        10496                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        44800                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       142080                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        142080                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data         2681                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data         2630                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data         2655                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data         2724                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.data         2650                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst           41                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data         2633                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total             16148                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks          555                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total              555                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst       211639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data     16211531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst        96749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data     15903143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst       114890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data     16054314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst       193498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data     16471544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.inst       157217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.data     16024080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst       247920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data     15921284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst        36281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total            97644089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst       211639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst        96749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst       114890                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst       193498                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu4.inst       157217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst       247920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst        36281                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total        1058194                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       3355986                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            3355986                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       3355986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst       211639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data     16211531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst        96749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data     15903143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst       114890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data     16054314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst       193498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data     16471544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.inst       157217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.data     16024080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst       247920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data     15921284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst        36281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total          101000076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                     16148                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                      555                       # Number of write requests accepted
system.mem_ctrls04.readBursts                  129184                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                   4440                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM              4127488                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                  6400                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                141568                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys               4133888                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             142080                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                  200                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs         9124                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0            9392                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1            7664                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2            7064                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3            7697                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4            7008                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5            7121                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6            8624                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7            8858                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::8            9058                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::9            6856                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::10           8536                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::11           9409                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::12           7753                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::13           6856                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::14           9392                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::15           7696                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             328                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             264                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2             199                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3             304                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             264                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5             296                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             272                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7             368                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::8             273                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::9             312                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::10            232                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::11            224                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::12            360                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::13            280                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::14            232                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::15            216                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                 42327846000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5              129184                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5               4440                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                 15852                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                 15858                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                 15876                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                 15889                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                 15900                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                 15920                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                 15941                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                 15954                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                   274                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                   260                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                  242                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                  229                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                  218                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                  198                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                  178                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                  166                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    4                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    4                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    4                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    4                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    4                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    4                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  182                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  182                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  182                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  184                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  184                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  184                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  184                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  185                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  187                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  187                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  187                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  187                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  187                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  187                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  187                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  187                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  186                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  186                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  186                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  184                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  184                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  184                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  184                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  183                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples        16898                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   252.636762                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   248.871480                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    25.418568                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          198      1.17%      1.17% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           17      0.10%      1.27% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127            8      0.05%      1.32% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191            9      0.05%      1.37% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223           16      0.09%      1.47% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          189      1.12%      2.59% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287        16461     97.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total        16898                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          186                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean   686.580645                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean   346.191202                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev   642.172804                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-63           28     15.05%     15.05% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::64-127           26     13.98%     29.03% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::128-191            9      4.84%     33.87% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::192-255            6      3.23%     37.10% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::256-319            5      2.69%     39.78% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::320-383            5      2.69%     42.47% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::384-447            5      2.69%     45.16% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::448-511            7      3.76%     48.92% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::512-575            5      2.69%     51.61% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::576-639            4      2.15%     53.76% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::640-703            6      3.23%     56.99% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::704-767            3      1.61%     58.60% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::768-831            7      3.76%     62.37% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::832-895            9      4.84%     67.20% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::896-959            7      3.76%     70.97% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::960-1023            5      2.69%     73.66% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1024-1087            7      3.76%     77.42% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1152-1215            6      3.23%     80.65% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1216-1279            1      0.54%     81.18% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1280-1343            3      1.61%     82.80% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1344-1407            1      0.54%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1408-1471            3      1.61%     84.95% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1472-1535            4      2.15%     87.10% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1536-1599            4      2.15%     89.25% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1600-1663            1      0.54%     89.78% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1664-1727            4      2.15%     91.94% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1728-1791            2      1.08%     93.01% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1792-1855            2      1.08%     94.09% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1856-1919            3      1.61%     95.70% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1984-2047            1      0.54%     96.24% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2048-2111            1      0.54%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2112-2175            1      0.54%     97.31% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2176-2239            2      1.08%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2496-2559            1      0.54%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2560-2623            1      0.54%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2752-2815            1      0.54%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          186                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          186                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    23.784946                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    23.751920                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     1.132798                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16              2      1.08%      1.08% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::17              1      0.54%      1.61% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::19              2      1.08%      2.69% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::21              2      1.08%      3.76% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::23              1      0.54%      4.30% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            178     95.70%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          186                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                 3376579500                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat            5562858300                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                412748800                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   26178.28                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              43128.28                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                      97.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       3.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                   97.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    3.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       1.01                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.97                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.10                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    31.64                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                 112821                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                  3689                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.09                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                  2534146.32                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE  39872304950                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF     920194200                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT    1546223350                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          7589635.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1          7407590.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          7168694.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          7891430.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::4               7868448                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::5          8280921.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::6          7290259.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::7          8091619.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0          5119992.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1               4997184                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2               4836024                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3               5323584                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::4               5308080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::5               5586336                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::6               4918032                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::7          5458632.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0         41551910.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         39566092.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2         38293132.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         42689587.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::4         42443481.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::5             45686784                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::6         38999500.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::7         44201164.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        5417902.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        5875752.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        5673369.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        5812715.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::4        5809812.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::5        5461032.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::6        5553930.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::7        5567201.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::4      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::5      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::6      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::7      5530629745.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0        1717549992                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      1727724902.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      1719191263.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      1733119418.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::4      1739180315.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::5      1735384389.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::6      1729036431.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::7        1737781344                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0       76366892112                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1       76357966752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2       76365452400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3       76353234720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::4       76347918144                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::5       76351247904                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::6       76356816288                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::7       76349145312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        83674751289.600006                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        83674168020.479996                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        83671244630.399994                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        83678701201.919998                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::4        83679158027.520004                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::5        83682277113.599991                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::6        83673244187.520004                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::7        83680875019.199997                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          64.469738                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          64.469288                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          64.467036                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          64.472781                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::4          64.473133                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::5          64.475536                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::6          64.468576                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::7          64.474456                       # Core power per rank (mW)
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq              269167                       # Transaction distribution
system.membus.trans_dist::ReadResp             269167                       # Transaction distribution
system.membus.trans_dist::WriteReq                 28                       # Transaction distribution
system.membus.trans_dist::WriteResp                28                       # Transaction distribution
system.membus.trans_dist::Writeback             10509                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           191301                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          45582                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          156927                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            8                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16857                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1108                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave       960484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       960682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 960682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio          396                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     71862273                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     71862669                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                71862669                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq    134583500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp   4440139500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq        28000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp        14000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    173398500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq     95737823                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq     22824931                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp     78463500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq         7493                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq      8481892                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp     18282000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq         3064                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp        24340                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq           19                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            1                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback          195                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq         1087                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq          209                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp        11566                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq           42                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp          105                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq      7457455                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp    185210979                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp         5000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback        81974                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq      3272983                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq       312996                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp     90373000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq        25000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp       889500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                          4616                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                        36012                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime            11150408                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime          276478479                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                            95713                       # Total snoops (count)
system.membus.snoop_fanout::samples            533352                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  533352    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              533352                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy               63000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                  99                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy           386964500                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.9                       # Layer utilization (%)
system.membus.reqLayer5.succeeded              437640                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         4536899000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             10.7                       # Layer utilization (%)
system.membus.respLayer3.succeeded             427230                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq             269095                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp            269095                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            10509                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq          141105                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq         15822                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp         156927                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq             1108                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp            1108                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port        13355                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port        13702                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port        12090                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port         8334                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port        12702                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port        15505                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port        15131                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port        15472                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port        14624                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port        22624                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port        15330                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port        10532                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port        12055                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port        12811                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port        13633                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port         8290                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total       216190                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port        13099                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port        13590                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port        12036                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port         8181                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port        12784                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port        15239                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port        15307                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port        15360                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port        14936                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port        22960                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port        15202                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port        10992                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port        11893                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port        12500                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port        13652                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port         8440                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys.s2p.slave            2                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total       216173                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port        12877                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port        13585                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port        12224                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port         8360                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port        12810                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port        15523                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port        15383                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port        15314                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port        14905                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port        22649                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port        15440                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port        10459                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port        11887                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port        12616                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port        13654                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port         8475                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total       216161                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port        13222                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port        13449                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port        12348                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port         8282                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port        12803                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port        15195                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port        15149                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port        15722                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port        14885                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port        22372                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port        15506                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port        10837                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port        11976                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port        12510                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port        13442                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port         8549                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total       216247                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total                864771                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port      1177088                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port      1113344                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port      1097728                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port      1083392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port      1061888                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port      1163520                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port      1132544                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port      1169408                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port      1045248                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port      1156608                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port      1161472                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port      1132544                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port      1165312                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port      1143808                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port      1132544                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port      1083904                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total     18020352                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port      1151744                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port      1111552                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port      1083648                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port      1064960                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port      1076736                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port      1120000                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port      1118208                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port      1136896                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port      1079552                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port      1160704                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port      1147648                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port      1188352                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port      1146112                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port      1109760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port      1124096                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port      1103360                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total     17923329                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port      1142272                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port      1117696                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port      1105664                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port      1087232                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port      1064960                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port      1153280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port      1135872                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port      1160192                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port      1072384                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port      1158400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port      1146880                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port      1125888                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port      1139968                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port      1102080                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port      1127168                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port      1108224                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total     17948160                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port      1163008                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port      1105664                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port      1115392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port      1077760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port      1072384                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port      1119744                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port      1136384                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port      1171456                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port      1080064                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port      1110784                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port      1169920                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port      1168896                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port      1147648                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port      1110016                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port      1107200                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port      1114112                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total     17970432                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               71862273                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq    376568200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp   2661105849                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback     98781800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq    197507400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq     22143200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp    219602496                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq      1531200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp     10889300                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq          412                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp           12                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            7                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq           99                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq           19                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp           23                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq           50                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq       400800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp        55700                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback         2800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq        84600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq        12600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp       106177                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq        54000                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp          200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                          587                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                          36                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime             554800                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime            162077                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           43843000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded              26683                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           43344200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded              27469                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           40079200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded              24694                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           28519200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded              16884                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           40587800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded              25827                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           48358400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded              31038                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           48281200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded              30808                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           48749200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded              31248                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy           46906400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded              29984                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy           69012400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded              45626                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy          49000600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded             31083                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy          35237400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded             21713                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy          38829600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded             24214                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          41648800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded             25584                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          44405200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded             27556                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          29729200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded             17228                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy         724693735                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             1.7                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded            106780                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy         721285812                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             1.7                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded            106763                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy         722024955                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             1.7                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded            106751                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy         723594643                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             1.7                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded            106837                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.iocache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq       269095                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp       269095                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        10509                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq       141105                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq        15822                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp       156927                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq         1108                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp         1108                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave       216190                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave       216173                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave       216161                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave       216247                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total       864771                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave     18020352                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave     17923329                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave     17948160                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave     17970432                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     71862273                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq    215276000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp   1076380000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback     42036000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq    112884000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq     12657600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp    125541600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq       886400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp      4432000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp         6272                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp         3012                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp           29                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp     16085900                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp      5505300                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp        78500                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                  9313                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime     21669700                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy     95944000                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded       109410                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy     95998500                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded       109410                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy     96036800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded       109410                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy     95761600                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded       109410                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   1206354400                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          2.8                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded       427131                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            2568762                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2568366                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate          396                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                28                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               28                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            40633                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          191814                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         45780                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         237594                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          906                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          906                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            34833                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           34833                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6980                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       377539                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       484389                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         5712                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       378625                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       477769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         5644                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       377236                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       473414                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         5726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       388111                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       491418                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         6296                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       382100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side           50                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side       481952                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         5910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       374291                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side           46                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side       483695                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side            3                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          784                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          531                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side           18                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5208239                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       893440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     32115268                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side       968668                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       731136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     31374140                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side       955448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       722432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     31155252                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side       946764                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       732928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     32363072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side       982748                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       805888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     31639872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side          100                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side       963828                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       756480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     31667008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side           92                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side       967084                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       100352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        62745                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side           36                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              200904781                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   1287874785                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  24786734968                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq        28000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp        14000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback   1320624891                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq     96905272                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq     22969827                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp     78903315                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq       457491                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq     17678463                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp    115647973                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq        90039                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp         4541                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq           17                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback         1691                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq         6979                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq         1864                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp          137                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq          115                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq         1494                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp          139                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq    893359628                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp     54843406                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq        58000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback     12922991                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq     75799429                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq     21634996                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp      1600998                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq       622999                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq     15401986                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp      1682496                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                       102412                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                        4817                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           1                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                24500                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime         1019800029                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime          58126900                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                          516640                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2882656                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               2882656    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2882656                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2746636729                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.5                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded            2882756                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy         113539885                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded              3490                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy        6150393530                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            14.5                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded            226657                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy         242833714                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded            242222                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy          92915047                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded              2856                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy        6202197432                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            14.6                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded            229841                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy         239524716                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded            238907                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy         91831904                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded             2822                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy       6189203877                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           14.6                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded           229399                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy        237329730                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.6                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded           236723                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy         93167460                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded             2863                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy       6314448518                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           14.9                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded           234544                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy        246291819                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.6                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded           245731                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy        102406511                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded             3148                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy       6254002899                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization           14.8                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded           231982                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.occupancy            25000                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer26.succeeded               25                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy        241579774                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.6                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded           240995                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy         96162383                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded             2955                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy       6040849233                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization           14.3                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded           224352                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.occupancy            23000                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer32.succeeded               23                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy        242519726                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.6                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded           241924                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy            97500                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded                3                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy         12741488                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded              392                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy          7012998                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded              260                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy             9000                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded                9                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples         4233                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0         4233    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total         4233                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples         4233                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0         4233    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total         4233                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples         4233                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0         4233    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total         4233                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples         4233                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0         4233    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total         4233                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples         4233                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0             4233    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total         4233                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples         4233                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0            4233    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total         4233                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                    270518                       # number of replacements
system.l2.tags.tagsinuse                  8181.358797                       # Cycle average of tags in use
system.l2.tags.total_refs                      479579                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    270518                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.772817                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      324.328457                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     2.067314                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    16.331403                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data  1307.907509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     1.095386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst    12.292537                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data  1308.697663                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     2.160680                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.itb.walker     0.012382                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst    13.481758                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data  1273.203274                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     1.686420                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst    13.940874                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data  1315.069337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker     1.767231                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst    10.542132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data  1252.503672                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker     1.254709                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.itb.walker     0.019490                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst    12.244344                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data  1277.167166                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     4.279435                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst    14.487321                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data    14.818302                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.039591                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000252                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.001994                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.159657                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000134                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.001501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.159753                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000264                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.itb.walker     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.001646                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.155420                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.001702                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.160531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.000216                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.001287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.152894                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.000153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.itb.walker     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.001495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.155904                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000522                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.001768                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.001809                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998701                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            14                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8132                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          215                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4525                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2928                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          432                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.001709                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.992676                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  19204546                       # Number of tag accesses
system.l2.tags.data_accesses                 19204546                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker       242146                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst         2781                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data        72673                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker       238820                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst         2448                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data        71056                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker       236656                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst         2351                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data        70713                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker       245653                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst         2337                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data        73556                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker       240919                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.itb.walker           25                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst         2645                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data        71920                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker       241749                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.itb.walker           22                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst         2180                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data        72233                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker            7                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst          268                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data          117                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1893275                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            40633                       # number of Writeback hits
system.l2.Writeback_hits::total                 40633                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data          202                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data          159                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data          161                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data          149                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data          145                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data          166                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  988                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data           47                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data           26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data           32                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data           35                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu4.data           30                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data           28                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                198                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data          461                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data          256                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data          297                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data          342                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data          333                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data          277                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1975                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker       242146                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst          2781                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data         73134                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker       238820                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst          2448                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data         71312                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker       236656                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst          2351                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data         71010                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker       245653                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst          2337                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data         73898                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker       240919                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.itb.walker           25                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst          2645                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data         72253                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker       241749                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.itb.walker           22                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst          2180                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data         72510                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker            7                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst           268                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data           126                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1895250                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker       242146                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst         2781                       # number of overall hits
system.l2.overall_hits::system.cpu0.data        73134                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker       238820                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst         2448                       # number of overall hits
system.l2.overall_hits::system.cpu1.data        71312                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker       236656                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst         2351                       # number of overall hits
system.l2.overall_hits::system.cpu2.data        71010                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker       245653                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst         2337                       # number of overall hits
system.l2.overall_hits::system.cpu3.data        73898                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker       240919                       # number of overall hits
system.l2.overall_hits::system.cpu4.itb.walker           25                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst         2645                       # number of overall hits
system.l2.overall_hits::system.cpu4.data        72253                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker       241749                       # number of overall hits
system.l2.overall_hits::system.cpu5.itb.walker           22                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst         2180                       # number of overall hits
system.l2.overall_hits::system.cpu5.data        72510                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker            7                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst          268                       # number of overall hits
system.l2.overall_hits::system.cpu7.data          126                       # number of overall hits
system.l2.overall_hits::total                 1895250                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker           21                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst          709                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data        44708                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker           42                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst          408                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data        44393                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker           35                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst          471                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data        43932                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker           34                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst          526                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data        45262                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.dtb.walker           38                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.inst          503                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data        44459                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.dtb.walker           22                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.itb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst          775                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data        44419                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker            2                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          124                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data           28                       # number of ReadReq misses
system.l2.ReadReq_misses::total                270912                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data        22520                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data        23490                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data        23283                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data        24311                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data        23666                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data        23349                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             140630                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data         2646                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data         2539                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data         2648                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data         2638                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data         2668                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data         2681                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            15822                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data          287                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data          246                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data          265                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data          238                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data          264                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data          278                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1583                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker           21                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst          709                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data        44995                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker           42                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst          408                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data        44639                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker           35                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst          471                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data        44197                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker           34                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst          526                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data        45500                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.dtb.walker           38                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.inst          503                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data        44723                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.dtb.walker           22                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.itb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst          775                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data        44697                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          124                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data           33                       # number of demand (read+write) misses
system.l2.demand_misses::total                 272495                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker           21                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst          709                       # number of overall misses
system.l2.overall_misses::system.cpu0.data        44995                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker           42                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst          408                       # number of overall misses
system.l2.overall_misses::system.cpu1.data        44639                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker           35                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst          471                       # number of overall misses
system.l2.overall_misses::system.cpu2.data        44197                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker           34                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst          526                       # number of overall misses
system.l2.overall_misses::system.cpu3.data        45500                       # number of overall misses
system.l2.overall_misses::system.cpu4.dtb.walker           38                       # number of overall misses
system.l2.overall_misses::system.cpu4.inst          503                       # number of overall misses
system.l2.overall_misses::system.cpu4.data        44723                       # number of overall misses
system.l2.overall_misses::system.cpu5.dtb.walker           22                       # number of overall misses
system.l2.overall_misses::system.cpu5.itb.walker            1                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst          775                       # number of overall misses
system.l2.overall_misses::system.cpu5.data        44697                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker            2                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          124                       # number of overall misses
system.l2.overall_misses::system.cpu7.data           33                       # number of overall misses
system.l2.overall_misses::total                272495                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker      2454000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst     85599000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data   5661827433                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker      5053000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst     48716500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data   5619170939                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker      4329000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst     55558000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data   5562458438                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker      4159000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst     63565500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data   5733898923                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.dtb.walker      4453500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.inst     60163000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data   5627666935                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.dtb.walker      2524000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.itb.walker       124500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst     94233500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data   5621791931                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker       248500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     15670500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data      3490500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     34277156599                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data     10761500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data      6598999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data      7976499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data      7942000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu4.data      5445500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data      7340999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data        65500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     46130997                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data      3868000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data      3183000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data      3672000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data      4897000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu4.data      4570500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu5.data      4629500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     24820000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data     29868500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data     26082000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data     29858500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data     25382500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data     29821999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data     29155000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data       622000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     170790499                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker      2454000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst     85599000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data   5691695933                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker      5053000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst     48716500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data   5645252939                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker      4329000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst     55558000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data   5592316938                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker      4159000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst     63565500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data   5759281423                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.dtb.walker      4453500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.inst     60163000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data   5657488934                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.dtb.walker      2524000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.itb.walker       124500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst     94233500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data   5650946931                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker       248500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     15670500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data      4112500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      34447947098                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker      2454000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst     85599000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data   5691695933                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker      5053000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst     48716500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data   5645252939                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker      4329000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst     55558000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data   5592316938                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker      4159000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst     63565500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data   5759281423                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.dtb.walker      4453500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.inst     60163000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data   5657488934                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.dtb.walker      2524000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.itb.walker       124500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst     94233500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data   5650946931                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker       248500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     15670500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data      4112500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     34447947098                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker       242167                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst         3490                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data       117381                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker       238862                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst         2856                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data       115449                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker       236691                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst         2822                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data       114645                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker       245687                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst         2863                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data       118818                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker       240957                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.itb.walker           25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst         3148                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data       116379                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker       241771                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.itb.walker           23                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst         2955                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data       116652                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker            9                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst          392                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data          145                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2164187                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        40633                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             40633                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data        22722                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data        23649                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data        23444                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data        24460                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data        23811                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data        23515                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           141618                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data         2693                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data         2565                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data         2680                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data         2673                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data         2698                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data         2709                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          16020                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data          748                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data          502                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data          562                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data          580                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data          597                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data          555                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data           14                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3558                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker       242167                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst         3490                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data       118129                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker       238862                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst         2856                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data       115951                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker       236691                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst         2822                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data       115207                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker       245687                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst         2863                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data       119398                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker       240957                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.itb.walker           25                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst         3148                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data       116976                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker       241771                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.itb.walker           23                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst         2955                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data       117207                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker            9                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst          392                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data          159                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2167745                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker       242167                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst         3490                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data       118129                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker       238862                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst         2856                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data       115951                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker       236691                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst         2822                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data       115207                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker       245687                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst         2863                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data       119398                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker       240957                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.itb.walker           25                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst         3148                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data       116976                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker       241771                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.itb.walker           23                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst         2955                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data       117207                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker            9                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst          392                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data          159                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2167745                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.000087                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.203152                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.380879                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.000176                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.142857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.384525                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.000148                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.166903                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.383200                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.000138                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.183723                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.380936                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.dtb.walker     0.000158                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.inst     0.159784                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.382019                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.dtb.walker     0.000091                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.itb.walker     0.043478                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.262267                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.380782                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.222222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.316327                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.193103                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.125180                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.991110                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.993277                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.993133                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.993908                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.993910                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.992941                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.647059                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.993023                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.982547                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.989864                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.988060                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.986906                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data     0.988881                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.989664                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.987640                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.383690                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.490040                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.471530                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.410345                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.442211                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.500901                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.357143                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.444913                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.000087                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.203152                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.380897                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.000176                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.142857                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.384982                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.000148                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.166903                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.383631                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.000138                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.183723                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.381078                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.dtb.walker     0.000158                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.inst     0.159784                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.382326                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.dtb.walker     0.000091                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.itb.walker     0.043478                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.262267                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.381351                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.222222                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.316327                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.207547                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.125704                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.000087                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.203152                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.380897                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.000176                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.142857                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.384982                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.000148                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.166903                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.383631                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.000138                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.183723                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.381078                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.dtb.walker     0.000158                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.inst     0.159784                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.382326                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.dtb.walker     0.000091                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.itb.walker     0.043478                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.262267                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.381351                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.222222                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.316327                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.207547                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.125704                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 116857.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 120732.016925                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 126640.141205                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 120309.523810                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 119403.186275                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 126577.860000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 123685.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 117957.537155                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 126615.187972                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker 122323.529412                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 120846.958175                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 126682.402965                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.dtb.walker 117197.368421                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.inst 119608.349901                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data 126581.050743                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.dtb.walker 114727.272727                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.itb.walker       124500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 121591.612903                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 126562.775637                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker       124250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst       126375                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 124660.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 126525.058318                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data   477.864121                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data   280.928012                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data   342.588970                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data   326.683394                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu4.data   230.098031                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data   314.403144                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data  5954.545455                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   328.030982                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data  1461.829176                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data  1253.643167                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data  1386.706949                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data  1856.330553                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu4.data  1713.080960                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu5.data  1726.781052                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1568.701808                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 104071.428571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 106024.390244                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 112673.584906                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 106649.159664                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data 112962.117424                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 104874.100719                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data       124400                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107890.397347                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 116857.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 120732.016925                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 126496.186976                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 120309.523810                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 119403.186275                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 126464.592374                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 123685.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 117957.537155                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 126531.595764                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker 122323.529412                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 120846.958175                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 126577.613692                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.dtb.walker 117197.368421                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.inst 119608.349901                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 126500.658140                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.dtb.walker 114727.272727                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.itb.walker       124500                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 121591.612903                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 126427.879522                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker       124250                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst       126375                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 124621.212121                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 126416.804338                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 116857.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 120732.016925                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 126496.186976                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 120309.523810                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 119403.186275                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 126464.592374                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 123685.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 117957.537155                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 126531.595764                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker 122323.529412                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 120846.958175                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 126577.613692                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.dtb.walker 117197.368421                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.inst 119608.349901                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 126500.658140                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.dtb.walker 114727.272727                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.itb.walker       124500                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 121591.612903                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 126427.879522                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker       124250                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst       126375                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 124621.212121                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 126416.804338                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10509                       # number of writebacks
system.l2.writebacks::total                     10509                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker            7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst          212                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data           98                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker           11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst          174                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data           70                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.dtb.walker            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst          220                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data           84                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker            9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst          223                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data           96                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.dtb.walker            8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.inst          172                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.data           71                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.dtb.walker           10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst          240                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.data          108                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.inst            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               1817                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst          212                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data           98                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker           11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst          174                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data           70                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.dtb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst          220                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data           84                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst          223                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data           96                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.dtb.walker            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.inst          172                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.data           71                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.dtb.walker           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst          240                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.data          108                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1817                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst          212                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data           98                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker           11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst          174                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data           70                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.dtb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst          220                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data           84                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst          223                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data           96                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.dtb.walker            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.inst          172                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.data           71                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.dtb.walker           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst          240                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.data          108                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1817                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst          497                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data        44610                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker           31                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst          234                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data        44323                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker           32                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst          251                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data        43848                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst          303                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data        45166                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.dtb.walker           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.inst          331                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data        44388                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.dtb.walker           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.itb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst          535                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data        44311                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          123                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           269095                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data        22520                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data        23490                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data        23283                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data        24311                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data        23666                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data        23349                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        140630                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data         2646                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data         2539                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data         2648                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data         2638                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data         2668                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data         2681                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        15822                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data          287                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data          246                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data          265                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data          238                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data          264                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data          278                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1583                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst          497                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data        44897                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst          234                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data        44569                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst          251                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data        44113                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst          303                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data        45404                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.dtb.walker           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.inst          331                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data        44652                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.dtb.walker           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.itb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst          535                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data        44589                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          123                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            270678                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst          497                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data        44897                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst          234                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data        44569                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst          251                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data        44113                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst          303                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data        45404                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.dtb.walker           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.inst          331                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data        44652                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.dtb.walker           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.itb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst          535                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data        44589                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          123                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           270678                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker      1542000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst     57544000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data   5160490933                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker      3563000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst     27099000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data   5123855939                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker      3638500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst     28975000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data   5071104938                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker      2853500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst     35122500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data   5226286923                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.dtb.walker      3289500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.inst     38257000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data   5131745935                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.dtb.walker      1359500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.itb.walker       113500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst     62056500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data   5122279932                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker       226500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     14221000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data      3182500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  31118808100                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data   1239045154                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data   1293311663                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data   1281474144                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data   1338151161                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data   1302342169                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data   1285444671                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data       597000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   7740365962                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data    145494979                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data    139617976                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data    145504484                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data    145036486                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data    146587983                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data    147279988                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data       109000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    869630896                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data     26711500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data     23376000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data     26943500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data     22764500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data     26917999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data     26097000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data       567000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    153377499                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker      1542000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst     57544000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data   5187202433                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker      3563000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst     27099000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data   5147231939                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker      3638500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst     28975000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data   5098048438                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker      2853500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst     35122500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data   5249051423                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.dtb.walker      3289500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.inst     38257000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data   5158663934                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.dtb.walker      1359500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.itb.walker       113500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst     62056500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data   5148376932                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker       226500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     14221000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data      3749500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  31272185599                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker      1542000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst     57544000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data   5187202433                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker      3563000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst     27099000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data   5147231939                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker      3638500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst     28975000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data   5098048438                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker      2853500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst     35122500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data   5249051423                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.dtb.walker      3289500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.inst     38257000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data   5158663934                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.dtb.walker      1359500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.itb.walker       113500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst     62056500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data   5148376932                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker       226500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     14221000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data      3749500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  31272185599                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data       246500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data       227000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data       190000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data       264000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data       264500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data       247500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data        80000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      1519500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data       100000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data        80000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data        80000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data        80000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data        80000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data        80000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data        75500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       575500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data       346500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data       307000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data       270000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data       344000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data       344500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data       327500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data       155500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      2095000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.000058                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.142407                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.380044                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.000130                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.081933                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.383918                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.000135                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.088944                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.382468                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.000102                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.105833                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.380128                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.dtb.walker     0.000125                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.inst     0.105146                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.381409                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.dtb.walker     0.000050                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.itb.walker     0.043478                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.181049                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.379856                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.222222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.313776                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.193103                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.124340                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.991110                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.993277                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.993133                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.993908                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.993910                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.992941                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.647059                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.993023                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.982547                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.989864                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.988060                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.986906                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data     0.988881                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.989664                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.987640                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.383690                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.490040                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.471530                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.410345                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.442211                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.500901                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.357143                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.444913                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.000058                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.142407                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.380068                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.000130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.081933                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.384378                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.000135                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.088944                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.382902                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.000102                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.105833                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.380274                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.dtb.walker     0.000125                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.inst     0.105146                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.381719                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.dtb.walker     0.000050                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.itb.walker     0.043478                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.181049                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.380429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.222222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.313776                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.207547                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.124866                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.000058                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.142407                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.380068                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.000130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.081933                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.384378                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.000135                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.088944                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.382902                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.000102                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.105833                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.380274                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.dtb.walker     0.000125                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.inst     0.105146                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.381719                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.dtb.walker     0.000050                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.itb.walker     0.043478                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.181049                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.380429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.222222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.313776                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.207547                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.124866                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker 110142.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 115782.696177                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 115680.137480                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 114935.483871                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 115807.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 115602.642849                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker 113703.125000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 115438.247012                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 115651.909734                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker       114140                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 115915.841584                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 115712.857526                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.dtb.walker       109650                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 115580.060423                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data 115611.109647                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.dtb.walker 113291.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.itb.walker       113500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 115993.457944                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 115598.382614                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker       113250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 115617.886179                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 113660.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 115642.461213                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 55019.767052                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 55057.967774                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 55039.047545                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 55043.032413                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data 55030.092496                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 55053.521393                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54272.727273                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 55040.645396                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54986.764550                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54989.356440                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54948.823263                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54979.714177                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54943.022114                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54934.721373                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data        54500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54963.398812                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 93071.428571                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 95024.390244                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 101673.584906                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 95649.159664                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data 101962.117424                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 93874.100719                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data       113400                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96890.397347                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker 110142.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 115782.696177                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 115535.613359                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 114935.483871                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 115807.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 115489.060535                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker 113703.125000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 115438.247012                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 115567.937751                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker       114140                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 115915.841584                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 115607.687054                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.dtb.walker       109650                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.inst 115580.060423                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 115530.411493                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.dtb.walker 113291.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.itb.walker       113500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 115993.457944                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 115462.937765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker       113250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 115617.886179                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 113621.212121                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 115532.793943                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker 110142.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 115782.696177                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 115535.613359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 114935.483871                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 115807.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 115489.060535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker 113703.125000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 115438.247012                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 115567.937751                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker       114140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 115915.841584                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 115607.687054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.dtb.walker       109650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.inst 115580.060423                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 115530.411493                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.dtb.walker 113291.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.itb.walker       113500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 115993.457944                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 115462.937765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker       113250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 115617.886179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 113621.212121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 115532.793943                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                       4616                       # Number of times sendTimingReq failed
system.l2.unaccounted_oskernel_rwmiss             114                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.Lmon0.readBurstLengthHist::samples        67762                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271        67762    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total         67762                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         2630                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271         2630    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         2630                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples          4233                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     409769336.168202                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean    398008208.541985                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    96034929.328811                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-6.71089e+07            0      0.00%      0.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.34218e+08           10      0.24%      0.24% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-2.01327e+08           17      0.40%      0.64% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.68435e+08          233      5.50%      6.14% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.35544e+08          811     19.16%     25.30% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-4.02653e+08          869     20.53%     45.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.69762e+08         1290     30.47%     76.31% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.36871e+08          524     12.38%     88.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-6.0398e+08          367      8.67%     97.35% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.71089e+08           89      2.10%     99.46% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+08-7.38198e+08            9      0.21%     99.67% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::7.38198e+08-8.05306e+08            7      0.17%     99.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.05306e+08-8.72415e+08            7      0.17%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total            4233                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        409744785.117542      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                  17347072                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples         4233                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    15905504.370423                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   31412578.459580                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-3.35544e+07         3774     89.16%     89.16% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-6.71089e+07          285      6.73%     95.89% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-1.00663e+08           65      1.54%     97.42% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.34218e+08           45      1.06%     98.49% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.67772e+08           19      0.45%     98.94% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-2.01327e+08           20      0.47%     99.41% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.34881e+08           13      0.31%     99.72% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.68435e+08            4      0.09%     99.81% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-3.0199e+08            2      0.05%     99.86% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.35544e+08            5      0.12%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.69099e+08-4.02653e+08            1      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total           4233                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       15903143.131241      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                 673280                       # Number of bytes written
system.Lmon0.readLatencyHist::samples           67762                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       96261.637791                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      95828.177343                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      11157.042428                       # Read request-response latency
system.Lmon0.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-65535           94      0.14%      0.14% # Read request-response latency
system.Lmon0.readLatencyHist::65536-98303        65114     96.09%     96.23% # Read request-response latency
system.Lmon0.readLatencyHist::98304-131071         1390      2.05%     98.28% # Read request-response latency
system.Lmon0.readLatencyHist::131072-163839          630      0.93%     99.21% # Read request-response latency
system.Lmon0.readLatencyHist::163840-196607          340      0.50%     99.71% # Read request-response latency
system.Lmon0.readLatencyHist::196608-229375          159      0.23%     99.95% # Read request-response latency
system.Lmon0.readLatencyHist::229376-262143           23      0.03%     99.98% # Read request-response latency
system.Lmon0.readLatencyHist::262144-294911            6      0.01%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::294912-327679            4      0.01%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::327680-360447            2      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::360448-393215            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total             67762                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon0.ittReadRead::samples               67762                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           624778.681267                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          575373.923908                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                   14      0.02%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                1      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               2      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               3      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               3      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               2      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               3      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               5      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000               7      0.01%      0.06% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               0      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               7      0.01%      0.07% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000               7      0.01%      0.08% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000              13      0.02%      0.10% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000              17      0.03%      0.12% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000              13      0.02%      0.14% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000              16      0.02%      0.17% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000             22      0.03%      0.20% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             67627     99.80%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value           7179000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                 67762                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              2630                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         16114524.714829                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        21683666.285321                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             1      0.04%      0.04% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             1      0.04%      0.08% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             1      0.04%      0.11% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            2      0.08%      0.19% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            2625     99.81%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value           65000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       213277000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                2630                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                 70392                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             601435.575065                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            554957.493589                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                     14      0.02%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 2      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 3      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 3      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 3      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 3      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 5      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                 8      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 1      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                 7      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                14      0.02%      0.09% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                18      0.03%      0.12% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                19      0.03%      0.14% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                19      0.03%      0.17% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                29      0.04%      0.21% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000               30      0.04%      0.25% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               70213     99.75%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value             6719000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                   70392                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples         4233                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.148831                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.355963                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0             3603     85.12%     85.12% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              630     14.88%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total         4233                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples         4233                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0            4233    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total         4233                       # Outstanding write transactions
system.Lmon0.readTransHist::samples              4233                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean            16.006615                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean           15.542972                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            3.761555                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-1                     0      0.00%      0.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::2-3                     4      0.09%      0.09% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-5                     6      0.14%      0.24% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::6-7                    19      0.45%      0.69% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-9                   107      2.53%      3.21% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::10-11                 320      7.56%     10.77% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-13                 610     14.41%     25.18% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::14-15                 866     20.46%     45.64% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-17                 896     21.17%     66.81% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::18-19                 697     16.47%     83.27% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-21                 396      9.36%     92.63% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::22-23                 204      4.82%     97.45% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-25                  74      1.75%     99.20% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::26-27                  17      0.40%     99.60% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-29                   4      0.09%     99.69% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::30-31                   5      0.12%     99.81% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-33                   8      0.19%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total                4233                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples             4233                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.621309                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           1.227054                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                   2610     61.66%     61.66% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                   1164     27.50%     89.16% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    285      6.73%     95.89% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                     65      1.54%     97.42% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                     27      0.64%     98.06% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                     18      0.43%     98.49% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                     19      0.45%     98.94% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                     20      0.47%     99.41% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                      7      0.17%     99.57% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      6      0.14%     99.72% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     4      0.09%     99.81% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     2      0.05%     99.86% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     3      0.07%     99.93% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     2      0.05%     99.98% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     0      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     1      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total               4233                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples        67366                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271        67366    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total         67366                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         2648                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean    255.903701                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   255.464471                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev     4.955428                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             1      0.04%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271         2647     99.96%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         2648                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples          4233                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     407392582.093078                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean    396141745.925667                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    93906778.936437                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-6.71089e+07            1      0.02%      0.02% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.34218e+08            7      0.17%      0.19% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-2.01327e+08           21      0.50%      0.69% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.68435e+08          227      5.36%      6.05% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.35544e+08          808     19.09%     25.14% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-4.02653e+08          919     21.71%     46.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.69762e+08         1294     30.57%     77.42% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.36871e+08          533     12.59%     90.01% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-6.0398e+08          324      7.65%     97.66% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.71089e+08           74      1.75%     99.41% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+08-7.38198e+08           14      0.33%     99.74% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::7.38198e+08-8.05306e+08            4      0.09%     99.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.05306e+08-8.72415e+08            5      0.12%     99.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.72415e+08-9.39524e+08            2      0.05%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total            4233                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        407350243.414130      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                  17245696                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples         4233                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    16008315.615403                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   32359155.432211                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-3.35544e+07         3776     89.20%     89.20% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-6.71089e+07          271      6.40%     95.61% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-1.00663e+08           74      1.75%     97.35% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.34218e+08           51      1.20%     98.56% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.67772e+08           14      0.33%     98.89% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-2.01327e+08           11      0.26%     99.15% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.34881e+08           21      0.50%     99.65% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.68435e+08            8      0.19%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-3.0199e+08            3      0.07%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.35544e+08            2      0.05%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.02653e+08-4.36208e+08            2      0.05%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total           4233                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       16005962.733858      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                 677633                       # Number of bytes written
system.Lmon1.readLatencyHist::samples           67366                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       96223.304041                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      95808.386422                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      10834.728989                       # Read request-response latency
system.Lmon1.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-65535           89      0.13%      0.13% # Read request-response latency
system.Lmon1.readLatencyHist::65536-98303        64745     96.11%     96.24% # Read request-response latency
system.Lmon1.readLatencyHist::98304-131071         1393      2.07%     98.31% # Read request-response latency
system.Lmon1.readLatencyHist::131072-163839          641      0.95%     99.26% # Read request-response latency
system.Lmon1.readLatencyHist::163840-196607          319      0.47%     99.73% # Read request-response latency
system.Lmon1.readLatencyHist::196608-229375          151      0.22%     99.96% # Read request-response latency
system.Lmon1.readLatencyHist::229376-262143           23      0.03%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::262144-294911            4      0.01%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::294912-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::327680-360447            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::360448-393215            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total             67366                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon1.ittReadRead::samples               67366                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           628595.374521                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          575827.542884                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                    9      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               2      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               5      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               2      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               4      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               1      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000               5      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000               5      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000               8      0.01%      0.06% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000               8      0.01%      0.07% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000               8      0.01%      0.08% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000              17      0.03%      0.11% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000              17      0.03%      0.14% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000              33      0.05%      0.18% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000             27      0.04%      0.22% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             67215     99.78%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value          14739000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                 67366                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              2648                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         15988023.036254                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        22038430.820459                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             2      0.08%      0.08% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             1      0.04%      0.11% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.11% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             0      0.00%      0.11% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            0      0.00%      0.11% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            2645     99.89%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value           80000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       198361000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                2648                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                 70014                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             604683.134802                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            555707.983408                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                      9      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 2      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 5      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 2      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 4      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                 2      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                 6      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                 6      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                 8      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                17      0.02%      0.09% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                15      0.02%      0.11% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                21      0.03%      0.14% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                28      0.04%      0.18% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                35      0.05%      0.23% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000               34      0.05%      0.28% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               69820     99.72%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value             7092000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                   70014                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples         4233                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.148594                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.355730                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0             3604     85.14%     85.14% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              629     14.86%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total         4233                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples         4233                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0            4233    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total         4233                       # Outstanding write transactions
system.Lmon1.readTransHist::samples              4233                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean            15.913773                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean           15.476355                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            3.660689                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-1                     0      0.00%      0.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::2-3                     1      0.02%      0.02% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-5                     7      0.17%      0.19% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::6-7                    22      0.52%      0.71% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-9                   100      2.36%      3.07% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::10-11                 318      7.51%     10.58% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-13                 613     14.48%     25.06% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::14-15                 912     21.55%     46.61% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-17                 924     21.83%     68.44% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::18-19                 681     16.09%     84.53% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-21                 386      9.12%     93.65% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::22-23                 173      4.09%     97.73% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-25                  62      1.46%     99.20% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::26-27                  19      0.45%     99.65% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-29                   6      0.14%     99.79% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::30-31                   2      0.05%     99.83% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-33                   3      0.07%     99.91% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::34-35                   4      0.09%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total                4233                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples             4233                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.625325                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           1.264030                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                   2625     62.01%     62.01% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                   1151     27.19%     89.20% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    271      6.40%     95.61% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                     74      1.75%     97.35% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                     31      0.73%     98.09% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                     20      0.47%     98.56% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                     14      0.33%     98.89% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                     11      0.26%     99.15% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                     11      0.26%     99.41% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                     10      0.24%     99.65% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     8      0.19%     99.83% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     3      0.07%     99.91% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     2      0.05%     99.95% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     0      0.00%     99.95% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     0      0.00%     99.95% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%     99.95% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     2      0.05%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total               4233                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples        67451                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271        67451    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total         67451                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         2659                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271         2659    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         2659                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples          4233                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     407894542.877392                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean    396816529.977915                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    93016755.564124                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-6.71089e+07            0      0.00%      0.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.34218e+08           10      0.24%      0.24% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-2.01327e+08           22      0.52%      0.76% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.68435e+08          196      4.63%      5.39% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.35544e+08          815     19.25%     24.64% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-4.02653e+08          951     22.47%     47.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.69762e+08         1255     29.65%     76.75% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.36871e+08          570     13.47%     90.22% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-6.0398e+08          321      7.58%     97.80% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.71089e+08           71      1.68%     99.48% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+08-7.38198e+08           12      0.28%     99.76% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::7.38198e+08-8.05306e+08            5      0.12%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.05306e+08-8.72415e+08            4      0.09%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.72415e+08-9.39524e+08            1      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total            4233                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        407864223.325216      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                  17267456                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples         4233                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    16074840.538625                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   34218121.541146                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-3.35544e+07         3785     89.42%     89.42% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-6.71089e+07          282      6.66%     96.08% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-1.00663e+08           61      1.44%     97.52% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.34218e+08           37      0.87%     98.39% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.67772e+08           15      0.35%     98.75% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-2.01327e+08           15      0.35%     99.10% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.34881e+08           17      0.40%     99.50% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.68435e+08            5      0.12%     99.62% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-3.0199e+08            6      0.14%     99.76% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.35544e+08            4      0.09%     99.86% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+08-3.69099e+08            2      0.05%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.69099e+08-4.02653e+08            2      0.05%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.02653e+08-4.36208e+08            2      0.05%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total           4233                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       16078500.983258      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                 680704                       # Number of bytes written
system.Lmon2.readLatencyHist::samples           67451                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       96178.206402                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      95776.582328                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      10498.585173                       # Read request-response latency
system.Lmon2.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-49151          105      0.16%      0.16% # Read request-response latency
system.Lmon2.readLatencyHist::49152-65535            0      0.00%      0.16% # Read request-response latency
system.Lmon2.readLatencyHist::65536-81919           34      0.05%      0.21% # Read request-response latency
system.Lmon2.readLatencyHist::81920-98303        64748     95.99%     96.20% # Read request-response latency
system.Lmon2.readLatencyHist::98304-114687          880      1.30%     97.50% # Read request-response latency
system.Lmon2.readLatencyHist::114688-131071          529      0.78%     98.29% # Read request-response latency
system.Lmon2.readLatencyHist::131072-147455          350      0.52%     98.81% # Read request-response latency
system.Lmon2.readLatencyHist::147456-163839          330      0.49%     99.30% # Read request-response latency
system.Lmon2.readLatencyHist::163840-180223          297      0.44%     99.74% # Read request-response latency
system.Lmon2.readLatencyHist::180224-196607           32      0.05%     99.78% # Read request-response latency
system.Lmon2.readLatencyHist::196608-212991            7      0.01%     99.79% # Read request-response latency
system.Lmon2.readLatencyHist::212992-229375          114      0.17%     99.96% # Read request-response latency
system.Lmon2.readLatencyHist::229376-245759           14      0.02%     99.98% # Read request-response latency
system.Lmon2.readLatencyHist::245760-262143            4      0.01%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::262144-278527            6      0.01%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::294912-311295            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total             67451                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples               67451                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           627841.455279                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          575978.083098                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                   16      0.02%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                1      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               1      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               1      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               4      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               3      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               2      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               4      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000               7      0.01%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000               5      0.01%      0.07% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000               7      0.01%      0.08% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000               9      0.01%      0.09% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000              17      0.03%      0.11% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000              22      0.03%      0.15% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000              34      0.05%      0.20% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000             25      0.04%      0.23% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             67293     99.77%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value          13680000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                 67451                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              2659                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         15943824.746145                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        22209783.088621                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             1      0.04%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             1      0.04%      0.08% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             1      0.04%      0.11% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             1      0.04%      0.15% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             3      0.11%      0.26% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            0      0.00%      0.26% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            2652     99.74%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value           70000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       242883000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                2659                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                 70110                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             604029.867351                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            556217.956870                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                     16      0.02%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 4      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 3      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 2      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 6      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                 8      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                 6      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                18      0.03%      0.09% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                13      0.02%      0.11% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                24      0.03%      0.15% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                27      0.04%      0.19% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                46      0.07%      0.25% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000               31      0.04%      0.30% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               69903     99.70%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value            13680000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                   70110                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples         4233                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.156154                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.363694                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0             3573     84.41%     84.41% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              659     15.57%     99.98% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                1      0.02%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total         4233                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples         4233                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0            4233    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total         4233                       # Outstanding write transactions
system.Lmon2.readTransHist::samples              4233                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean            15.933381                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean           15.498500                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            3.643403                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-1                     0      0.00%      0.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::2-3                     3      0.07%      0.07% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-5                     7      0.17%      0.24% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::6-7                    20      0.47%      0.71% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-9                    93      2.20%      2.91% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::10-11                 308      7.28%     10.18% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-13                 618     14.60%     24.78% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::14-15                 930     21.97%     46.75% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-17                 901     21.29%     68.04% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::18-19                 719     16.99%     85.02% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-21                 366      8.65%     93.67% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::22-23                 166      3.92%     97.59% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-25                  70      1.65%     99.24% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::26-27                  17      0.40%     99.65% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-29                   6      0.14%     99.79% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::30-31                   4      0.09%     99.88% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-33                   2      0.05%     99.93% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::34-35                   2      0.05%     99.98% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-37                   1      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total                4233                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples             4233                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.627923                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           1.336645                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                   2630     62.13%     62.13% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                   1155     27.29%     89.42% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                    282      6.66%     96.08% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                     61      1.44%     97.52% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                     24      0.57%     98.09% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                     13      0.31%     98.39% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                     15      0.35%     98.75% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                     15      0.35%     99.10% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                      7      0.17%     99.27% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                     10      0.24%     99.50% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     5      0.12%     99.62% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     6      0.14%     99.76% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     4      0.09%     99.86% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     0      0.00%     99.86% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     2      0.05%     99.91% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     2      0.05%     99.95% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     2      0.05%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total               4233                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples        67624                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271        67624    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total         67624                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         2573                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271         2573    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         2573                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples          4233                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     408940798.488070                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean    397590035.192528                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    94139557.651227                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-6.71089e+07            1      0.02%      0.02% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.34218e+08            8      0.19%      0.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-2.01327e+08           26      0.61%      0.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.68435e+08          194      4.58%      5.41% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.35544e+08          821     19.40%     24.81% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-4.02653e+08          899     21.24%     46.04% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.69762e+08         1318     31.14%     77.18% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.36871e+08          503     11.88%     89.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-6.0398e+08          354      8.36%     97.42% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.71089e+08           87      2.06%     99.48% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+08-7.38198e+08           14      0.33%     99.81% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.38198e+08-8.05306e+08            3      0.07%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.05306e+08-8.72415e+08            3      0.07%     99.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.72415e+08-9.39524e+08            2      0.05%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total            4233                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        408910323.614838      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                  17311744                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples         4233                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    15560784.313725                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   32093069.002880                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-3.35544e+07         3783     89.37%     89.37% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-6.71089e+07          281      6.64%     96.01% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-1.00663e+08           68      1.61%     97.61% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.34218e+08           36      0.85%     98.46% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.67772e+08           15      0.35%     98.82% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-2.01327e+08           12      0.28%     99.10% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.34881e+08           25      0.59%     99.69% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.68435e+08            7      0.17%     99.86% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-3.0199e+08            2      0.05%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.35544e+08            3      0.07%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total           4233                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       15558474.249689      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                 658688                       # Number of bytes written
system.Lmon3.readLatencyHist::samples           67624                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       96258.306223                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      95821.432709                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      11180.999135                       # Read request-response latency
system.Lmon3.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-65535          104      0.15%      0.15% # Read request-response latency
system.Lmon3.readLatencyHist::65536-98303        64934     96.02%     96.18% # Read request-response latency
system.Lmon3.readLatencyHist::98304-131071         1411      2.09%     98.26% # Read request-response latency
system.Lmon3.readLatencyHist::131072-163839          644      0.95%     99.21% # Read request-response latency
system.Lmon3.readLatencyHist::163840-196607          345      0.51%     99.72% # Read request-response latency
system.Lmon3.readLatencyHist::196608-229375          142      0.21%     99.93% # Read request-response latency
system.Lmon3.readLatencyHist::229376-262143           30      0.04%     99.98% # Read request-response latency
system.Lmon3.readLatencyHist::262144-294911           10      0.01%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::294912-327679            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::327680-360447            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::360448-393215            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::393216-425983            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::425984-458751            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total             67624                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples               67624                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           626235.552467                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          578316.952438                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                   21      0.03%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               2      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               2      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               1      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               1      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               5      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               3      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               1      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               4      0.01%      0.06% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000               7      0.01%      0.07% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000              10      0.01%      0.08% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000               9      0.01%      0.10% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000               7      0.01%      0.11% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000              22      0.03%      0.14% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000              20      0.03%      0.17% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000              25      0.04%      0.21% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000             23      0.03%      0.24% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             67461     99.76%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value          12746000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                 67624                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              2573                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         16482801.399145                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        23155605.761343                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             1      0.04%      0.04% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             1      0.04%      0.08% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             0      0.00%      0.08% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            0      0.00%      0.08% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            2571     99.92%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value           74000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       198927000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                2573                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                 70197                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             603281.522002                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            559001.190845                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                     21      0.03%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 2      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 2      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 5      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 4      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 1      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 3      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 6      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                 7      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                10      0.01%      0.09% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                23      0.03%      0.12% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                 8      0.01%      0.13% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                26      0.04%      0.17% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                27      0.04%      0.21% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                29      0.04%      0.25% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000               28      0.04%      0.29% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               69993     99.71%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value            12746000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                   70197                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples         4233                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.152138                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.359197                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0             3589     84.79%     84.79% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              644     15.21%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total         4233                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples         4233                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0            4233    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total         4233                       # Outstanding write transactions
system.Lmon3.readTransHist::samples              4233                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean            15.974250                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean           15.532233                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            3.669929                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-1                     0      0.00%      0.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::2-3                     1      0.02%      0.02% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-5                     8      0.19%      0.21% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::6-7                    26      0.61%      0.83% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-9                   111      2.62%      3.45% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::10-11                 269      6.35%      9.80% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-13                 630     14.88%     24.69% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::14-15                 920     21.73%     46.42% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-17                 920     21.73%     68.15% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::18-19                 679     16.04%     84.20% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-21                 376      8.88%     93.08% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::22-23                 186      4.39%     97.47% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-25                  72      1.70%     99.17% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::26-27                  22      0.52%     99.69% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-29                   6      0.14%     99.83% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::30-31                   2      0.05%     99.88% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-33                   1      0.02%     99.91% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::34-35                   4      0.09%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total                4233                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples             4233                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.607843                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           1.253636                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                   2669     63.05%     63.05% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                   1114     26.32%     89.37% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                    281      6.64%     96.01% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                     68      1.61%     97.61% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                     20      0.47%     98.09% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                     16      0.38%     98.46% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                     15      0.35%     98.82% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                     12      0.28%     99.10% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                     13      0.31%     99.41% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                     12      0.28%     99.69% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     7      0.17%     99.86% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     2      0.05%     99.91% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     1      0.02%     99.93% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     2      0.05%     99.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     0      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     0      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     1      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total               4233                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples       285960                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271       285960    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total         285960                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        10510                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.975737                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.864968                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      2.487361                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        10509     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         10510                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples           4233                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      1633997259.626742                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean     1600268733.556217                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     325710450.744304                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-2.68435e+08            1      0.02%      0.02% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-5.36871e+08            6      0.14%      0.17% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-8.05306e+08           14      0.33%      0.50% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-1.07374e+09          111      2.62%      3.12% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.34218e+09          631     14.91%     18.03% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.61061e+09         1219     28.80%     46.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.87905e+09         1382     32.65%     79.47% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.14748e+09          611     14.43%     93.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.41592e+09          208      4.91%     98.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.68435e+09           33      0.78%     99.60% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+09-2.95279e+09            9      0.21%     99.81% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.95279e+09-3.22123e+09            2      0.05%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.22123e+09-3.48966e+09            4      0.09%     99.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.48966e+09-3.7581e+09            2      0.05%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.7581e+09-4.02653e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+09-4.29497e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.29497e+09-4.5634e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.5634e+09-4.83184e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.83184e+09-5.10027e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.10027e+09-5.36871e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total             4233                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         1633869575.471726      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   69171968                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples          4233                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     63549444.838176                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    109934484.250005                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-1.34218e+08         4014     94.83%     94.83% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.68435e+08           97      2.29%     97.12% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-4.02653e+08           23      0.54%     97.66% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-5.36871e+08           23      0.54%     98.20% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.71089e+08           29      0.69%     98.89% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-8.05306e+08           24      0.57%     99.46% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-9.39524e+08           12      0.28%     99.74% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.07374e+09            8      0.19%     99.93% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.20796e+09            2      0.05%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.34218e+09            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+09-1.4764e+09            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.4764e+09-1.61061e+09            1      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total            4233                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        63546081.098046      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                 2690305                       # Number of bytes written
system.Hmon.readLatencyHist::samples           270203                       # Read request-response latency
system.Hmon.readLatencyHist::mean        105609.573173                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       105164.051539                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       11549.884095                       # Read request-response latency
system.Hmon.readLatencyHist::0-32767                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-65535          391      0.14%      0.14% # Read request-response latency
system.Hmon.readLatencyHist::65536-98303          154      0.06%      0.20% # Read request-response latency
system.Hmon.readLatencyHist::98304-131071       263939     97.68%     97.88% # Read request-response latency
system.Hmon.readLatencyHist::131072-163839         2772      1.03%     98.91% # Read request-response latency
system.Hmon.readLatencyHist::163840-196607         2032      0.75%     99.66% # Read request-response latency
system.Hmon.readLatencyHist::196608-229375          251      0.09%     99.75% # Read request-response latency
system.Hmon.readLatencyHist::229376-262143          602      0.22%     99.98% # Read request-response latency
system.Hmon.readLatencyHist::262144-294911           48      0.02%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::294912-327679            8      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::327680-360447            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::360448-393215            3      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::393216-425983            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::425984-458751            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total             270203                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples               285960                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            148049.561127                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           183378.627191                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                34      0.01%      0.01% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                  7797      2.73%      2.74% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000              7510      2.63%      5.36% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000             6813      2.38%      7.75% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000            10168      3.56%     11.30% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000             7196      2.52%     13.82% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000             7203      2.52%     16.34% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000             6576      2.30%     18.64% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000             7569      2.65%     21.28% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000             5954      2.08%     23.37% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000             5936      2.08%     25.44% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000             5468      1.91%     27.35% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000             5947      2.08%     29.43% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000             6213      2.17%     31.61% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000             5217      1.82%     33.43% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000             6316      2.21%     35.64% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000             5215      1.82%     37.46% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000             5444      1.90%     39.37% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000             5045      1.76%     41.13% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000             5911      2.07%     43.20% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000            4750      1.66%     44.86% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows             157678     55.14%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                  0                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value            5768000                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                 285960                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              10510                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          4028190.770695                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         5565692.756327                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000            178      1.69%      1.69% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000             38      0.36%      2.06% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000             48      0.46%      2.51% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000             44      0.42%      2.93% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             57      0.54%      3.47% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000             29      0.28%      3.75% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000             34      0.32%      4.07% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000             27      0.26%      4.33% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000             41      0.39%      4.72% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000             26      0.25%      4.97% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             28      0.27%      5.23% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000             32      0.30%      5.54% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000             32      0.30%      5.84% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000             37      0.35%      6.19% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000             16      0.15%      6.35% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000             45      0.43%      6.77% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000            31      0.29%      7.07% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows             9767     92.93%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value         63809000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                10510                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                 296470                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              142801.244645                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             180379.752475                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                  35      0.01%      0.01% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                    8099      2.73%      2.74% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                7769      2.62%      5.36% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000               7081      2.39%      7.75% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000              11723      3.95%     11.71% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000               7718      2.60%     14.31% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000               7715      2.60%     16.91% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000               7027      2.37%     19.28% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000               8245      2.78%     22.06% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000               6569      2.22%     24.28% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000               6301      2.13%     26.40% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000               5943      2.00%     28.41% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000               6560      2.21%     30.62% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000               6536      2.20%     32.83% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000               5678      1.92%     34.74% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000               8594      2.90%     37.64% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000               5395      1.82%     39.46% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000               5615      1.89%     41.35% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000               5326      1.80%     43.15% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000               6037      2.04%     45.19% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000              5021      1.69%     46.88% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows               157483     53.12%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                    0                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value              5768000                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                   296470                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples         4233                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.658162                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.768957                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0              2112     49.89%     49.89% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1              1556     36.76%     86.65% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2               475     11.22%     97.87% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                80      1.89%     99.76% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                10      0.24%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total          4233                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples         4233                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0             4233    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total         4233                       # Outstanding write transactions
system.Hmon.readTransHist::samples               4233                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean             67.550437                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean            66.189814                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev            13.176993                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-7                      0      0.00%      0.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::8-15                     2      0.05%      0.05% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-23                    8      0.19%      0.24% # Histogram of read transactions per sample period
system.Hmon.readTransHist::24-31                    7      0.17%      0.40% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-39                   55      1.30%      1.70% # Histogram of read transactions per sample period
system.Hmon.readTransHist::40-47                  161      3.80%      5.50% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-55                  463     10.94%     16.44% # Histogram of read transactions per sample period
system.Hmon.readTransHist::56-63                  879     20.77%     37.21% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-71                 1108     26.18%     63.38% # Histogram of read transactions per sample period
system.Hmon.readTransHist::72-79                  825     19.49%     82.87% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-87                  469     11.08%     93.95% # Histogram of read transactions per sample period
system.Hmon.readTransHist::88-95                  180      4.25%     98.20% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-103                  43      1.02%     99.22% # Histogram of read transactions per sample period
system.Hmon.readTransHist::104-111                 20      0.47%     99.69% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-119                  5      0.12%     99.81% # Histogram of read transactions per sample period
system.Hmon.readTransHist::120-127                  2      0.05%     99.86% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-135                  5      0.12%     99.98% # Histogram of read transactions per sample period
system.Hmon.readTransHist::136-143                  1      0.02%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-151                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::152-159                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                 4233                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples              4233                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             2.482400                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            4.294316                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-3                  3584     84.67%     84.67% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-7                   497     11.74%     96.41% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-11                   36      0.85%     97.26% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-15                  17      0.40%     97.66% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-19                  19      0.45%     98.11% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-23                  18      0.43%     98.54% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-27                  18      0.43%     98.96% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-31                  21      0.50%     99.46% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-35                   8      0.19%     99.65% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-39                   9      0.21%     99.86% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::40-43                   4      0.09%     99.95% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::44-47                   1      0.02%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::48-51                   0      0.00%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::52-55                   0      0.00%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::56-59                   1      0.02%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total                4233                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                     5629523                       # DTB read hits
system.cpu0.dtb.read_misses                    121184                       # DTB read misses
system.cpu0.dtb.write_hits                    1170236                       # DTB write hits
system.cpu0.dtb.write_misses                       87                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                 5750707                       # DTB read accesses
system.cpu0.dtb.write_accesses                1170323                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                          6799759                       # DTB hits
system.cpu0.dtb.misses                         121271                       # DTB misses
system.cpu0.dtb.accesses                      6921030                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                    21493112                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                21493112                       # ITB inst accesses
system.cpu0.itb.hits                         21493112                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                     21493112                       # DTB accesses
system.cpu0.numCycles                        84644141                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   19890997                       # Number of instructions committed
system.cpu0.committedOps                     20215508                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             16594482                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu0.num_func_calls                     123457                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      2535034                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    16594482                       # number of integer instructions
system.cpu0.num_fp_insts                           64                       # number of float instructions
system.cpu0.num_int_register_reads           24014613                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          11983344                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads            77490812                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           12010841                       # number of times the CC registers were written
system.cpu0.num_mem_refs                      6813308                       # number of memory refs
system.cpu0.num_load_insts                    5630141                       # Number of load instructions
system.cpu0.num_store_insts                   1183167                       # Number of store instructions
system.cpu0.num_idle_cycles              30094.958158                       # Number of idle cycles
system.cpu0.num_busy_cycles              84614046.041842                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.999644                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.000356                       # Percentage of idle cycles
system.cpu0.Branches                          3249559                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 13416054     66.32%     66.32% # Class of executed instruction
system.cpu0.op_class::IntMult                     278      0.00%     66.32% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     66.32% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     66.32% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     66.32% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     66.32% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     66.32% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     66.32% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     66.32% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     66.32% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     66.32% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     66.32% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     66.32% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     66.32% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     66.32% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     66.32% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     66.32% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     66.32% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     66.32% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     66.32% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     66.32% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     66.32% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     66.32% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     66.32% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     66.32% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                20      0.00%     66.32% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     66.32% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     66.32% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     66.32% # Class of executed instruction
system.cpu0.op_class::MemRead                 5630141     27.83%     94.15% # Class of executed instruction
system.cpu0.op_class::MemWrite                1183167      5.85%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  20229660                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      44                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements             3490                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           21670662                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3490                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          6209.358739                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         42989714                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        42989714                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst     21489622                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       21489622                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst     21489622                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        21489622                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst     21489622                       # number of overall hits
system.cpu0.icache.overall_hits::total       21489622                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst         3490                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         3490                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst         3490                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          3490                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst         3490                       # number of overall misses
system.cpu0.icache.overall_misses::total         3490                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst    128839385                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    128839385                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst    128839385                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    128839385                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst    128839385                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    128839385                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst     21493112                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     21493112                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst     21493112                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     21493112                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst     21493112                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     21493112                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000162                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000162                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000162                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000162                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000162                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000162                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 36916.729226                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 36916.729226                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 36916.729226                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 36916.729226                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 36916.729226                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 36916.729226                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst         3490                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         3490                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst         3490                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         3490                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst         3490                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3490                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst    121629615                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    121629615                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst    121629615                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    121629615                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst    121629615                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    121629615                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000162                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000162                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000162                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000162                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000162                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000162                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 34850.892550                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 34850.892550                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 34850.892550                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 34850.892550                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 34850.892550                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 34850.892550                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry               243                       # Number of times sendTimingReq failed
system.cpu0.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu0.dcache.tags.replacements           122866                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          247.312987                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           10370536                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           122866                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            84.405255                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   247.312987                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.966066                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.966066                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          246                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          192                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         13787964                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        13787964                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data      5418928                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        5418928                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data      1110519                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1110519                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data          138                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          138                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data        26826                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        26826                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data        16500                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16500                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data      6529447                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         6529447                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data      6529585                       # number of overall hits
system.cpu0.dcache.overall_hits::total        6529585                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data       181141                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       181141                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data        35252                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        35252                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data          123                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          123                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data         2355                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2355                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data         7898                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         7898                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data       216393                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        216393                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data       216516                       # number of overall misses
system.cpu0.dcache.overall_misses::total       216516                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data   7958579274                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7958579274                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data   1681146865                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1681146865                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data     92327751                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     92327751                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data    218737992                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    218737992                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data      1376500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1376500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data   9639726139                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9639726139                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data   9639726139                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9639726139                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data      5600069                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      5600069                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data      1145771                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1145771                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data          261                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          261                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data        29181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        29181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data        24398                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        24398                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data      6745840                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6745840                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data      6746101                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6746101                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.032346                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032346                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.030767                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.030767                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.471264                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.471264                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.080703                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.080703                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.323715                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.323715                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.032078                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.032078                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.032095                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.032095                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 43935.824987                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 43935.824987                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 47689.403864                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47689.403864                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 39204.989809                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 39204.989809                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 27695.364903                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 27695.364903                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 44547.310398                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 44547.310398                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 44522.003635                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 44522.003635                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7321                       # number of writebacks
system.cpu0.dcache.writebacks::total             7321                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data           96                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           96                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data       181141                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       181141                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data        35252                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        35252                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data          123                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          123                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data         2259                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         2259                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data         7865                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         7865                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data       216393                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       216393                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data       216516                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       216516                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data   7593178440                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7593178440                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data   1610519131                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1610519131                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      4107004                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      4107004                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data     83559739                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     83559739                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data    203319008                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    203319008                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data      1058500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1058500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data   9203697571                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9203697571                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data   9207804575                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9207804575                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data       420486                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total       420486                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data       162000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       162000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data       582486                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total       582486                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.032346                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.032346                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.030767                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.030767                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.471264                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.471264                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.077413                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.077413                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.322362                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.322362                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.032078                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.032078                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.032095                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.032095                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 41918.607273                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 41918.607273                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 45685.893878                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45685.893878                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 33390.276423                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 33390.276423                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data 36989.702966                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36989.702966                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 25851.113541                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 25851.113541                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 42532.325773                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 42532.325773                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 42527.132290                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 42527.132290                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry              8584                       # Number of times sendTimingReq failed
system.cpu0.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                     5548440                       # DTB read hits
system.cpu1.dtb.read_misses                    119524                       # DTB read misses
system.cpu1.dtb.write_hits                    1147075                       # DTB write hits
system.cpu1.dtb.write_misses                       74                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     4                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                 5667964                       # DTB read accesses
system.cpu1.dtb.write_accesses                1147149                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                          6695515                       # DTB hits
system.cpu1.dtb.misses                         119598                       # DTB misses
system.cpu1.dtb.accesses                      6815113                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                    21179110                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                21179110                       # ITB inst accesses
system.cpu1.itb.hits                         21179110                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                     21179110                       # DTB accesses
system.cpu1.numCycles                        83808344                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   19605175                       # Number of instructions committed
system.cpu1.committedOps                     19919178                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             16344885                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                     120530                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      2500834                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    16344885                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads           23634069                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          11799791                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads            76357809                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           11846838                       # number of times the CC registers were written
system.cpu1.num_mem_refs                      6708435                       # number of memory refs
system.cpu1.num_load_insts                    5548869                       # Number of load instructions
system.cpu1.num_store_insts                   1159566                       # Number of store instructions
system.cpu1.num_idle_cycles              861138.076124                       # Number of idle cycles
system.cpu1.num_busy_cycles              82947205.923876                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.989725                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.010275                       # Percentage of idle cycles
system.cpu1.Branches                          3204955                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 13223935     66.34%     66.34% # Class of executed instruction
system.cpu1.op_class::IntMult                     219      0.00%     66.34% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     66.34% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     66.34% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     66.34% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     66.34% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     66.34% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     66.34% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     66.34% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     66.34% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     66.34% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     66.34% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     66.34% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     66.34% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     66.34% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     66.34% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     66.34% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     66.34% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     66.34% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     66.34% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     66.34% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     66.34% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     66.34% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     66.34% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     66.34% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 2      0.00%     66.34% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     66.34% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     66.34% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     66.34% # Class of executed instruction
system.cpu1.op_class::MemRead                 5548869     27.84%     94.18% # Class of executed instruction
system.cpu1.op_class::MemWrite                1159566      5.82%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  19932591                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      57                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements             2856                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21334296                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2856                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          7469.991597                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         42361076                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        42361076                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst     21176254                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21176254                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst     21176254                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21176254                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst     21176254                       # number of overall hits
system.cpu1.icache.overall_hits::total       21176254                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst         2856                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2856                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst         2856                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2856                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst         2856                       # number of overall misses
system.cpu1.icache.overall_misses::total         2856                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst     86289547                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     86289547                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst     86289547                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     86289547                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst     86289547                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     86289547                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst     21179110                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21179110                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst     21179110                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21179110                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst     21179110                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21179110                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000135                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000135                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000135                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000135                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000135                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000135                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 30213.426821                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 30213.426821                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 30213.426821                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 30213.426821                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 30213.426821                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 30213.426821                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst         2856                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2856                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst         2856                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2856                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst         2856                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2856                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst     80387453                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     80387453                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst     80387453                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     80387453                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst     80387453                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     80387453                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000135                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000135                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000135                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000135                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000135                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000135                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 28146.867297                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 28146.867297                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 28146.867297                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 28146.867297                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 28146.867297                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 28146.867297                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry               199                       # Number of times sendTimingReq failed
system.cpu1.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu1.dcache.tags.replacements           120088                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          246.877805                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3838653                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           120088                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            31.965334                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   246.877805                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.964366                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.964366                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          215                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          214                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         13581020                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        13581020                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data      5338368                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5338368                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data      1084801                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1084801                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data          102                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          102                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data        26165                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        26165                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data        16059                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16059                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data      6423169                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         6423169                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data      6423271                       # number of overall hits
system.cpu1.dcache.overall_hits::total        6423271                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data       181539                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       181539                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data        38488                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        38488                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data          106                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          106                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data         2149                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2149                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data         7648                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         7648                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data       220027                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        220027                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data       220133                       # number of overall misses
system.cpu1.dcache.overall_misses::total       220133                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data   7965969183                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7965969183                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data   1758061378                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1758061378                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data     85042259                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     85042259                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data    209938992                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    209938992                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data      1313500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1313500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data   9724030561                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9724030561                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data   9724030561                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9724030561                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data      5519907                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5519907                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data      1123289                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1123289                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data          208                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          208                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data        28314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        28314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data        23707                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        23707                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data      6643196                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6643196                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data      6643404                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6643404                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.032888                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.032888                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.034264                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.034264                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.509615                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.509615                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.075899                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.075899                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.322605                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.322605                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.033121                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.033121                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.033136                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.033136                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 43880.208567                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 43880.208567                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 45678.169248                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 45678.169248                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 39572.945091                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39572.945091                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 27450.182008                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 27450.182008                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 44194.715017                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 44194.715017                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 44173.434065                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 44173.434065                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         6604                       # number of writebacks
system.cpu1.dcache.writebacks::total             6604                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data           84                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           84                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data       181539                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       181539                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data        38488                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        38488                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data          106                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          106                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data         2065                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         2065                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data         7628                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         7628                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data       220027                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       220027                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data       220133                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       220133                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data   7599560591                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7599560591                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data   1680977612                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1680977612                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data      4186002                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      4186002                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data     76554735                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     76554735                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data    194991008                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    194991008                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data       997500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       997500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data   9280538203                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9280538203                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data   9284724205                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9284724205                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data       363992                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       363992                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data       126500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       126500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data       490492                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       490492                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.032888                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032888                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.034264                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.034264                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.509615                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.509615                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.072932                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.072932                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.321762                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.321762                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.033121                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.033121                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.033136                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.033136                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 41861.862140                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 41861.862140                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 43675.369258                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 43675.369258                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 39490.584906                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 39490.584906                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 37072.510896                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37072.510896                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 25562.533823                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 25562.533823                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 42179.088035                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 42179.088035                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 42177.793448                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 42177.793448                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry              8626                       # Number of times sendTimingReq failed
system.cpu1.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                     5584903                       # DTB read hits
system.cpu2.dtb.read_misses                    118429                       # DTB read misses
system.cpu2.dtb.write_hits                    1149004                       # DTB write hits
system.cpu2.dtb.write_misses                       70                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     6                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                 5703332                       # DTB read accesses
system.cpu2.dtb.write_accesses                1149074                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                          6733907                       # DTB hits
system.cpu2.dtb.misses                         118499                       # DTB misses
system.cpu2.dtb.accesses                      6852406                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                    21327865                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                21327865                       # ITB inst accesses
system.cpu2.itb.hits                         21327865                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                     21327865                       # DTB accesses
system.cpu2.numCycles                        84031148                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   19756931                       # Number of instructions committed
system.cpu2.committedOps                     20074517                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             16457023                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                     120922                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      2530028                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    16457023                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads           23764234                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          11867085                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads            76933176                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           11967094                       # number of times the CC registers were written
system.cpu2.num_mem_refs                      6746939                       # number of memory refs
system.cpu2.num_load_insts                    5585310                       # Number of load instructions
system.cpu2.num_store_insts                   1161629                       # Number of store instructions
system.cpu2.num_idle_cycles              640673.698269                       # Number of idle cycles
system.cpu2.num_busy_cycles              83390474.301731                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.992376                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.007624                       # Percentage of idle cycles
system.cpu2.Branches                          3241492                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                 13340896     66.41%     66.41% # Class of executed instruction
system.cpu2.op_class::IntMult                     221      0.00%     66.41% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     66.41% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     66.41% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     66.41% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     66.41% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     66.41% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     66.41% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     66.41% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     66.41% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     66.41% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     66.41% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     66.41% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     66.41% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     66.41% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     66.41% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     66.41% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     66.41% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     66.41% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     66.41% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     66.41% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     66.41% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     66.41% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     66.41% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     66.41% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 2      0.00%     66.41% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     66.41% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     66.41% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     66.41% # Class of executed instruction
system.cpu2.op_class::MemRead                 5585310     27.80%     94.22% # Class of executed instruction
system.cpu2.op_class::MemWrite                1161629      5.78%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  20088059                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      37                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements             2822                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           21462940                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             2822                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          7605.577605                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         42658552                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        42658552                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst     21325043                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       21325043                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst     21325043                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        21325043                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst     21325043                       # number of overall hits
system.cpu2.icache.overall_hits::total       21325043                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst         2822                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         2822                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst         2822                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          2822                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst         2822                       # number of overall misses
system.cpu2.icache.overall_misses::total         2822                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst     91920904                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     91920904                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst     91920904                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     91920904                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst     91920904                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     91920904                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst     21327865                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     21327865                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst     21327865                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     21327865                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst     21327865                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     21327865                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000132                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000132                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000132                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000132                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000132                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000132                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 32572.963855                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 32572.963855                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 32572.963855                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 32572.963855                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 32572.963855                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 32572.963855                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst         2822                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         2822                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst         2822                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         2822                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst         2822                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         2822                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst     86043096                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     86043096                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst     86043096                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     86043096                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst     86043096                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     86043096                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000132                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000132                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000132                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000132                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000132                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000132                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 30490.111977                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 30490.111977                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 30490.111977                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 30490.111977                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 30490.111977                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 30490.111977                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry               232                       # Number of times sendTimingReq failed
system.cpu2.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu2.dcache.tags.replacements           119447                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          246.820927                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7824948                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           119447                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            65.509791                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   246.820927                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.964144                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.964144                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          222                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          221                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13657413                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13657413                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data      5375101                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5375101                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data      1086715                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1086715                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data           96                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total           96                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data        26359                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        26359                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data        16056                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16056                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data      6461816                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         6461816                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data      6461912                       # number of overall hits
system.cpu2.dcache.overall_hits::total        6461912                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data       181034                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       181034                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data        38363                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        38363                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data           94                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total           94                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data         2210                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         2210                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data         7793                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         7793                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data       219397                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        219397                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data       219491                       # number of overall misses
system.cpu2.dcache.overall_misses::total       219491                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data   7917694609                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7917694609                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data   1747695385                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1747695385                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data     84704753                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     84704753                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data    217893994                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    217893994                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data      1180500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1180500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data   9665389994                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9665389994                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data   9665389994                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9665389994                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data      5556135                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      5556135                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data      1125078                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1125078                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data          190                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          190                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data        28569                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        28569                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data        23849                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        23849                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data      6681213                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      6681213                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data      6681403                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      6681403                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.032583                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.032583                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.034098                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.034098                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.494737                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.494737                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.077357                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.077357                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.326764                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.326764                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.032838                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.032838                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.032851                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.032851                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 43735.953517                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 43735.953517                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 45556.796523                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 45556.796523                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 38327.942534                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 38327.942534                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 27960.219941                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 27960.219941                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 44054.339822                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 44054.339822                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 44035.472953                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 44035.472953                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         6493                       # number of writebacks
system.cpu2.dcache.writebacks::total             6493                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data           72                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           72                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data       181034                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       181034                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data        38363                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        38363                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data           94                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total           94                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data         2138                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         2138                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data         7757                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         7757                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data       219397                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       219397                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data       219491                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       219491                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data   7552307123                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   7552307123                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data   1670866613                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1670866613                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data      3253002                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      3253002                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data     77269743                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     77269743                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data    202690006                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    202690006                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data       864500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       864500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data   9223173736                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9223173736                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data   9226426738                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9226426738                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data       301498                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       301498                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data       136500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       136500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data       437998                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       437998                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.032583                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.032583                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.034098                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.034098                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.494737                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.494737                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.074836                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.074836                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.325255                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.325255                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.032838                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.032838                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.032851                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.032851                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 41717.617260                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 41717.617260                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 43554.117587                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 43554.117587                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 34606.404255                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 34606.404255                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data 36141.133302                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36141.133302                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 26129.947918                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 26129.947918                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 42038.741350                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 42038.741350                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 42035.558351                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 42035.558351                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry              8670                       # Number of times sendTimingReq failed
system.cpu2.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                     5543452                       # DTB read hits
system.cpu3.dtb.read_misses                    122937                       # DTB read misses
system.cpu3.dtb.write_hits                    1173047                       # DTB write hits
system.cpu3.dtb.write_misses                       75                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     4                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                 5666389                       # DTB read accesses
system.cpu3.dtb.write_accesses                1173122                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                          6716499                       # DTB hits
system.cpu3.dtb.misses                         123012                       # DTB misses
system.cpu3.dtb.accesses                      6839511                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    21152783                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                21152783                       # ITB inst accesses
system.cpu3.itb.hits                         21152783                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                     21152783                       # DTB accesses
system.cpu3.numCycles                        84375297                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   19536713                       # Number of instructions committed
system.cpu3.committedOps                     19856142                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             16337203                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                     122190                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      2466849                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    16337203                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads           23730541                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          11825851                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads            76153020                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           11730892                       # number of times the CC registers were written
system.cpu3.num_mem_refs                      6729776                       # number of memory refs
system.cpu3.num_load_insts                    5543872                       # Number of load instructions
system.cpu3.num_store_insts                   1185904                       # Number of store instructions
system.cpu3.num_idle_cycles              297755.971261                       # Number of idle cycles
system.cpu3.num_busy_cycles              84077541.028739                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.996471                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.003529                       # Percentage of idle cycles
system.cpu3.Branches                          3163681                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                 13139923     66.13%     66.13% # Class of executed instruction
system.cpu3.op_class::IntMult                     221      0.00%     66.13% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     66.13% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     66.13% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     66.13% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     66.13% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     66.13% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     66.13% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     66.13% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     66.13% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     66.13% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     66.13% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     66.13% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     66.13% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     66.13% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     66.13% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     66.13% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     66.13% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     66.13% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     66.13% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     66.13% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     66.13% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     66.13% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     66.13% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     66.13% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 2      0.00%     66.13% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     66.13% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     66.13% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     66.13% # Class of executed instruction
system.cpu3.op_class::MemRead                 5543872     27.90%     94.03% # Class of executed instruction
system.cpu3.op_class::MemWrite                1185904      5.97%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  19869922                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      22                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements             2863                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           21266823                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2863                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          7428.160321                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         42308429                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        42308429                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst     21149920                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       21149920                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst     21149920                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        21149920                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst     21149920                       # number of overall hits
system.cpu3.icache.overall_hits::total       21149920                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst         2863                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2863                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst         2863                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2863                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst         2863                       # number of overall misses
system.cpu3.icache.overall_misses::total         2863                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst    100076960                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    100076960                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst    100076960                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    100076960                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst    100076960                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    100076960                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst     21152783                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     21152783                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst     21152783                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     21152783                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst     21152783                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     21152783                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000135                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000135                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000135                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000135                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000135                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000135                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 34955.277681                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 34955.277681                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 34955.277681                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 34955.277681                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 34955.277681                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 34955.277681                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst         2863                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2863                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst         2863                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2863                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst         2863                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2863                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst     94111040                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     94111040                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst     94111040                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     94111040                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst     94111040                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     94111040                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000135                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000135                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000135                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000135                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000135                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000135                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 32871.477471                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 32871.477471                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 32871.477471                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 32871.477471                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 32871.477471                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 32871.477471                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry               232                       # Number of times sendTimingReq failed
system.cpu3.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu3.dcache.tags.replacements           123900                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          247.065903                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            3770707                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           123900                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            30.433471                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   247.065903                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.965101                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.965101                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          222                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          221                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         13626398                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        13626398                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data      5329451                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        5329451                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data      1108978                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1108978                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data           75                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           75                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data        26762                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        26762                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data        16492                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16492                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data      6438429                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         6438429                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data      6438504                       # number of overall hits
system.cpu3.dcache.overall_hits::total        6438504                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data       184778                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       184778                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data        39613                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        39613                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data          107                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          107                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data         2267                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         2267                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data         7873                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         7873                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data       224391                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        224391                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data       224498                       # number of overall misses
system.cpu3.dcache.overall_misses::total       224498                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data   8080001831                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   8080001831                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data   1816985858                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1816985858                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data     88618265                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     88618265                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data    217252995                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    217252995                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data      1539500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1539500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data   9896987689                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   9896987689                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data   9896987689                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   9896987689                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data      5514229                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      5514229                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data      1148591                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1148591                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data          182                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          182                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data        29029                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        29029                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data        24365                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        24365                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data      6662820                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      6662820                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data      6663002                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      6663002                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.033509                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.033509                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.034488                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.034488                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.587912                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.587912                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.078094                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.078094                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.323127                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.323127                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.033678                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.033678                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.033693                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.033693                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 43728.159364                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 43728.159364                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 45868.423447                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 45868.423447                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 39090.544773                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 39090.544773                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 27594.690080                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 27594.690080                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 44105.992170                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 44105.992170                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 44084.970418                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 44084.970418                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7020                       # number of writebacks
system.cpu3.dcache.writebacks::total             7020                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data           82                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           82                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data       184778                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       184778                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data        39613                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        39613                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data          107                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          107                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data         2185                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         2185                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data         7845                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         7845                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data       224391                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       224391                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data       224498                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       224498                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data   7707238037                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   7707238037                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data   1737629142                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1737629142                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data      3535501                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      3535501                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data     80564728                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     80564728                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data    201842005                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    201842005                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data      1255500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1255500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data   9444867179                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9444867179                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data   9448402680                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   9448402680                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data       416492                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       416492                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data       130000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total       130000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data       546492                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       546492                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.033509                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.033509                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.034488                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.034488                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.587912                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.587912                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.075270                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.075270                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.321978                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.321978                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.033678                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.033678                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.033693                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.033693                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 41710.799105                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 41710.799105                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 43865.123621                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 43865.123621                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 33042.065421                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 33042.065421                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data 36871.729062                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36871.729062                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 25728.745061                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 25728.745061                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 42091.114078                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 42091.114078                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 42086.801130                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 42086.801130                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry              8662                       # Number of times sendTimingReq failed
system.cpu3.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                     5588865                       # DTB read hits
system.cpu4.dtb.read_misses                    120574                       # DTB read misses
system.cpu4.dtb.write_hits                    1159523                       # DTB write hits
system.cpu4.dtb.write_misses                       82                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     5                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                 5709439                       # DTB read accesses
system.cpu4.dtb.write_accesses                1159605                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                          6748388                       # DTB hits
system.cpu4.dtb.misses                         120656                       # DTB misses
system.cpu4.dtb.accesses                      6869044                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                    21333103                       # ITB inst hits
system.cpu4.itb.inst_misses                        13                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                21333116                       # ITB inst accesses
system.cpu4.itb.hits                         21333103                       # DTB hits
system.cpu4.itb.misses                             13                       # DTB misses
system.cpu4.itb.accesses                     21333116                       # DTB accesses
system.cpu4.numCycles                        84434936                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                   19746203                       # Number of instructions committed
system.cpu4.committedOps                     20065479                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses             16467819                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu4.num_func_calls                     121604                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts      2518139                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                    16467819                       # number of integer instructions
system.cpu4.num_fp_insts                           64                       # number of float instructions
system.cpu4.num_int_register_reads           23823972                       # number of times the integer registers were read
system.cpu4.num_int_register_writes          11887750                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads            76918832                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes           11925345                       # number of times the CC registers were written
system.cpu4.num_mem_refs                      6761798                       # number of memory refs
system.cpu4.num_load_insts                    5589368                       # Number of load instructions
system.cpu4.num_store_insts                   1172430                       # Number of store instructions
system.cpu4.num_idle_cycles              242864.543115                       # Number of idle cycles
system.cpu4.num_busy_cycles              84192071.456885                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.997124                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.002876                       # Percentage of idle cycles
system.cpu4.Branches                          3227106                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                 13317378     66.32%     66.32% # Class of executed instruction
system.cpu4.op_class::IntMult                     230      0.00%     66.32% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     66.32% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     66.32% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     66.32% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     66.32% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     66.32% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     66.32% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     66.32% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     66.32% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     66.32% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     66.32% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     66.32% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     66.32% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     66.32% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     66.32% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     66.32% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     66.32% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     66.32% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     66.32% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     66.32% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     66.32% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     66.32% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     66.32% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     66.32% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 8      0.00%     66.32% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     66.32% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     66.32% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     66.32% # Class of executed instruction
system.cpu4.op_class::MemRead                 5589368     27.84%     94.16% # Class of executed instruction
system.cpu4.op_class::MemWrite                1172430      5.84%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                  20079415                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      47                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements             3148                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           21384761                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             3148                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          6793.126112                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         42669354                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        42669354                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst     21329955                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       21329955                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst     21329955                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        21329955                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst     21329955                       # number of overall hits
system.cpu4.icache.overall_hits::total       21329955                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst         3148                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         3148                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst         3148                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          3148                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst         3148                       # number of overall misses
system.cpu4.icache.overall_misses::total         3148                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst    101070511                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total    101070511                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst    101070511                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total    101070511                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst    101070511                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total    101070511                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst     21333103                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     21333103                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst     21333103                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     21333103                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst     21333103                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     21333103                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000148                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000148                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000148                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000148                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000148                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000148                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 32106.261436                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 32106.261436                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 32106.261436                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 32106.261436                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 32106.261436                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 32106.261436                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst         3148                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         3148                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst         3148                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         3148                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst         3148                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         3148                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst     94581489                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     94581489                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst     94581489                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     94581489                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst     94581489                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     94581489                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000148                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000148                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000148                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000148                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000148                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000148                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 30044.945680                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 30044.945680                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 30044.945680                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 30044.945680                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 30044.945680                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 30044.945680                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry               234                       # Number of times sendTimingReq failed
system.cpu4.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu4.dcache.tags.replacements           121294                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          246.988908                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            6593340                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           121294                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            54.358336                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   246.988908                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.964800                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.964800                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          222                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          222                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         13688352                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        13688352                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data      5377032                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        5377032                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data      1096676                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1096676                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data          126                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total          126                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data        26304                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        26304                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data        16070                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        16070                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data      6473708                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         6473708                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data      6473834                       # number of overall hits
system.cpu4.dcache.overall_hits::total        6473834                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data       183077                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       183077                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data        38844                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        38844                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data          114                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total          114                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data         2200                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         2200                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data         7855                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         7855                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data       221921                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        221921                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data       222035                       # number of overall misses
system.cpu4.dcache.overall_misses::total       222035                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data   7997287674                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   7997287674                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data   1775064377                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   1775064377                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data     86736248                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total     86736248                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data    219502490                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total    219502490                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::system.cpu4.data       995000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total       995000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data   9772352051                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   9772352051                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data   9772352051                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   9772352051                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data      5560109                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      5560109                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data      1135520                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1135520                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data          240                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total          240                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data        28504                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        28504                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data        23925                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        23925                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data      6695629                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      6695629                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data      6695869                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      6695869                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.032927                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.032927                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.034208                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.034208                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.475000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.475000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.077182                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.077182                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.328318                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.328318                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.033144                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.033144                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.033160                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.033160                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 43682.645411                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 43682.645411                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 45697.260246                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 45697.260246                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data 39425.567273                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 39425.567273                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data 27944.301719                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 27944.301719                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 44035.274043                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 44035.274043                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 44012.664900                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 44012.664900                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         6617                       # number of writebacks
system.cpu4.dcache.writebacks::total             6617                       # number of writebacks
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data           89                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total           89                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data       183077                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       183077                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data        38844                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        38844                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data          114                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total          114                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data         2111                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total         2111                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data         7820                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total         7820                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data       221921                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       221921                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data       222035                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       222035                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data   7627857108                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   7627857108                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data   1697260623                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   1697260623                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data      4148500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total      4148500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data     78565750                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total     78565750                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data    204162510                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total    204162510                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu4.data       685000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total       685000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data   9325117731                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   9325117731                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data   9329266231                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   9329266231                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data       413486                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total       413486                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data       137000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total       137000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data       550486                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total       550486                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.032927                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.032927                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.034208                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.034208                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.475000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.475000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.074060                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.074060                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.326855                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.326855                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.033144                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.033144                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.033160                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.033160                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 41664.748210                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 41664.748210                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 43694.280275                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 43694.280275                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data 36390.350877                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 36390.350877                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data 37217.314069                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37217.314069                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data 26107.737852                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 26107.737852                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 42019.987883                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 42019.987883                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 42017.097444                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 42017.097444                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry              8685                       # Number of times sendTimingReq failed
system.cpu4.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                     5504481                       # DTB read hits
system.cpu5.dtb.read_misses                    121032                       # DTB read misses
system.cpu5.dtb.write_hits                    1159876                       # DTB write hits
system.cpu5.dtb.write_misses                       79                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                 5625513                       # DTB read accesses
system.cpu5.dtb.write_accesses                1159955                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                          6664357                       # DTB hits
system.cpu5.dtb.misses                         121111                       # DTB misses
system.cpu5.dtb.accesses                      6785468                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                    21004158                       # ITB inst hits
system.cpu5.itb.inst_misses                        12                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                21004170                       # ITB inst accesses
system.cpu5.itb.hits                         21004158                       # DTB hits
system.cpu5.itb.misses                             12                       # DTB misses
system.cpu5.itb.accesses                     21004170                       # DTB accesses
system.cpu5.numCycles                        83186078                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                   19409436                       # Number of instructions committed
system.cpu5.committedOps                     19724613                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses             16222199                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                     121171                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts      2454544                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                    16222199                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads           23543758                       # number of times the integer registers were read
system.cpu5.num_int_register_writes          11737352                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads            75642913                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes           11664727                       # number of times the CC registers were written
system.cpu5.num_mem_refs                      6677678                       # number of memory refs
system.cpu5.num_load_insts                    5504912                       # Number of load instructions
system.cpu5.num_store_insts                   1172766                       # Number of store instructions
system.cpu5.num_idle_cycles              1463254.447132                       # Number of idle cycles
system.cpu5.num_busy_cycles              81722823.552868                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.982410                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.017590                       # Percentage of idle cycles
system.cpu5.Branches                          3147653                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                 13060510     66.17%     66.17% # Class of executed instruction
system.cpu5.op_class::IntMult                     231      0.00%     66.17% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     66.17% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     66.17% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     66.17% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     66.17% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     66.17% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     66.17% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     66.17% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     66.17% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     66.17% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     66.17% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     66.17% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     66.17% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     66.17% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     66.17% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     66.17% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     66.17% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     66.17% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     66.17% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     66.17% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     66.17% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     66.17% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     66.17% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     66.17% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 2      0.00%     66.17% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     66.17% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     66.17% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     66.17% # Class of executed instruction
system.cpu5.op_class::MemRead                 5504912     27.89%     94.06% # Class of executed instruction
system.cpu5.op_class::MemWrite                1172766      5.94%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                  19738421                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      27                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements             2955                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           21012008                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             2955                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          7110.662606                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         42011271                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        42011271                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst     21001203                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       21001203                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst     21001203                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        21001203                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst     21001203                       # number of overall hits
system.cpu5.icache.overall_hits::total       21001203                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst         2955                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         2955                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst         2955                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          2955                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst         2955                       # number of overall misses
system.cpu5.icache.overall_misses::total         2955                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst    129837383                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    129837383                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst    129837383                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    129837383                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst    129837383                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    129837383                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst     21004158                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     21004158                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst     21004158                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     21004158                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst     21004158                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     21004158                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000141                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000141                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000141                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000141                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000141                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000141                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 43938.200677                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 43938.200677                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 43938.200677                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 43938.200677                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 43938.200677                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 43938.200677                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst         2955                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         2955                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst         2955                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         2955                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst         2955                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         2955                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst    123677617                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    123677617                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst    123677617                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    123677617                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst    123677617                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    123677617                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000141                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000141                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000141                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000141                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000141                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000141                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 41853.677496                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 41853.677496                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 41853.677496                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 41853.677496                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 41853.677496                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 41853.677496                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry               271                       # Number of times sendTimingReq failed
system.cpu5.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu5.dcache.tags.replacements           121381                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          247.074292                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            3747725                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           121381                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            30.875714                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   247.074292                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.965134                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.965134                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          213                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          206                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         13513747                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        13513747                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data      5297443                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        5297443                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data      1099738                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1099738                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data           82                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total           82                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data        26322                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        26322                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data        16218                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        16218                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data      6397181                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         6397181                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data      6397263                       # number of overall hits
system.cpu5.dcache.overall_hits::total        6397263                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data       178374                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       178374                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data        36040                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        36040                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data          108                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total          108                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data         2140                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         2140                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data         7799                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         7799                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data       214414                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        214414                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data       214522                       # number of overall misses
system.cpu5.dcache.overall_misses::total       214522                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data   7836718433                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   7836718433                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data   1735916398                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   1735916398                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data     84526289                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total     84526289                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data    219036981                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total    219036981                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::system.cpu5.data      1051000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total      1051000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data   9572634831                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   9572634831                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data   9572634831                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   9572634831                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data      5475817                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      5475817                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data      1135778                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1135778                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data          190                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total          190                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data        28462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        28462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data        24017                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        24017                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data      6611595                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      6611595                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data      6611785                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      6611785                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.032575                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.032575                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.031732                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.031732                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.568421                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.568421                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.075188                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.075188                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.324728                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.324728                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.032430                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.032430                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.032445                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.032445                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 43934.196873                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 43934.196873                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 48166.381743                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 48166.381743                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 39498.265888                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 39498.265888                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 28085.264906                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 28085.264906                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 44645.568065                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 44645.568065                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 44623.091482                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 44623.091482                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         6493                       # number of writebacks
system.cpu5.dcache.writebacks::total             6493                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data           84                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total           84                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data       178374                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       178374                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data        36040                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        36040                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data          108                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total          108                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data         2056                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total         2056                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data         7758                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total         7758                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data       214414                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       214414                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data       214522                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       214522                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data   7476960313                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   7476960313                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data   1663734602                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total   1663734602                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data      4995000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      4995000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data     75281701                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total     75281701                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data    203771019                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total    203771019                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu5.data       783000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total       783000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data   9140694915                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   9140694915                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data   9145689915                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   9145689915                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data       397486                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total       397486                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data       129000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total       129000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data       526486                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total       526486                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.032575                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.032575                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.031732                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.031732                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.568421                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.568421                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.072237                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.072237                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.323021                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.323021                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.032430                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.032430                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.032445                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.032445                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 41917.321543                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 41917.321543                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 46163.557214                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 46163.557214                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data        46250                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total        46250                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data 36615.613327                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36615.613327                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 26265.921500                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 26265.921500                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 42631.054479                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 42631.054479                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 42632.876418                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 42632.876418                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry              8480                       # Number of times sendTimingReq failed
system.cpu5.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                          65                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                         63                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                      65                       # DTB read accesses
system.cpu6.dtb.write_accesses                     63                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                              128                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                          128                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                         287                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                     287                       # ITB inst accesses
system.cpu6.itb.hits                              287                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                          287                       # DTB accesses
system.cpu6.numCycles                        60000606                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                        281                       # Number of instructions committed
system.cpu6.committedOps                          371                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                  342                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                         32                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts           25                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                         342                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                574                       # number of times the integer registers were read
system.cpu6.num_int_register_writes               248                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads                1343                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes                 87                       # number of times the CC registers were written
system.cpu6.num_mem_refs                          134                       # number of memory refs
system.cpu6.num_load_insts                         68                       # Number of load instructions
system.cpu6.num_store_insts                        66                       # Number of store instructions
system.cpu6.num_idle_cycles              59999980.289276                       # Number of idle cycles
system.cpu6.num_busy_cycles                625.710724                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.000010                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.999990                       # Percentage of idle cycles
system.cpu6.Branches                               58                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                      245     64.64%     64.64% # Class of executed instruction
system.cpu6.op_class::IntMult                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::MemRead                      68     17.94%     82.59% # Class of executed instruction
system.cpu6.op_class::MemWrite                     66     17.41%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                       379                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses              574                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses             574                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst          287                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total            287                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst          287                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total             287                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst          287                       # number of overall hits
system.cpu6.icache.overall_hits::total            287                       # number of overall hits
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst          287                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total          287                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst          287                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total          287                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst          287                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total          287                       # number of overall (read+write) accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          170.470790                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   170.470790                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.665902                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.665902                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          170                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          170                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.664062                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses              259                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses             259                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data           59                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total             59                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data           60                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total            60                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data            2                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data            2                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data            2                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data          119                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total             119                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data          121                       # number of overall hits
system.cpu6.dcache.overall_hits::total            121                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data            2                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data            1                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data            3                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data            3                       # number of overall misses
system.cpu6.dcache.overall_misses::total            3                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data         8000                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total         8000                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data         4000                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total         4000                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data        12000                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total        12000                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data        12000                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total        12000                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data           61                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total           61                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data           61                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total           61                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data          122                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total          122                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data          124                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total          124                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.032787                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.032787                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.024590                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.024590                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.024194                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.024194                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data         4000                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total         4000                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data         4000                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total         4000                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data         4000                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total         4000                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data         4000                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total         4000                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data            2                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data            1                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data            3                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data            3                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data         4000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total         4000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data         2000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total         2000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data         6000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total         6000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data         6000                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total         6000                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.032787                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.032787                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.024590                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.024590                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.024194                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.024194                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data         2000                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total         2000                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data         2000                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total         2000                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data         2000                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total         2000                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data         2000                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total         2000                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                        4588                       # DTB read hits
system.cpu7.dtb.read_misses                         5                       # DTB read misses
system.cpu7.dtb.write_hits                       3447                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       1                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                    4593                       # DTB read accesses
system.cpu7.dtb.write_accesses                   3447                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                             8035                       # DTB hits
system.cpu7.dtb.misses                              5                       # DTB misses
system.cpu7.dtb.accesses                         8040                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                       22104                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                   22104                       # ITB inst accesses
system.cpu7.itb.hits                            22104                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                        22104                       # DTB accesses
system.cpu7.numCycles                        84672824                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      21567                       # Number of instructions committed
system.cpu7.committedOps                        25597                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                22719                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu7.num_func_calls                       1188                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         3075                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       22719                       # number of integer instructions
system.cpu7.num_fp_insts                           64                       # number of float instructions
system.cpu7.num_int_register_reads              39134                       # number of times the integer registers were read
system.cpu7.num_int_register_writes             15726                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads               92312                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes              10543                       # number of times the CC registers were written
system.cpu7.num_mem_refs                         8511                       # number of memory refs
system.cpu7.num_load_insts                       4727                       # Number of load instructions
system.cpu7.num_store_insts                      3784                       # Number of store instructions
system.cpu7.num_idle_cycles              84529790.672935                       # Number of idle cycles
system.cpu7.num_busy_cycles              143033.327065                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.001689                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.998311                       # Percentage of idle cycles
system.cpu7.Branches                             4342                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                    17568     67.22%     67.22% # Class of executed instruction
system.cpu7.op_class::IntMult                      52      0.20%     67.41% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     67.41% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     67.41% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     67.41% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     67.41% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     67.41% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     67.41% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     67.41% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     67.41% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     67.41% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     67.41% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     67.41% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     67.41% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     67.41% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     67.41% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     67.41% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     67.41% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     67.41% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     67.41% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     67.41% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     67.41% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     67.41% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     67.41% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     67.41% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 6      0.02%     67.44% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     67.44% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     67.44% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     67.44% # Class of executed instruction
system.cpu7.op_class::MemRead                    4727     18.09%     85.52% # Class of executed instruction
system.cpu7.op_class::MemWrite                   3784     14.48%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     26137                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements              392                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              33256                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              392                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            84.836735                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           26                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            44600                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           44600                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst        21712                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          21712                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst        21712                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           21712                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst        21712                       # number of overall hits
system.cpu7.icache.overall_hits::total          21712                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst          392                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          392                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst          392                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           392                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst          392                       # number of overall misses
system.cpu7.icache.overall_misses::total          392                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     21134488                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     21134488                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     21134488                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     21134488                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     21134488                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     21134488                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst        22104                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        22104                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst        22104                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        22104                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst        22104                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        22104                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.017734                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.017734                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.017734                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.017734                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.017734                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.017734                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 53914.510204                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 53914.510204                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 53914.510204                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 53914.510204                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 53914.510204                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 53914.510204                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst          392                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total          392                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst          392                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total          392                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst          392                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total          392                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     20347512                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     20347512                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     20347512                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     20347512                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     20347512                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     20347512                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.017734                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.017734                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.017734                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.017734                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.017734                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.017734                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 51906.918367                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 51906.918367                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 51906.918367                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 51906.918367                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 51906.918367                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 51906.918367                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry                71                       # Number of times sendTimingReq failed
system.cpu7.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu7.dcache.tags.replacements              144                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          221.507842                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               5939                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              144                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            41.243056                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   221.507842                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.865265                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.865265                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          226                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          144                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            16271                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           16271                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data         4229                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           4229                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data         3289                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          3289                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data           55                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           55                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data           97                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           97                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data           96                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           96                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data         7518                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            7518                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data         7573                       # number of overall hits
system.cpu7.dcache.overall_hits::total           7573                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data          181                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          181                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data           46                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           46                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data            9                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data           13                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data           13                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data          227                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           227                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data          236                       # number of overall misses
system.cpu7.dcache.overall_misses::total          236                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data      5970499                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      5970499                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data      1775499                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1775499                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data       331000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total       331000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data       350500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total       350500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data      7745998                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      7745998                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data      7745998                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      7745998                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data         4410                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         4410                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data         3335                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         3335                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data           64                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total           64                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data          110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data          109                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          109                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data         7745                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         7745                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data         7809                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         7809                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.041043                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.041043                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.013793                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.013793                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.140625                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.140625                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.118182                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.118182                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.119266                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.119266                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.029309                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.029309                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.030222                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.030222                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 32986.182320                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 32986.182320                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 38597.804348                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 38597.804348                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 25461.538462                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 25461.538462                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 26961.538462                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 26961.538462                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 34123.339207                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 34123.339207                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 32822.025424                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 32822.025424                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           86                       # number of writebacks
system.cpu7.dcache.writebacks::total               86                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data            9                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data          181                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          181                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data           46                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           46                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data            9                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data            4                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data           13                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data          227                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          227                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data          236                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          236                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data      5607501                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      5607501                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data      1682501                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1682501                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data       184000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       184000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data       140000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total       140000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data       324500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total       324500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data      7290002                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      7290002                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data      7474002                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      7474002                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data       128000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total       128000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data       110000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total       110000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data       238000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total       238000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.041043                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.041043                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.013793                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.013793                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.140625                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.140625                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.036364                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.036364                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.119266                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.119266                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.029309                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.029309                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.030222                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.030222                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 30980.668508                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 30980.668508                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 36576.108696                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 36576.108696                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 20444.444444                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 20444.444444                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data        35000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total        35000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 24961.538462                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 24961.538462                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 32114.546256                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 32114.546256                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 31669.500000                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 31669.500000                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry                54                       # Number of times sendTimingReq failed
system.cpu7.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
sim_ticks.pim 42336285000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -841290105.600000
system.mem_ctrls.total_actEnergy                       1013231721.600001
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -567536976.000000
system.mem_ctrls.total_preEnergy                       683529336.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -4428490559.999999
system.mem_ctrls.total_readEnergy                       5505453158.399999
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -697323064.320000
system.mem_ctrls.total_writeEnergy                       732174059.520000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -684827424276.479614
system.mem_ctrls.total_refreshEnergy                       707920607477.760742
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -213367155186.240051
system.mem_ctrls.total_actBackEnergy                       221691709661.759918
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -9455484349488.000000
system.mem_ctrls.total_preBackEnergy                       9773343496752.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.042336
system.cpu.totalNumCycles                       649153374.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       148065552.656270
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       98446672.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       192.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       19238846.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       33407267.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       7039312.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       117967303.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       142550895.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       71117147.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       192.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       0.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       731094.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       98446672.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       192.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       127512547.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       25.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       127512522.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       18526.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       33230737.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       6817423.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       41090740.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       724152.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       1090126.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       226647.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       4195783
system.mem_ctrls.total_reads                       270203.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       10509.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       284298.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       1887009.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       70129.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       269095.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
