/*
 * Copyright (C) 2014 Intel Mobile Communications GmbH
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/* from mobilevisor/pal/inc/pal_interrupt_lines.h */
/* We could have some misalignement in names w/ irq-vectors.h  */

#ifndef _PAL_INTERRUPT_LINES_H
#define _PAL_INTERRUPT_LINES_H

#define VMID_VIOLATION_INT 32
#define OCP_DATA_ABORT_INT 33
#define NSEC2_INT0_INT 34
#define COMMTX_INT 35
#define COMMRX_INT 36
#define INIT_RESET_CORE0_INT 37
#define INIT_RESET_CORE1_INT 38
#define NOC_STATALARM 39
#define NOC_TRACEALARM 40
#define EMIC_MC_CONTROLLER_INT 41
#define EMIC_MC_INT 42
#define DMA1_ERR_INT 43
#define DMA1_CH0_7_INT 44
#define NOC_ERR_APS_L1 45
#define NOC_ERR_APS_L2 46
#define NOC_ERR_AUDIO_IDI 47
#define GPU_INT 48
#define VID_HINT_ENC 49
#define VID_HINT_DEC 50
#define RTC_INT 51
#define USIF1_INT 52
#define PMU_INT0 53
#define FMRX_EV_TUNE 54
#define FMTX_EV_CALIB 55
#define FMTX_EV_TUNE 56
#define OTG_SRP_INT 57
#define USIF2_INT 58
#define WDT1 59
#define PROF_ENV_INT 60
#define PROF_CORE1_INT 61
#define PROF_CORE2_INT 62
#define PROF_CORE3_INT 63
#define SDMMC_INT 64
#define SDIO_INT 65
#define DIF_RX_XREQ_INT 66
#define DIF_RX_BREQ_INT 67
#define DIF_TX_XREQ_INT 68
#define DIF_ERR_INT 69
#define DCC_CMD_INT 70
#define DCC_FRAME_INT 71
#define I2C3_INT 72
#define I2C4_INT 73
#define PWM_INT 74
#define RGA_INT 75
#define I2C2_INT 76
#define DAP_WAKE_UP_INT 77
#define SPCU_LEGACY_CORE0_WUP_INT 78
#define SPCU_LEGACY_CORE1_WUP_INT 79
#define PMU_INT1 80
#define SCU_INT0 81
#define EMMC_INT 82
#define I2C1_INT 83
#define DMA4_CH0_3_INT 87
#define DMA4_ERR_INT 89
#define NANDCTRL_INT 90
#define CIF_ISP_INT 91
#define CIF_JPEG_ERR_INT 92
#define CIF_JPEG_STAT_INT 93
#define CIF_MI_INT 94
#define CIF_MIPI_INT 95
#define SEC_CEU1_EOP_INT 96
#define NSEC_CEU1_EOP_INT 97
#define NSEC_CEU1_RX_INT 98
#define NSEC_CEU1_TX_INT 99
#define NSEC_CEU1_GLOBAL_INT 100
#define SEC_CEU1_RX_INT 101
#define SEC_CEU1_TX_INT 102
#define SEC_CEU1_GLOBAL_INT 103
#define NSEC_CEU2_EOP_INT 104
#define NSEC_CEU2_GLOBAL_INT 105
#define NSEC_CEU2_RX_INT 106
#define NSEC_CEU2_TX_INT 107
#define USB_INT 108
#define USIM1_FIFO_INT 109
#define USIM1_ERR_INT 110
#define USIM1_OK_INT 111
#define USIM1_IN_INT 112
#define USIM2_FIFO_INT 113
#define USIM2_ERR_INT 114
#define USIM2_OK_INT 115
#define USIM2_IN_INT 116
#define AUDIODSP_INT0 117
#define AUDIODSP_INT1 118
#define AUDIODSP_INT2 119
#define AUDIODSP_INT3 120
#define SPCU_INT 121
#define AUDIODSP4_INT 122
#define AUDIODSP5_INT 123
#define _2GDSP_INT0 124
#define _2GDSP_INT1 125
#define _2GDSP_INT2 126
#define _2GDSP_INT3 127
#define GSI_GP0_INT 128
#define GSI_GP1_INT 129
#define GSI_GP2_INT 130
#define GSI_GP3_INT 131
#define GSI_GP4_INT 132
#define GSI_T_INT1_INT 133
#define GSI_T_INT2_INT 134
#define GSI_TLINT_INT 135
#define GUC_ERR_INT 136
#define GUC0_INT 137
#define GUC1_INT 138
#define AUDIODSP6_INT 139
#define AUDIODSP7_INT 140
#define STM_INT0 141
#define STM_INT1 142
#define SEC_INT 143
#define SWDT_INT0 144
#define SWDT_INT1 145
#define SWDT_INT2 146
#define SEC_T_INT 147
#define SCU_INT1 148
#define EXI0 149
#define EXI1 150
#define EXI2 151
#define EXI3 152
#define EXI4 153
#define EXI5 154
#define EXI6 155
#define EXI7 156
#define EXI8 157
#define EXI9 158
#define EXI10 159
#define EXI11 160
#define EXI12 161
#define EXI13 162
#define EXI14 163
#define EXI15 164
#define USB_HS_RESUME 165
#define SDMMC_DETECT 166
#define SDIO_DAT3 167
#define SDIO_DAT1 168
#define USIF1_WK 169
#define USIF2_WK 170
#define WUP_DBB 171
#define U2H 172
#define G3FP 173
#define DTXS 174
#define DRXS 175
#define WDT0 176
#define KPD_INT 177
#define GT0_INT0 178
#define GT0_INT1 179
#define GT0_INT2 180
#define GT0_INT3 181
#define GT0_INT4 182
#define GT0_INT5 183
#define GT0_INT6 184
#define GT0_INT7 185
#define GT1_INT0 186
#define GT1_INT1 187
#define GT1_INT2 188
#define GT1_INT3 189
#define GT1_INT4 190
#define GT1_INT5 191
#define GT1_INT6 192
#define GT1_INT7 193
#define CGU_INT 194
#define PROF_CORE0_INT 195
#define CC0_T0INT 196
#define CC0_T1INT 197
#define CC0_CCINT0_7 198
#define CORE0_C6ENTRY_INT 199
#define CORE0_C6EXIT_INT 200
#define CORE1_C6ENTRY_INT 201
#define CORE1_C6EXIT_INT 202
#define _3G_WAKE_HOST_INT 203
#define USB_ID 204
#define CC1_T0INT_INT 206
#define CC1_T1INT_INT 207
#define CC1_CCINT0_7 208
#define OCT_INT 216
#define BTIF_REQ_IRQ 217
#define BTIF_MULT_SRC_SRQ 218
#define MPDL_INT 219
#define MPUL_INT 220
#define BTIF_ERR_SRQ 221
#define DRF_RXSTAT2G_INT 222
#define DRF_LPINT2G_INT 223
#define DRF_ERR2G_INT 224
#define U2H1_INT 225
#define U2H2_INT 226
#define WLAN_INT 227
#define IDIDBB_RX_REQ_IRQ 228
#define IDIDBB_RX2_REQ_IRQ 229
#define IDIDBB_RX3_REQ_IRQ 230
#define IDIDBB_TX_REQ_IRQ 231
#define IDIDBB_TX2_REQ_IRQ 232
#define IDIDBB_TX3_REQ_IRQ 233
#define IDIDBB_MULT_SRC_SRQ 234
#define IDIDBB_ERR_SRQ 235
#define MRDY_INT 236
#define GNSS_WUP 237
#define GNSS_NOTIFICATION 238
#define GNSS_ERR 239
#define SCU_INT2 240
#define SCU_INT3 241
#define SCU_INT4 242
#define AFE_LS_ALERT 243
#define ACI_INT 244
#define USIF_ALL_INT 245
#define I2C_RAWIRQ 246
#define IDIABB_ERR_SRQ0 247
#define IDIABB_TX_REQ_IRQ0 248
#define IDIABB_RX_REQ_IRQ0 249
#define IDIABB_ERR_SRQ1 250
#define IDIABB_TX_REQ_IRQ1 251
#define IDIABB_RX_REQ_IRQ1 252
#define IDIABB_MULT_SRC_SRQ 253
#define FMR_INT 254
#define FMRX_EV_ONESHOT 255

#endif
