<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3075" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3075{left:782px;bottom:68px;letter-spacing:0.09px;}
#t2_3075{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3075{left:644px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3075{left:70px;bottom:1088px;letter-spacing:-0.17px;}
#t5_3075{left:125px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.37px;}
#t6_3075{left:510px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_3075{left:125px;bottom:1054px;letter-spacing:-0.26px;word-spacing:-0.36px;}
#t8_3075{left:125px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t9_3075{left:70px;bottom:1013px;letter-spacing:-0.17px;}
#ta_3075{left:125px;bottom:996px;letter-spacing:-0.15px;word-spacing:-1.02px;}
#tb_3075{left:338px;bottom:996px;letter-spacing:-0.16px;word-spacing:-1.02px;}
#tc_3075{left:421px;bottom:996px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#td_3075{left:125px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_3075{left:125px;bottom:962px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tf_3075{left:125px;bottom:938px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tg_3075{left:70px;bottom:914px;letter-spacing:-0.17px;}
#th_3075{left:125px;bottom:897px;letter-spacing:-0.18px;word-spacing:-0.52px;}
#ti_3075{left:364px;bottom:897px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tj_3075{left:125px;bottom:880px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_3075{left:70px;bottom:855px;letter-spacing:-0.17px;}
#tl_3075{left:125px;bottom:839px;letter-spacing:-0.19px;word-spacing:-0.62px;}
#tm_3075{left:363px;bottom:839px;letter-spacing:-0.15px;word-spacing:-0.62px;}
#tn_3075{left:125px;bottom:822px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#to_3075{left:298px;bottom:829px;}
#tp_3075{left:314px;bottom:822px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tq_3075{left:70px;bottom:797px;letter-spacing:-0.18px;}
#tr_3075{left:125px;bottom:781px;letter-spacing:-0.2px;word-spacing:-0.47px;}
#ts_3075{left:410px;bottom:781px;letter-spacing:-0.16px;word-spacing:-0.53px;}
#tt_3075{left:125px;bottom:764px;letter-spacing:-0.18px;word-spacing:-0.51px;}
#tu_3075{left:70px;bottom:739px;letter-spacing:-0.16px;}
#tv_3075{left:125px;bottom:723px;letter-spacing:-0.18px;word-spacing:-0.48px;}
#tw_3075{left:369px;bottom:723px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_3075{left:125px;bottom:706px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#ty_3075{left:70px;bottom:681px;letter-spacing:-0.23px;}
#tz_3075{left:125px;bottom:664px;letter-spacing:-0.19px;word-spacing:-0.45px;}
#t10_3075{left:622px;bottom:664px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t11_3075{left:125px;bottom:648px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t12_3075{left:125px;bottom:631px;letter-spacing:-0.16px;word-spacing:-0.62px;}
#t13_3075{left:125px;bottom:614px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#t14_3075{left:125px;bottom:597px;letter-spacing:-0.14px;word-spacing:-1.34px;}
#t15_3075{left:125px;bottom:580px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t16_3075{left:125px;bottom:564px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t17_3075{left:70px;bottom:539px;letter-spacing:-0.17px;}
#t18_3075{left:125px;bottom:522px;letter-spacing:-0.18px;word-spacing:-1.06px;}
#t19_3075{left:413px;bottom:522px;letter-spacing:-0.15px;word-spacing:-1.07px;}
#t1a_3075{left:125px;bottom:506px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1b_3075{left:125px;bottom:489px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1c_3075{left:815px;bottom:496px;}
#t1d_3075{left:125px;bottom:472px;letter-spacing:-0.18px;word-spacing:-1.27px;}
#t1e_3075{left:125px;bottom:455px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#t1f_3075{left:70px;bottom:431px;letter-spacing:-0.17px;}
#t1g_3075{left:125px;bottom:414px;letter-spacing:-0.18px;word-spacing:-0.48px;}
#t1h_3075{left:372px;bottom:414px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1i_3075{left:125px;bottom:397px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1j_3075{left:70px;bottom:373px;letter-spacing:-0.18px;}
#t1k_3075{left:125px;bottom:356px;letter-spacing:-0.19px;word-spacing:-0.54px;}
#t1l_3075{left:373px;bottom:356px;letter-spacing:-0.15px;word-spacing:-0.56px;}
#t1m_3075{left:125px;bottom:339px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1n_3075{left:70px;bottom:315px;letter-spacing:-0.17px;}
#t1o_3075{left:125px;bottom:298px;letter-spacing:-0.19px;word-spacing:-0.46px;}
#t1p_3075{left:584px;bottom:298px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t1q_3075{left:125px;bottom:281px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1r_3075{left:125px;bottom:264px;letter-spacing:-0.16px;word-spacing:-0.37px;}
#t1s_3075{left:125px;bottom:247px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1t_3075{left:125px;bottom:231px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1u_3075{left:125px;bottom:214px;letter-spacing:-0.13px;}
#t1v_3075{left:70px;bottom:166px;letter-spacing:-0.14px;}
#t1w_3075{left:92px;bottom:166px;letter-spacing:-0.12px;word-spacing:-0.44px;}
#t1x_3075{left:92px;bottom:149px;letter-spacing:-0.12px;}
#t1y_3075{left:92px;bottom:133px;letter-spacing:-0.12px;word-spacing:-0.33px;}
#t1z_3075{left:92px;bottom:116px;letter-spacing:-0.12px;word-spacing:-0.01px;}

.s1_3075{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3075{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3075{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3075{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_3075{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3075{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3075" type="text/css" >

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3075Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3075" style="-webkit-user-select: none;"><object width="935" height="1210" data="3075/3075.svg" type="image/svg+xml" id="pdf3075" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3075" class="t s1_3075">Vol. 3A </span><span id="t2_3075" class="t s1_3075">2-19 </span>
<span id="t3_3075" class="t s2_3075">SYSTEM ARCHITECTURE OVERVIEW </span>
<span id="t4_3075" class="t s3_3075">CR4.UMIP </span>
<span id="t5_3075" class="t s4_3075">User-Mode Instruction Prevention (bit 11 of CR4) </span><span id="t6_3075" class="t s3_3075">— When set, the following instructions cannot be </span>
<span id="t7_3075" class="t s3_3075">executed if CPL &gt; 0: SGDT, SIDT, SLDT, SMSW, and STR. An attempt at such execution causes a general- </span>
<span id="t8_3075" class="t s3_3075">protection exception (#GP). </span>
<span id="t9_3075" class="t s3_3075">CR4.LA57 </span>
<span id="ta_3075" class="t s4_3075">57-bit linear addresses (bit </span><span id="tb_3075" class="t s4_3075">12 of CR4) </span><span id="tc_3075" class="t s3_3075">— When set in IA-32e mode, the processor uses 5-level paging </span>
<span id="td_3075" class="t s3_3075">to translate 57-bit linear addresses. When clear in IA-32e mode, the processor uses 4-level paging to </span>
<span id="te_3075" class="t s3_3075">translate 48-bit linear addresses. This bit cannot be modified in IA-32e mode. </span>
<span id="tf_3075" class="t s3_3075">See also: Chapter 4, “Paging.” </span>
<span id="tg_3075" class="t s3_3075">CR4.VMXE </span>
<span id="th_3075" class="t s4_3075">VMX-Enable Bit (bit 13 of CR4) </span><span id="ti_3075" class="t s3_3075">— Enables VMX operation when set. See Chapter 24, “Introduction to </span>
<span id="tj_3075" class="t s3_3075">Virtual Machine Extensions.” </span>
<span id="tk_3075" class="t s3_3075">CR4.SMXE </span>
<span id="tl_3075" class="t s4_3075">SMX-Enable Bit (bit 14 of CR4) </span><span id="tm_3075" class="t s3_3075">— Enables SMX operation when set. See Chapter 7, “Safer Mode Exten- </span>
<span id="tn_3075" class="t s3_3075">sions Reference,” of Intel </span>
<span id="to_3075" class="t s5_3075">® </span>
<span id="tp_3075" class="t s3_3075">64 and IA-32 Architectures Software Developer’s Manual, Volume 2D. </span>
<span id="tq_3075" class="t s3_3075">CR4.FSGSBASE </span>
<span id="tr_3075" class="t s4_3075">FSGSBASE-Enable Bit (bit 16 of CR4) </span><span id="ts_3075" class="t s3_3075">— Enables the instructions RDFSBASE, RDGSBASE, WRFSBASE, </span>
<span id="tt_3075" class="t s3_3075">and WRGSBASE. </span>
<span id="tu_3075" class="t s3_3075">CR4.PCIDE </span>
<span id="tv_3075" class="t s4_3075">PCID-Enable Bit (bit 17 of CR4) </span><span id="tw_3075" class="t s3_3075">— Enables process-context identifiers (PCIDs) when set. See Section </span>
<span id="tx_3075" class="t s3_3075">4.10.1, “Process-Context Identifiers (PCIDs).” Applies only in IA-32e mode (if IA32_EFER.LMA = 1). </span>
<span id="ty_3075" class="t s3_3075">CR4.OSXSAVE </span>
<span id="tz_3075" class="t s4_3075">XSAVE and Processor Extended States-Enable Bit (bit 18 of CR4) </span><span id="t10_3075" class="t s3_3075">— When set, this flag: (1) indi- </span>
<span id="t11_3075" class="t s3_3075">cates (via CPUID.01H:ECX.OSXSAVE[bit 27]) that the operating system supports the use of the XGETBV, </span>
<span id="t12_3075" class="t s3_3075">XSAVE, and XRSTOR instructions by general software; (2) enables the XSAVE and XRSTOR instructions to </span>
<span id="t13_3075" class="t s3_3075">save and restore the x87 FPU state (including MMX registers), the SSE state (XMM registers and MXCSR), </span>
<span id="t14_3075" class="t s3_3075">along with other processor extended states enabled in XCR0; (3) enables the processor to execute XGETBV </span>
<span id="t15_3075" class="t s3_3075">and XSETBV instructions in order to read and write XCR0. See Section 2.6 and Chapter 14, “System </span>
<span id="t16_3075" class="t s3_3075">Programming for Instruction Set Extensions and Processor Extended States.” </span>
<span id="t17_3075" class="t s3_3075">CR4.KL </span>
<span id="t18_3075" class="t s4_3075">Key-Locker-Enable Bit (bit 19 of CR4) </span><span id="t19_3075" class="t s3_3075">— When set, the LOADIWKEY instruction is enabled; in addition, </span>
<span id="t1a_3075" class="t s3_3075">if support for the AES Key Locker instructions has been activated by system firmware, </span>
<span id="t1b_3075" class="t s3_3075">CPUID.19H:EBX.AESKLE[bit 0] is enumerated as 1 and the AES Key Locker instructions are enabled. </span>
<span id="t1c_3075" class="t s5_3075">3 </span>
<span id="t1d_3075" class="t s3_3075">When clear, CPUID.19H:EBX.AESKLE[bit 0] is enumerated as 0 and execution of any Key Locker instruction </span>
<span id="t1e_3075" class="t s3_3075">causes an invalid-opcode exception (#UD). </span>
<span id="t1f_3075" class="t s3_3075">CR4.SMEP </span>
<span id="t1g_3075" class="t s4_3075">SMEP-Enable Bit (bit 20 of CR4) </span><span id="t1h_3075" class="t s3_3075">— Enables supervisor-mode execution prevention (SMEP) when set. </span>
<span id="t1i_3075" class="t s3_3075">See Section 4.6, “Access Rights.” </span>
<span id="t1j_3075" class="t s3_3075">CR4.SMAP </span>
<span id="t1k_3075" class="t s4_3075">SMAP-Enable Bit (bit 21 of CR4) </span><span id="t1l_3075" class="t s3_3075">— Enables supervisor-mode access prevention (SMAP) when set. See </span>
<span id="t1m_3075" class="t s3_3075">Section 4.6, “Access Rights.” </span>
<span id="t1n_3075" class="t s3_3075">CR4.PKE </span>
<span id="t1o_3075" class="t s4_3075">Enable protection keys for user-mode pages (bit 22 of CR4) </span><span id="t1p_3075" class="t s3_3075">— 4-level paging and 5-level paging </span>
<span id="t1q_3075" class="t s3_3075">associate each user-mode linear address with a protection key. When set, this flag indicates (via </span>
<span id="t1r_3075" class="t s3_3075">CPUID.(EAX=07H,ECX=0H):ECX.OSPKE [bit 4]) that the operating system supports use of the PKRU </span>
<span id="t1s_3075" class="t s3_3075">register to specify, for each protection key, whether user-mode linear addresses with that protection key </span>
<span id="t1t_3075" class="t s3_3075">can be read or written. This bit also enables access to the PKRU register using the RDPKRU and WRPKRU </span>
<span id="t1u_3075" class="t s3_3075">instructions. </span>
<span id="t1v_3075" class="t s6_3075">3. </span><span id="t1w_3075" class="t s6_3075">Software can check CPUID.19H:EBX.AESKLE[bit 0] after setting CR4.KL to determine whether the AES Key Locker instructions have </span>
<span id="t1x_3075" class="t s6_3075">been enabled. Note that some processors may allow enabling of those instructions without activation by system firmware. Some </span>
<span id="t1y_3075" class="t s6_3075">processors may not support use of the AES Key Locker instructions in system-management mode (SMM). Those processors enumer- </span>
<span id="t1z_3075" class="t s6_3075">ate CPUID.19H:EBX.AESKLE[bit 0] as 0 in SMM regardless of the setting of CR4.KL. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
