// Seed: 1624486422
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  always disable id_6;
  wire id_7;
  wire id_8;
endmodule
module module_1 #(
    parameter id_8 = 32'd83
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire _id_8;
  module_0 modCall_1 (
      id_1,
      id_12,
      id_3,
      id_3,
      id_3
  );
  input wire id_7;
  input wire id_6;
  output logic [7:0] id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5[id_8] = -1;
  wire [-1 : 1] id_15;
endmodule
