<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WDC65C02-FPGA Integration: Member List</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WDC65C02-FPGA Integration
   </div>
   <div id="projectbrief">This project integrates a WDC65C02 with an FPGA to implement a 6502 based microcomputer</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "../../search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">design_with_logic_probe_WD6502_Interface_0_1 Member List</div></div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a>, including all inherited members.</p>
<table class="directory">
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>addra</b> (defined in <a class="el" href="../../dc/d32/class_r_a_m.html">RAM</a>)</td><td class="entry"><a class="el" href="../../dc/d32/class_r_a_m.html">RAM</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>addra</b> (defined in <a class="el" href="../../d6/d69/class_r_o_m.html">ROM</a>)</td><td class="entry"><a class="el" href="../../d6/d69/class_r_o_m.html">ROM</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>addrb</b> (defined in <a class="el" href="../../dc/d32/class_r_a_m.html">RAM</a>)</td><td class="entry"><a class="el" href="../../dc/d32/class_r_a_m.html">RAM</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>ADDRESS</b> (defined in <a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a>)</td><td class="entry"><a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>ADDRESS_WIDTH</b> (defined in <a class="el" href="../../dc/d32/class_r_a_m.html">RAM</a>)</td><td class="entry"><a class="el" href="../../dc/d32/class_r_a_m.html">RAM</a></td><td class="entry"><span class="mlabel">Generic</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>BUS_ADDRESS</b> (defined in <a class="el" href="../../d7/dff/class_memory_manager.html">MemoryManager</a>)</td><td class="entry"><a class="el" href="../../d7/dff/class_memory_manager.html">MemoryManager</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>BUS_READ_DATA</b> (defined in <a class="el" href="../../d7/dff/class_memory_manager.html">MemoryManager</a>)</td><td class="entry"><a class="el" href="../../d7/dff/class_memory_manager.html">MemoryManager</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>BUS_WRITE_DATA</b> (defined in <a class="el" href="../../d7/dff/class_memory_manager.html">MemoryManager</a>)</td><td class="entry"><a class="el" href="../../d7/dff/class_memory_manager.html">MemoryManager</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>clka</b> (defined in <a class="el" href="../../dc/d32/class_r_a_m.html">RAM</a>)</td><td class="entry"><a class="el" href="../../dc/d32/class_r_a_m.html">RAM</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>clka</b> (defined in <a class="el" href="../../d6/d69/class_r_o_m.html">ROM</a>)</td><td class="entry"><a class="el" href="../../d6/d69/class_r_o_m.html">ROM</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>clkb</b> (defined in <a class="el" href="../../dc/d32/class_r_a_m.html">RAM</a>)</td><td class="entry"><a class="el" href="../../dc/d32/class_r_a_m.html">RAM</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>CLOCK</b> (defined in <a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a>)</td><td class="entry"><a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="../../db/dea/class_p_i_o__7_s_e_g___x__4.html#a1e895e50b1bd4f4f988948a0e15cd1e2">CLOCK_TICKS_PER_DIGIT</a></td><td class="entry"><a class="el" href="../../db/dea/class_p_i_o__7_s_e_g___x__4.html">PIO_7SEG_X_4</a></td><td class="entry"><span class="mlabel">Generic</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="../../db/dea/class_p_i_o__7_s_e_g___x__4.html#ae7060844ba373faa694a36e05b54f5cc">COMMON_ANODE</a></td><td class="entry"><a class="el" href="../../db/dea/class_p_i_o__7_s_e_g___x__4.html">PIO_7SEG_X_4</a></td><td class="entry"><span class="mlabel">Generic</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="../../db/dea/class_p_i_o__7_s_e_g___x__4.html#a77eed50971a28571acfd27bab0d723f0">COMMON_DRIVERS</a></td><td class="entry"><a class="el" href="../../db/dea/class_p_i_o__7_s_e_g___x__4.html">PIO_7SEG_X_4</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>DATA</b> (defined in <a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a>)</td><td class="entry"><a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>DATA_FROM_CPU_TAP</b> (defined in <a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a>)</td><td class="entry"><a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>DATA_TO_CPU_TAP</b> (defined in <a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a>)</td><td class="entry"><a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>DATA_WIDTH</b> (defined in <a class="el" href="../../dc/d32/class_r_a_m.html">RAM</a>)</td><td class="entry"><a class="el" href="../../dc/d32/class_r_a_m.html">RAM</a></td><td class="entry"><span class="mlabel">Generic</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>dina</b> (defined in <a class="el" href="../../dc/d32/class_r_a_m.html">RAM</a>)</td><td class="entry"><a class="el" href="../../dc/d32/class_r_a_m.html">RAM</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>dinb</b> (defined in <a class="el" href="../../dc/d32/class_r_a_m.html">RAM</a>)</td><td class="entry"><a class="el" href="../../dc/d32/class_r_a_m.html">RAM</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="../../db/dea/class_p_i_o__7_s_e_g___x__4.html#a2511064006f55057240c26b2784d7b63">DISPLAY_ON</a></td><td class="entry"><a class="el" href="../../db/dea/class_p_i_o__7_s_e_g___x__4.html">PIO_7SEG_X_4</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>douta</b> (defined in <a class="el" href="../../dc/d32/class_r_a_m.html">RAM</a>)</td><td class="entry"><a class="el" href="../../dc/d32/class_r_a_m.html">RAM</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>douta</b> (defined in <a class="el" href="../../d6/d69/class_r_o_m.html">ROM</a>)</td><td class="entry"><a class="el" href="../../d6/d69/class_r_o_m.html">ROM</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>doutb</b> (defined in <a class="el" href="../../dc/d32/class_r_a_m.html">RAM</a>)</td><td class="entry"><a class="el" href="../../dc/d32/class_r_a_m.html">RAM</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>ena</b> (defined in <a class="el" href="../../dc/d32/class_r_a_m.html">RAM</a>)</td><td class="entry"><a class="el" href="../../dc/d32/class_r_a_m.html">RAM</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>enb</b> (defined in <a class="el" href="../../dc/d32/class_r_a_m.html">RAM</a>)</td><td class="entry"><a class="el" href="../../dc/d32/class_r_a_m.html">RAM</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>IEEE</b> (defined in <a class="el" href="../../df/d64/class_w_d6502___interface.html">WD6502_Interface</a>)</td><td class="entry"><a class="el" href="../../df/d64/class_w_d6502___interface.html">WD6502_Interface</a></td><td class="entry"><span class="mlabel">Library</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>ieee</b> (defined in <a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a>)</td><td class="entry"><a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a></td><td class="entry"><span class="mlabel">Library</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>IRQB</b> (defined in <a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a>)</td><td class="entry"><a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>LED_CTL</b> (defined in <a class="el" href="../../d9/db3/class_p_i_o___l_e_d.html">PIO_LED</a>)</td><td class="entry"><a class="el" href="../../d9/db3/class_p_i_o___l_e_d.html">PIO_LED</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>MEMORY_CLOCK</b> (defined in <a class="el" href="../../d7/dff/class_memory_manager.html">MemoryManager</a>)</td><td class="entry"><a class="el" href="../../d7/dff/class_memory_manager.html">MemoryManager</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>NMIB</b> (defined in <a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a>)</td><td class="entry"><a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>numeric_std</b> (defined in <a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a>)</td><td class="entry"><a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a></td><td class="entry"><span class="mlabel">use clause</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>NUMERIC_STD</b> (defined in <a class="el" href="../../d7/dff/class_memory_manager.html">MemoryManager</a>)</td><td class="entry"><a class="el" href="../../d7/dff/class_memory_manager.html">MemoryManager</a></td><td class="entry"><span class="mlabel">use clause</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>PHI2</b> (defined in <a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a>)</td><td class="entry"><a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>PIO_7SEG_COMMON</b> (defined in <a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a>)</td><td class="entry"><a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>PIO_7SEG_SEGMENTS</b> (defined in <a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a>)</td><td class="entry"><a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>PIO_LED_OUT</b> (defined in <a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a>)</td><td class="entry"><a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>RAM_DEPTH</b> (defined in <a class="el" href="../../dc/d32/class_r_a_m.html">RAM</a>)</td><td class="entry"><a class="el" href="../../dc/d32/class_r_a_m.html">RAM</a></td><td class="entry"><span class="mlabel">Generic</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>RDY</b> (defined in <a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a>)</td><td class="entry"><a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>RESB</b> (defined in <a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a>)</td><td class="entry"><a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>RESET</b> (defined in <a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a>)</td><td class="entry"><a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>RWB</b> (defined in <a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a>)</td><td class="entry"><a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="../../db/dea/class_p_i_o__7_s_e_g___x__4.html#aa0d0cfb68df5db874cd9a64b9077f978">SEGMENT_DRIVERS</a></td><td class="entry"><a class="el" href="../../db/dea/class_p_i_o__7_s_e_g___x__4.html">PIO_7SEG_X_4</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="../../db/dea/class_p_i_o__7_s_e_g___x__4.html#aa4be66888be8d75a0cec9524cd87ea5f">SELECT_ACTIVE</a></td><td class="entry"><a class="el" href="../../db/dea/class_p_i_o__7_s_e_g___x__4.html">PIO_7SEG_X_4</a></td><td class="entry"><span class="mlabel">Generic</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>SEVEN_SEGMENT_CA</b> (defined in <a class="el" href="../../db/dea/class_p_i_o__7_s_e_g___x__4.html">PIO_7SEG_X_4</a>)</td><td class="entry"><a class="el" href="../../db/dea/class_p_i_o__7_s_e_g___x__4.html">PIO_7SEG_X_4</a></td><td class="entry"><span class="mlabel">use clause</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>SINGLESTEP</b> (defined in <a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a>)</td><td class="entry"><a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>STD_LOGIC_1164</b> (defined in <a class="el" href="../../df/d64/class_w_d6502___interface.html">WD6502_Interface</a>)</td><td class="entry"><a class="el" href="../../df/d64/class_w_d6502___interface.html">WD6502_Interface</a></td><td class="entry"><span class="mlabel">use clause</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>std_logic_1164</b> (defined in <a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a>)</td><td class="entry"><a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a></td><td class="entry"><span class="mlabel">use clause</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>SYNC</b> (defined in <a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a>)</td><td class="entry"><a class="el" href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html">design_with_logic_probe_WD6502_Interface_0_1</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>UNISIM</b> (defined in <a class="el" href="../../df/d64/class_w_d6502___interface.html">WD6502_Interface</a>)</td><td class="entry"><a class="el" href="../../df/d64/class_w_d6502___interface.html">WD6502_Interface</a></td><td class="entry"><span class="mlabel">Library</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="../../db/dea/class_p_i_o__7_s_e_g___x__4.html#a11a919b5c2f543cd2fa10f81222876b2">VALUE</a></td><td class="entry"><a class="el" href="../../db/dea/class_p_i_o__7_s_e_g___x__4.html">PIO_7SEG_X_4</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>VComponents</b> (defined in <a class="el" href="../../df/d64/class_w_d6502___interface.html">WD6502_Interface</a>)</td><td class="entry"><a class="el" href="../../df/d64/class_w_d6502___interface.html">WD6502_Interface</a></td><td class="entry"><span class="mlabel">use clause</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>W65C02_DEFINITIONS</b> (defined in <a class="el" href="../../df/d64/class_w_d6502___interface.html">WD6502_Interface</a>)</td><td class="entry"><a class="el" href="../../df/d64/class_w_d6502___interface.html">WD6502_Interface</a></td><td class="entry"><span class="mlabel">use clause</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>wea</b> (defined in <a class="el" href="../../dc/d32/class_r_a_m.html">RAM</a>)</td><td class="entry"><a class="el" href="../../dc/d32/class_r_a_m.html">RAM</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>web</b> (defined in <a class="el" href="../../dc/d32/class_r_a_m.html">RAM</a>)</td><td class="entry"><a class="el" href="../../dc/d32/class_r_a_m.html">RAM</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
  <tr bgcolor="#f0f0f0" class="odd"><td class="entry"><b>WRITE_FLAG</b> (defined in <a class="el" href="../../d7/dff/class_memory_manager.html">MemoryManager</a>)</td><td class="entry"><a class="el" href="../../d7/dff/class_memory_manager.html">MemoryManager</a></td><td class="entry"><span class="mlabel">Port</span></td></tr>
</table></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
