Release 14.7 Map P.20131013 (lin64)
Xilinx Map Application Log File for Design 'register'

Design Information
------------------
Command Line   : map -intstyle ise -p xc3s500e-fg320-4 -timing -logic_opt off
-ol high -t 1 -register_duplication off -cm speed -ir off -pr off -power off -o
register_map.ncd register.ngd register.pcf 
Target Device  : xc3s500e
Target Package : fg320
Target Speed   : -4
Mapper Version : spartan3e -- $Revision: 1.55 $
Mapped Date    : Fri May 19 01:42:20 2023

vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc3s500e' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 5 secs 
Total CPU  time at the beginning of Placer: 2 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:577cc52a) REAL time: 7 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:577cc52a) REAL time: 7 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:577cc52a) REAL time: 7 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:6d92185a) REAL time: 9 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:6d92185a) REAL time: 9 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:6d92185a) REAL time: 9 secs 

Phase 7.8  Global Placement
Phase 7.8  Global Placement (Checksum:6d92185a) REAL time: 9 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:6d92185a) REAL time: 9 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:6d92185a) REAL time: 9 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:6d92185a) REAL time: 9 secs 

Total REAL time to Placer completion: 10 secs 
Total CPU  time to Placer completion: 6 secs 
Running post-placement packing...

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
Logic Distribution:
    Number of Slices containing only related logic:       0 out of       0   0%
    Number of Slices containing unrelated logic:          0 out of       0   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Number of bonded IOBs:                  3 out of     232    1%
    IOB Flip Flops:                       1
  Number of BUFGMUXs:                     1 out of      24    4%

Average Fanout of Non-Clock Nets:                1.00

Peak Memory Usage:  767 MB
Total REAL time to MAP completion:  10 secs 
Total CPU time to MAP completion:   6 secs 

Mapping completed.
See MAP report file "register_map.mrp" for details.
