
DW3000_op.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a6f4  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000016c  0800a8d4  0800a8d4  0000b8d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aa40  0800aa40  0000c188  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800aa40  0800aa40  0000ba40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aa48  0800aa48  0000c188  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aa48  0800aa48  0000ba48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800aa4c  0800aa4c  0000ba4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000188  20000000  0800aa50  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c10  20000188  0800abd8  0000c188  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001d98  0800abd8  0000cd98  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c188  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014a7c  00000000  00000000  0000c1b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003fd7  00000000  00000000  00020c34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001218  00000000  00000000  00024c10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d5b  00000000  00000000  00025e28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b086  00000000  00000000  00026b83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001aeaf  00000000  00000000  00051c09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e8cad  00000000  00000000  0006cab8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00155765  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004edc  00000000  00000000  001557a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000092  00000000  00000000  0015a684  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000188 	.word	0x20000188
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800a8bc 	.word	0x0800a8bc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000018c 	.word	0x2000018c
 800021c:	0800a8bc 	.word	0x0800a8bc

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <sendBytes>:
    number >>= 1; // Right shift the number by 1 bit
  }
  return count;
}

HAL_StatusTypeDef sendBytes(uint8_t *sendb, uint16_t sendLen) {
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b084      	sub	sp, #16
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
 80005f4:	460b      	mov	r3, r1
 80005f6:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 80005f8:	2300      	movs	r3, #0
 80005fa:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&UWB_SPI_HANDLE, sendb, sendLen, 1);
 80005fc:	887a      	ldrh	r2, [r7, #2]
 80005fe:	2301      	movs	r3, #1
 8000600:	6879      	ldr	r1, [r7, #4]
 8000602:	4805      	ldr	r0, [pc, #20]	@ (8000618 <sendBytes+0x2c>)
 8000604:	f004 f8e1 	bl	80047ca <HAL_SPI_Transmit>
 8000608:	4603      	mov	r3, r0
 800060a:	73fb      	strb	r3, [r7, #15]

  return status;
 800060c:	7bfb      	ldrb	r3, [r7, #15]
}
 800060e:	4618      	mov	r0, r3
 8000610:	3710      	adds	r7, #16
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	200001a8 	.word	0x200001a8

0800061c <readBytes>:

HAL_StatusTypeDef readBytes(uint8_t *recvb, uint16_t recLen) {
 800061c:	b580      	push	{r7, lr}
 800061e:	b084      	sub	sp, #16
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
 8000624:	460b      	mov	r3, r1
 8000626:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8000628:	2300      	movs	r3, #0
 800062a:	73fb      	strb	r3, [r7, #15]

  HAL_SPI_Receive(&UWB_SPI_HANDLE, recvb, recLen, 1);
 800062c:	887a      	ldrh	r2, [r7, #2]
 800062e:	2301      	movs	r3, #1
 8000630:	6879      	ldr	r1, [r7, #4]
 8000632:	4804      	ldr	r0, [pc, #16]	@ (8000644 <readBytes+0x28>)
 8000634:	f004 fa3f 	bl	8004ab6 <HAL_SPI_Receive>

  return status;
 8000638:	7bfb      	ldrb	r3, [r7, #15]
}
 800063a:	4618      	mov	r0, r3
 800063c:	3710      	adds	r7, #16
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	200001a8 	.word	0x200001a8

08000648 <DW3000pack_fast_command>:

uint8_t DW3000pack_fast_command(uint8_t cmd) {
 8000648:	b480      	push	{r7}
 800064a:	b085      	sub	sp, #20
 800064c:	af00      	add	r7, sp, #0
 800064e:	4603      	mov	r3, r0
 8000650:	71fb      	strb	r3, [r7, #7]
  uint8_t b = 0x81;
 8000652:	2381      	movs	r3, #129	@ 0x81
 8000654:	73fb      	strb	r3, [r7, #15]
  b |= ((cmd & 0x1F) << 1);
 8000656:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800065a:	005b      	lsls	r3, r3, #1
 800065c:	b25b      	sxtb	r3, r3
 800065e:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8000662:	b25a      	sxtb	r2, r3
 8000664:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000668:	4313      	orrs	r3, r2
 800066a:	b25b      	sxtb	r3, r3
 800066c:	73fb      	strb	r3, [r7, #15]

  return b;
 800066e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000670:	4618      	mov	r0, r3
 8000672:	3714      	adds	r7, #20
 8000674:	46bd      	mov	sp, r7
 8000676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067a:	4770      	bx	lr

0800067c <DW3000pack_full_address>:
  b |= ((address & 0x1F) << 1);

  return b;
}

uint16_t DW3000pack_full_address(uint8_t base, uint8_t sub, uint8_t rw) {
 800067c:	b480      	push	{r7}
 800067e:	b085      	sub	sp, #20
 8000680:	af00      	add	r7, sp, #0
 8000682:	4603      	mov	r3, r0
 8000684:	71fb      	strb	r3, [r7, #7]
 8000686:	460b      	mov	r3, r1
 8000688:	71bb      	strb	r3, [r7, #6]
 800068a:	4613      	mov	r3, r2
 800068c:	717b      	strb	r3, [r7, #5]
  uint16_t header = 0x4000;
 800068e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000692:	81fb      	strh	r3, [r7, #14]

  header |= (rw << 15);
 8000694:	797b      	ldrb	r3, [r7, #5]
 8000696:	b21b      	sxth	r3, r3
 8000698:	03db      	lsls	r3, r3, #15
 800069a:	b21a      	sxth	r2, r3
 800069c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80006a0:	4313      	orrs	r3, r2
 80006a2:	b21b      	sxth	r3, r3
 80006a4:	81fb      	strh	r3, [r7, #14]
  header |= ((base & 0x1F) << 9);
 80006a6:	79fb      	ldrb	r3, [r7, #7]
 80006a8:	b21b      	sxth	r3, r3
 80006aa:	025b      	lsls	r3, r3, #9
 80006ac:	b21b      	sxth	r3, r3
 80006ae:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 80006b2:	b21a      	sxth	r2, r3
 80006b4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80006b8:	4313      	orrs	r3, r2
 80006ba:	b21b      	sxth	r3, r3
 80006bc:	81fb      	strh	r3, [r7, #14]
  header |= ((sub & 0x7F) << 2);
 80006be:	79bb      	ldrb	r3, [r7, #6]
 80006c0:	b21b      	sxth	r3, r3
 80006c2:	009b      	lsls	r3, r3, #2
 80006c4:	b21b      	sxth	r3, r3
 80006c6:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80006ca:	b21a      	sxth	r2, r3
 80006cc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80006d0:	4313      	orrs	r3, r2
 80006d2:	b21b      	sxth	r3, r3
 80006d4:	81fb      	strh	r3, [r7, #14]

  return header;
 80006d6:	89fb      	ldrh	r3, [r7, #14]
}
 80006d8:	4618      	mov	r0, r3
 80006da:	3714      	adds	r7, #20
 80006dc:	46bd      	mov	sp, r7
 80006de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e2:	4770      	bx	lr

080006e4 <DW3000pack_mask_cmd_1octet>:

void DW3000pack_mask_cmd_1octet(uint32_t reg, uint8_t andmask, uint8_t ormask, uint8_t* cmd) {
 80006e4:	b480      	push	{r7}
 80006e6:	b087      	sub	sp, #28
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	60f8      	str	r0, [r7, #12]
 80006ec:	607b      	str	r3, [r7, #4]
 80006ee:	460b      	mov	r3, r1
 80006f0:	72fb      	strb	r3, [r7, #11]
 80006f2:	4613      	mov	r3, r2
 80006f4:	72bb      	strb	r3, [r7, #10]
  uint8_t base = reg >> 16;
 80006f6:	68fb      	ldr	r3, [r7, #12]
 80006f8:	0c1b      	lsrs	r3, r3, #16
 80006fa:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 80006fc:	68fb      	ldr	r3, [r7, #12]
 80006fe:	75bb      	strb	r3, [r7, #22]

  uint16_t header = 0xC001;
 8000700:	f24c 0301 	movw	r3, #49153	@ 0xc001
 8000704:	82bb      	strh	r3, [r7, #20]

  header |= ((base & 0x1F) << 9);
 8000706:	7dfb      	ldrb	r3, [r7, #23]
 8000708:	b21b      	sxth	r3, r3
 800070a:	025b      	lsls	r3, r3, #9
 800070c:	b21b      	sxth	r3, r3
 800070e:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 8000712:	b21a      	sxth	r2, r3
 8000714:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000718:	4313      	orrs	r3, r2
 800071a:	b21b      	sxth	r3, r3
 800071c:	82bb      	strh	r3, [r7, #20]
  header |= ((sub & 0x7F) << 2);
 800071e:	7dbb      	ldrb	r3, [r7, #22]
 8000720:	b21b      	sxth	r3, r3
 8000722:	009b      	lsls	r3, r3, #2
 8000724:	b21b      	sxth	r3, r3
 8000726:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800072a:	b21a      	sxth	r2, r3
 800072c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000730:	4313      	orrs	r3, r2
 8000732:	b21b      	sxth	r3, r3
 8000734:	82bb      	strh	r3, [r7, #20]

  cmd[0] = header >> 8;
 8000736:	8abb      	ldrh	r3, [r7, #20]
 8000738:	0a1b      	lsrs	r3, r3, #8
 800073a:	b29b      	uxth	r3, r3
 800073c:	b2da      	uxtb	r2, r3
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	701a      	strb	r2, [r3, #0]
  cmd[1] = header & 0xFF;
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	3301      	adds	r3, #1
 8000746:	8aba      	ldrh	r2, [r7, #20]
 8000748:	b2d2      	uxtb	r2, r2
 800074a:	701a      	strb	r2, [r3, #0]
  cmd[2] = andmask;
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	3302      	adds	r3, #2
 8000750:	7afa      	ldrb	r2, [r7, #11]
 8000752:	701a      	strb	r2, [r3, #0]
  cmd[3] = ormask;
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	3303      	adds	r3, #3
 8000758:	7aba      	ldrb	r2, [r7, #10]
 800075a:	701a      	strb	r2, [r3, #0]
}
 800075c:	bf00      	nop
 800075e:	371c      	adds	r7, #28
 8000760:	46bd      	mov	sp, r7
 8000762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000766:	4770      	bx	lr

08000768 <DW3000pack_mask_cmd_2octet>:

void DW3000pack_mask_cmd_2octet(uint32_t reg, uint16_t andmask, uint16_t ormask, uint8_t* cmd) {
 8000768:	b480      	push	{r7}
 800076a:	b087      	sub	sp, #28
 800076c:	af00      	add	r7, sp, #0
 800076e:	60f8      	str	r0, [r7, #12]
 8000770:	607b      	str	r3, [r7, #4]
 8000772:	460b      	mov	r3, r1
 8000774:	817b      	strh	r3, [r7, #10]
 8000776:	4613      	mov	r3, r2
 8000778:	813b      	strh	r3, [r7, #8]
  uint8_t base = reg >> 16;
 800077a:	68fb      	ldr	r3, [r7, #12]
 800077c:	0c1b      	lsrs	r3, r3, #16
 800077e:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 8000780:	68fb      	ldr	r3, [r7, #12]
 8000782:	75bb      	strb	r3, [r7, #22]

  uint16_t header = 0xC002;
 8000784:	f24c 0302 	movw	r3, #49154	@ 0xc002
 8000788:	82bb      	strh	r3, [r7, #20]

  header |= ((base & 0x1F) << 9);
 800078a:	7dfb      	ldrb	r3, [r7, #23]
 800078c:	b21b      	sxth	r3, r3
 800078e:	025b      	lsls	r3, r3, #9
 8000790:	b21b      	sxth	r3, r3
 8000792:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 8000796:	b21a      	sxth	r2, r3
 8000798:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800079c:	4313      	orrs	r3, r2
 800079e:	b21b      	sxth	r3, r3
 80007a0:	82bb      	strh	r3, [r7, #20]
  header |= ((sub & 0x7F) << 2);
 80007a2:	7dbb      	ldrb	r3, [r7, #22]
 80007a4:	b21b      	sxth	r3, r3
 80007a6:	009b      	lsls	r3, r3, #2
 80007a8:	b21b      	sxth	r3, r3
 80007aa:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80007ae:	b21a      	sxth	r2, r3
 80007b0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80007b4:	4313      	orrs	r3, r2
 80007b6:	b21b      	sxth	r3, r3
 80007b8:	82bb      	strh	r3, [r7, #20]

  cmd[0] = header >> 8;
 80007ba:	8abb      	ldrh	r3, [r7, #20]
 80007bc:	0a1b      	lsrs	r3, r3, #8
 80007be:	b29b      	uxth	r3, r3
 80007c0:	b2da      	uxtb	r2, r3
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	701a      	strb	r2, [r3, #0]
  cmd[1] = header & 0xFF;
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	3301      	adds	r3, #1
 80007ca:	8aba      	ldrh	r2, [r7, #20]
 80007cc:	b2d2      	uxtb	r2, r2
 80007ce:	701a      	strb	r2, [r3, #0]
  cmd[2] = andmask & 0xFF;
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	3302      	adds	r3, #2
 80007d4:	897a      	ldrh	r2, [r7, #10]
 80007d6:	b2d2      	uxtb	r2, r2
 80007d8:	701a      	strb	r2, [r3, #0]
  cmd[3] = andmask >> 8;
 80007da:	897b      	ldrh	r3, [r7, #10]
 80007dc:	0a1b      	lsrs	r3, r3, #8
 80007de:	b29a      	uxth	r2, r3
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	3303      	adds	r3, #3
 80007e4:	b2d2      	uxtb	r2, r2
 80007e6:	701a      	strb	r2, [r3, #0]
  cmd[4] = ormask & 0xFF;
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	3304      	adds	r3, #4
 80007ec:	893a      	ldrh	r2, [r7, #8]
 80007ee:	b2d2      	uxtb	r2, r2
 80007f0:	701a      	strb	r2, [r3, #0]
  cmd[5] = ormask >> 8;
 80007f2:	893b      	ldrh	r3, [r7, #8]
 80007f4:	0a1b      	lsrs	r3, r3, #8
 80007f6:	b29a      	uxth	r2, r3
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	3305      	adds	r3, #5
 80007fc:	b2d2      	uxtb	r2, r2
 80007fe:	701a      	strb	r2, [r3, #0]
}
 8000800:	bf00      	nop
 8000802:	371c      	adds	r7, #28
 8000804:	46bd      	mov	sp, r7
 8000806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080a:	4770      	bx	lr

0800080c <DW3000pack_mask_cmd_4octet>:

void DW3000pack_mask_cmd_4octet(uint32_t reg, uint32_t andmask, uint32_t ormask, uint8_t* cmd) {
 800080c:	b480      	push	{r7}
 800080e:	b087      	sub	sp, #28
 8000810:	af00      	add	r7, sp, #0
 8000812:	60f8      	str	r0, [r7, #12]
 8000814:	60b9      	str	r1, [r7, #8]
 8000816:	607a      	str	r2, [r7, #4]
 8000818:	603b      	str	r3, [r7, #0]
  uint8_t base = reg >> 16;
 800081a:	68fb      	ldr	r3, [r7, #12]
 800081c:	0c1b      	lsrs	r3, r3, #16
 800081e:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 8000820:	68fb      	ldr	r3, [r7, #12]
 8000822:	75bb      	strb	r3, [r7, #22]

  uint16_t header = 0xC003;
 8000824:	f24c 0303 	movw	r3, #49155	@ 0xc003
 8000828:	82bb      	strh	r3, [r7, #20]

  header |= ((base & 0x1F) << 9);
 800082a:	7dfb      	ldrb	r3, [r7, #23]
 800082c:	b21b      	sxth	r3, r3
 800082e:	025b      	lsls	r3, r3, #9
 8000830:	b21b      	sxth	r3, r3
 8000832:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 8000836:	b21a      	sxth	r2, r3
 8000838:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800083c:	4313      	orrs	r3, r2
 800083e:	b21b      	sxth	r3, r3
 8000840:	82bb      	strh	r3, [r7, #20]
  header |= ((sub & 0x7F) << 2);
 8000842:	7dbb      	ldrb	r3, [r7, #22]
 8000844:	b21b      	sxth	r3, r3
 8000846:	009b      	lsls	r3, r3, #2
 8000848:	b21b      	sxth	r3, r3
 800084a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800084e:	b21a      	sxth	r2, r3
 8000850:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000854:	4313      	orrs	r3, r2
 8000856:	b21b      	sxth	r3, r3
 8000858:	82bb      	strh	r3, [r7, #20]

  cmd[0] = header >> 8;
 800085a:	8abb      	ldrh	r3, [r7, #20]
 800085c:	0a1b      	lsrs	r3, r3, #8
 800085e:	b29b      	uxth	r3, r3
 8000860:	b2da      	uxtb	r2, r3
 8000862:	683b      	ldr	r3, [r7, #0]
 8000864:	701a      	strb	r2, [r3, #0]
  cmd[1] = header & 0xFF;
 8000866:	683b      	ldr	r3, [r7, #0]
 8000868:	3301      	adds	r3, #1
 800086a:	8aba      	ldrh	r2, [r7, #20]
 800086c:	b2d2      	uxtb	r2, r2
 800086e:	701a      	strb	r2, [r3, #0]
  cmd[2] = andmask & 0xFF;
 8000870:	683b      	ldr	r3, [r7, #0]
 8000872:	3302      	adds	r3, #2
 8000874:	68ba      	ldr	r2, [r7, #8]
 8000876:	b2d2      	uxtb	r2, r2
 8000878:	701a      	strb	r2, [r3, #0]
  cmd[3] = andmask >> 8;
 800087a:	68bb      	ldr	r3, [r7, #8]
 800087c:	0a1a      	lsrs	r2, r3, #8
 800087e:	683b      	ldr	r3, [r7, #0]
 8000880:	3303      	adds	r3, #3
 8000882:	b2d2      	uxtb	r2, r2
 8000884:	701a      	strb	r2, [r3, #0]
  cmd[4] = andmask >> 16;
 8000886:	68bb      	ldr	r3, [r7, #8]
 8000888:	0c1a      	lsrs	r2, r3, #16
 800088a:	683b      	ldr	r3, [r7, #0]
 800088c:	3304      	adds	r3, #4
 800088e:	b2d2      	uxtb	r2, r2
 8000890:	701a      	strb	r2, [r3, #0]
  cmd[5] = andmask >> 24;
 8000892:	68bb      	ldr	r3, [r7, #8]
 8000894:	0e1a      	lsrs	r2, r3, #24
 8000896:	683b      	ldr	r3, [r7, #0]
 8000898:	3305      	adds	r3, #5
 800089a:	b2d2      	uxtb	r2, r2
 800089c:	701a      	strb	r2, [r3, #0]
  cmd[6] = ormask & 0xFF;
 800089e:	683b      	ldr	r3, [r7, #0]
 80008a0:	3306      	adds	r3, #6
 80008a2:	687a      	ldr	r2, [r7, #4]
 80008a4:	b2d2      	uxtb	r2, r2
 80008a6:	701a      	strb	r2, [r3, #0]
  cmd[7] = ormask >> 8;
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	0a1a      	lsrs	r2, r3, #8
 80008ac:	683b      	ldr	r3, [r7, #0]
 80008ae:	3307      	adds	r3, #7
 80008b0:	b2d2      	uxtb	r2, r2
 80008b2:	701a      	strb	r2, [r3, #0]
  cmd[8] = ormask >> 16;
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	0c1a      	lsrs	r2, r3, #16
 80008b8:	683b      	ldr	r3, [r7, #0]
 80008ba:	3308      	adds	r3, #8
 80008bc:	b2d2      	uxtb	r2, r2
 80008be:	701a      	strb	r2, [r3, #0]
  cmd[9] = ormask >> 24;
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	0e1a      	lsrs	r2, r3, #24
 80008c4:	683b      	ldr	r3, [r7, #0]
 80008c6:	3309      	adds	r3, #9
 80008c8:	b2d2      	uxtb	r2, r2
 80008ca:	701a      	strb	r2, [r3, #0]
}
 80008cc:	bf00      	nop
 80008ce:	371c      	adds	r7, #28
 80008d0:	46bd      	mov	sp, r7
 80008d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d6:	4770      	bx	lr

080008d8 <set_bits>:

void set_bits(uint32_t reg, uint32_t mask, uint8_t reg_width) {
 80008d8:	b580      	push	{r7, lr}
 80008da:	b08a      	sub	sp, #40	@ 0x28
 80008dc:	af00      	add	r7, sp, #0
 80008de:	60f8      	str	r0, [r7, #12]
 80008e0:	60b9      	str	r1, [r7, #8]
 80008e2:	4613      	mov	r3, r2
 80008e4:	71fb      	strb	r3, [r7, #7]
  // longest command is 10 bytes, so allocate 10 bytes
  uint8_t cmd[10] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
 80008e6:	f107 0314 	add.w	r3, r7, #20
 80008ea:	2200      	movs	r2, #0
 80008ec:	601a      	str	r2, [r3, #0]
 80008ee:	605a      	str	r2, [r3, #4]
 80008f0:	811a      	strh	r2, [r3, #8]
  uint32_t andmask = 0xFFFFFFFFUL;
 80008f2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80008f6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ormask  = mask;
 80008f8:	68bb      	ldr	r3, [r7, #8]
 80008fa:	623b      	str	r3, [r7, #32]

  if (reg_width == 1)      DW3000pack_mask_cmd_1octet(reg, andmask, ormask, cmd);
 80008fc:	79fb      	ldrb	r3, [r7, #7]
 80008fe:	2b01      	cmp	r3, #1
 8000900:	d109      	bne.n	8000916 <set_bits+0x3e>
 8000902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000904:	b2d9      	uxtb	r1, r3
 8000906:	6a3b      	ldr	r3, [r7, #32]
 8000908:	b2da      	uxtb	r2, r3
 800090a:	f107 0314 	add.w	r3, r7, #20
 800090e:	68f8      	ldr	r0, [r7, #12]
 8000910:	f7ff fee8 	bl	80006e4 <DW3000pack_mask_cmd_1octet>
 8000914:	e016      	b.n	8000944 <set_bits+0x6c>
  else if (reg_width == 2) DW3000pack_mask_cmd_2octet(reg, andmask, ormask, cmd);
 8000916:	79fb      	ldrb	r3, [r7, #7]
 8000918:	2b02      	cmp	r3, #2
 800091a:	d109      	bne.n	8000930 <set_bits+0x58>
 800091c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800091e:	b299      	uxth	r1, r3
 8000920:	6a3b      	ldr	r3, [r7, #32]
 8000922:	b29a      	uxth	r2, r3
 8000924:	f107 0314 	add.w	r3, r7, #20
 8000928:	68f8      	ldr	r0, [r7, #12]
 800092a:	f7ff ff1d 	bl	8000768 <DW3000pack_mask_cmd_2octet>
 800092e:	e009      	b.n	8000944 <set_bits+0x6c>
  else if (reg_width == 4) DW3000pack_mask_cmd_4octet(reg, andmask, ormask, cmd);
 8000930:	79fb      	ldrb	r3, [r7, #7]
 8000932:	2b04      	cmp	r3, #4
 8000934:	d106      	bne.n	8000944 <set_bits+0x6c>
 8000936:	f107 0314 	add.w	r3, r7, #20
 800093a:	6a3a      	ldr	r2, [r7, #32]
 800093c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800093e:	68f8      	ldr	r0, [r7, #12]
 8000940:	f7ff ff64 	bl	800080c <DW3000pack_mask_cmd_4octet>

  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 8000944:	2200      	movs	r2, #0
 8000946:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800094a:	4809      	ldr	r0, [pc, #36]	@ (8000970 <set_bits+0x98>)
 800094c:	f001 fb8a 	bl	8002064 <HAL_GPIO_WritePin>
  sendBytes(cmd, 10);
 8000950:	f107 0314 	add.w	r3, r7, #20
 8000954:	210a      	movs	r1, #10
 8000956:	4618      	mov	r0, r3
 8000958:	f7ff fe48 	bl	80005ec <sendBytes>
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 800095c:	2201      	movs	r2, #1
 800095e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000962:	4803      	ldr	r0, [pc, #12]	@ (8000970 <set_bits+0x98>)
 8000964:	f001 fb7e 	bl	8002064 <HAL_GPIO_WritePin>
}
 8000968:	bf00      	nop
 800096a:	3728      	adds	r7, #40	@ 0x28
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}
 8000970:	40020800 	.word	0x40020800

08000974 <set_SPI2lowspeed>:
/**
 * @brief Set the SPI speed to low speed (5 MHz)
 * 
 * @param hspi 
 */
void set_SPI2lowspeed(SPI_HandleTypeDef *hspi) {
 8000974:	b580      	push	{r7, lr}
 8000976:	b082      	sub	sp, #8
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
  // set SPI speed to 3 MHz
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	2218      	movs	r2, #24
 8000980:	61da      	str	r2, [r3, #28]

  if (HAL_SPI_Init(hspi) != HAL_OK) {
 8000982:	6878      	ldr	r0, [r7, #4]
 8000984:	f003 fe76 	bl	8004674 <HAL_SPI_Init>
 8000988:	4603      	mov	r3, r0
 800098a:	2b00      	cmp	r3, #0
 800098c:	d001      	beq.n	8000992 <set_SPI2lowspeed+0x1e>
    Error_Handler();
 800098e:	f000 fe55 	bl	800163c <Error_Handler>
  }
}
 8000992:	bf00      	nop
 8000994:	3708      	adds	r7, #8
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}

0800099a <set_SPI2highspeed>:
/**
 * @brief set the SPI speed to high speed (20 MHz)
 * 
 * @param hspi 
 */
void set_SPI2highspeed(SPI_HandleTypeDef *hspi) {
 800099a:	b580      	push	{r7, lr}
 800099c:	b082      	sub	sp, #8
 800099e:	af00      	add	r7, sp, #0
 80009a0:	6078      	str	r0, [r7, #4]
  // set SPI speed to 24 MHz
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	2200      	movs	r2, #0
 80009a6:	61da      	str	r2, [r3, #28]

  if (HAL_SPI_Init(hspi) != HAL_OK) {
 80009a8:	6878      	ldr	r0, [r7, #4]
 80009aa:	f003 fe63 	bl	8004674 <HAL_SPI_Init>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d001      	beq.n	80009b8 <set_SPI2highspeed+0x1e>
    Error_Handler();
 80009b4:	f000 fe42 	bl	800163c <Error_Handler>
  }
}
 80009b8:	bf00      	nop
 80009ba:	3708      	adds	r7, #8
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}

080009c0 <DW3000poweron>:

/**
 * @brief Enable on the DW3000 3.3V LDO
 * 
 */
void DW3000poweron(void) {
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(UWB_PWR_EN_GPIO_Port, UWB_PWR_EN_Pin, GPIO_PIN_SET);
 80009c4:	2201      	movs	r2, #1
 80009c6:	2102      	movs	r1, #2
 80009c8:	4802      	ldr	r0, [pc, #8]	@ (80009d4 <DW3000poweron+0x14>)
 80009ca:	f001 fb4b 	bl	8002064 <HAL_GPIO_WritePin>
}
 80009ce:	bf00      	nop
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	40020000 	.word	0x40020000

080009d8 <DW3000hardReset>:
 * Host microprocessor can use this pin to reset the device instead of calling dwt_softreset() function.
 * The pin should be driven low (for 10 ns) and then left in open-drain mode.
 * RSTn pin should never be driven high.
 * 
 */
void DW3000hardReset(void) {
 80009d8:	b580      	push	{r7, lr}
 80009da:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(UWB_RST_GPIO_Port, UWB_RST_Pin, GPIO_PIN_RESET);
 80009dc:	2200      	movs	r2, #0
 80009de:	2108      	movs	r1, #8
 80009e0:	4806      	ldr	r0, [pc, #24]	@ (80009fc <DW3000hardReset+0x24>)
 80009e2:	f001 fb3f 	bl	8002064 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 80009e6:	200a      	movs	r0, #10
 80009e8:	f001 f86a 	bl	8001ac0 <HAL_Delay>
  HAL_GPIO_WritePin(UWB_RST_GPIO_Port, UWB_RST_Pin, GPIO_PIN_SET);
 80009ec:	2201      	movs	r2, #1
 80009ee:	2108      	movs	r1, #8
 80009f0:	4802      	ldr	r0, [pc, #8]	@ (80009fc <DW3000hardReset+0x24>)
 80009f2:	f001 fb37 	bl	8002064 <HAL_GPIO_WritePin>
}
 80009f6:	bf00      	nop
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	40020000 	.word	0x40020000

08000a00 <DW3000writereg>:
 * 
 * @param reg register full address (base + sub)
 * @param data data to write
 * @param len length of data to write (1, 2, 4 bytes)
 */
void DW3000writereg(uint32_t reg, uint8_t* data, uint8_t len) {
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b086      	sub	sp, #24
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	60f8      	str	r0, [r7, #12]
 8000a08:	60b9      	str	r1, [r7, #8]
 8000a0a:	4613      	mov	r3, r2
 8000a0c:	71fb      	strb	r3, [r7, #7]
  uint8_t base = reg >> 16;
 8000a0e:	68fb      	ldr	r3, [r7, #12]
 8000a10:	0c1b      	lsrs	r3, r3, #16
 8000a12:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	75bb      	strb	r3, [r7, #22]

  uint16_t header = DW3000pack_full_address(base, sub, 1);
 8000a18:	7db9      	ldrb	r1, [r7, #22]
 8000a1a:	7dfb      	ldrb	r3, [r7, #23]
 8000a1c:	2201      	movs	r2, #1
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f7ff fe2c 	bl	800067c <DW3000pack_full_address>
 8000a24:	4603      	mov	r3, r0
 8000a26:	82bb      	strh	r3, [r7, #20]

  // uint8_t* regBytes = data;
  uint8_t headerBytes[2];
  headerBytes[0] = (header >> 8) & 0xFF;
 8000a28:	8abb      	ldrh	r3, [r7, #20]
 8000a2a:	0a1b      	lsrs	r3, r3, #8
 8000a2c:	b29b      	uxth	r3, r3
 8000a2e:	b2db      	uxtb	r3, r3
 8000a30:	743b      	strb	r3, [r7, #16]
  headerBytes[1] = header & 0xFF;
 8000a32:	8abb      	ldrh	r3, [r7, #20]
 8000a34:	b2db      	uxtb	r3, r3
 8000a36:	747b      	strb	r3, [r7, #17]

  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 8000a38:	2200      	movs	r2, #0
 8000a3a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000a3e:	480c      	ldr	r0, [pc, #48]	@ (8000a70 <DW3000writereg+0x70>)
 8000a40:	f001 fb10 	bl	8002064 <HAL_GPIO_WritePin>
  sendBytes(headerBytes, 2);
 8000a44:	f107 0310 	add.w	r3, r7, #16
 8000a48:	2102      	movs	r1, #2
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	f7ff fdce 	bl	80005ec <sendBytes>
  sendBytes(data, len);
 8000a50:	79fb      	ldrb	r3, [r7, #7]
 8000a52:	b29b      	uxth	r3, r3
 8000a54:	4619      	mov	r1, r3
 8000a56:	68b8      	ldr	r0, [r7, #8]
 8000a58:	f7ff fdc8 	bl	80005ec <sendBytes>
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 8000a5c:	2201      	movs	r2, #1
 8000a5e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000a62:	4803      	ldr	r0, [pc, #12]	@ (8000a70 <DW3000writereg+0x70>)
 8000a64:	f001 fafe 	bl	8002064 <HAL_GPIO_WritePin>
}
 8000a68:	bf00      	nop
 8000a6a:	3718      	adds	r7, #24
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	40020800 	.word	0x40020800

08000a74 <DW3000readreg>:
 * 
 * @param reg register full address (base + sub)
 * @param len length of data to read (1, 2, 4 bytes)
 * @return uint32_t data read from the register
 */
uint32_t DW3000readreg(uint32_t reg, uint8_t len) {
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b086      	sub	sp, #24
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
 8000a7c:	460b      	mov	r3, r1
 8000a7e:	70fb      	strb	r3, [r7, #3]
  uint8_t base = reg >> 16;
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	0c1b      	lsrs	r3, r3, #16
 8000a84:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	75bb      	strb	r3, [r7, #22]

  uint16_t header = DW3000pack_full_address(base, sub, 0);
 8000a8a:	7db9      	ldrb	r1, [r7, #22]
 8000a8c:	7dfb      	ldrb	r3, [r7, #23]
 8000a8e:	2200      	movs	r2, #0
 8000a90:	4618      	mov	r0, r3
 8000a92:	f7ff fdf3 	bl	800067c <DW3000pack_full_address>
 8000a96:	4603      	mov	r3, r0
 8000a98:	82bb      	strh	r3, [r7, #20]

  uint8_t regBytes[4] = {0, 0, 0, 0};
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	60fb      	str	r3, [r7, #12]
  uint8_t headerBytes[2];
  headerBytes[0] = (header >> 8) & 0xFF;
 8000a9e:	8abb      	ldrh	r3, [r7, #20]
 8000aa0:	0a1b      	lsrs	r3, r3, #8
 8000aa2:	b29b      	uxth	r3, r3
 8000aa4:	b2db      	uxtb	r3, r3
 8000aa6:	723b      	strb	r3, [r7, #8]
  headerBytes[1] = header & 0xFF;
 8000aa8:	8abb      	ldrh	r3, [r7, #20]
 8000aaa:	b2db      	uxtb	r3, r3
 8000aac:	727b      	strb	r3, [r7, #9]

  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 8000aae:	2200      	movs	r2, #0
 8000ab0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ab4:	4813      	ldr	r0, [pc, #76]	@ (8000b04 <DW3000readreg+0x90>)
 8000ab6:	f001 fad5 	bl	8002064 <HAL_GPIO_WritePin>
  sendBytes(headerBytes, 2);
 8000aba:	f107 0308 	add.w	r3, r7, #8
 8000abe:	2102      	movs	r1, #2
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	f7ff fd93 	bl	80005ec <sendBytes>
  readBytes(regBytes, len);
 8000ac6:	78fb      	ldrb	r3, [r7, #3]
 8000ac8:	b29a      	uxth	r2, r3
 8000aca:	f107 030c 	add.w	r3, r7, #12
 8000ace:	4611      	mov	r1, r2
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	f7ff fda3 	bl	800061c <readBytes>
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 8000ad6:	2201      	movs	r2, #1
 8000ad8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000adc:	4809      	ldr	r0, [pc, #36]	@ (8000b04 <DW3000readreg+0x90>)
 8000ade:	f001 fac1 	bl	8002064 <HAL_GPIO_WritePin>

  // Combine the 4 bytes into a single 32-bit integer
  uint32_t regValue =
  ((uint32_t)regBytes[3] << 24) |
 8000ae2:	7bfb      	ldrb	r3, [r7, #15]
 8000ae4:	061a      	lsls	r2, r3, #24
  ((uint32_t)regBytes[2] << 16) |
 8000ae6:	7bbb      	ldrb	r3, [r7, #14]
 8000ae8:	041b      	lsls	r3, r3, #16
  ((uint32_t)regBytes[3] << 24) |
 8000aea:	431a      	orrs	r2, r3
  ((uint32_t)regBytes[1] << 8)  |
 8000aec:	7b7b      	ldrb	r3, [r7, #13]
 8000aee:	021b      	lsls	r3, r3, #8
  ((uint32_t)regBytes[2] << 16) |
 8000af0:	4313      	orrs	r3, r2
  ((uint32_t)regBytes[0]);
 8000af2:	7b3a      	ldrb	r2, [r7, #12]
  uint32_t regValue =
 8000af4:	4313      	orrs	r3, r2
 8000af6:	613b      	str	r3, [r7, #16]

  return regValue;
 8000af8:	693b      	ldr	r3, [r7, #16]
}
 8000afa:	4618      	mov	r0, r3
 8000afc:	3718      	adds	r7, #24
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	40020800 	.word	0x40020800

08000b08 <DW3000enter_IDLE_PLL>:

/**
 * @brief set the AINIT2IDLE bit in the SEQ_CTRL register to automatically enter the IDLE_PLL state
 * 
 */
void DW3000enter_IDLE_PLL(void) {
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	af00      	add	r7, sp, #0
  set_bits(SEQ_CTRL_ID, SEQ_CTRL_AINIT2IDLE_BIT_MASK, 4); // set the AINIT2IDLE bit
 8000b0c:	2204      	movs	r2, #4
 8000b0e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b12:	4804      	ldr	r0, [pc, #16]	@ (8000b24 <DW3000enter_IDLE_PLL+0x1c>)
 8000b14:	f7ff fee0 	bl	80008d8 <set_bits>
  Delay_us(10);
 8000b18:	200a      	movs	r0, #10
 8000b1a:	f000 fa6a 	bl	8000ff2 <Delay_us>
}
 8000b1e:	bf00      	nop
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	00110008 	.word	0x00110008

08000b28 <DW3000check_IDLE_RC>:
/**
 * @brief FZ stole from DecaWave API, check if the DW3000 is in the IDLE_RC state
 * 
 * @return uint8_t 
 */
uint8_t DW3000check_IDLE_RC(void) {
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0
  uint32_t reg = DW3000readreg(SYS_STATUS_ID, 4);
 8000b2e:	2104      	movs	r1, #4
 8000b30:	2044      	movs	r0, #68	@ 0x44
 8000b32:	f7ff ff9f 	bl	8000a74 <DW3000readreg>
 8000b36:	6078      	str	r0, [r7, #4]
  return ((reg & (SYS_STATUS_RCINIT_BIT_MASK)) == (SYS_STATUS_RCINIT_BIT_MASK)) ? 1U : 0U;
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	0e1b      	lsrs	r3, r3, #24
 8000b3c:	b2db      	uxtb	r3, r3
 8000b3e:	f003 0301 	and.w	r3, r3, #1
 8000b42:	b2db      	uxtb	r3, r3
}
 8000b44:	4618      	mov	r0, r3
 8000b46:	3708      	adds	r7, #8
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bd80      	pop	{r7, pc}

08000b4c <DW3000check_IDLE_PLL>:
/**
 * @brief check if the DW3000 PLL locked, which shows the DW3000 is in the IDLE_PLL state
 * 
 * @return uint8_t 
 */
uint8_t DW3000check_IDLE_PLL(void) {
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b082      	sub	sp, #8
 8000b50:	af00      	add	r7, sp, #0
  uint32_t reg = DW3000readreg(SYS_STATUS_ID, 4);
 8000b52:	2104      	movs	r1, #4
 8000b54:	2044      	movs	r0, #68	@ 0x44
 8000b56:	f7ff ff8d 	bl	8000a74 <DW3000readreg>
 8000b5a:	6078      	str	r0, [r7, #4]
  return ((reg & (SYS_STATUS_CP_LOCK_BIT_MASK)) == (SYS_STATUS_CP_LOCK_BIT_MASK)) ? 1U : 0U;
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	085b      	lsrs	r3, r3, #1
 8000b60:	b2db      	uxtb	r3, r3
 8000b62:	f003 0301 	and.w	r3, r3, #1
 8000b66:	b2db      	uxtb	r3, r3
}
 8000b68:	4618      	mov	r0, r3
 8000b6a:	3708      	adds	r7, #8
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd80      	pop	{r7, pc}

08000b70 <DW3000check_IDLE>:
/**
 * @brief check if the DW3000 is in the IDLE_PLL state
 * 
 * @return uint8_t 
 */
uint8_t DW3000check_IDLE(void) {
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b082      	sub	sp, #8
 8000b74:	af00      	add	r7, sp, #0
  uint32_t reg = DW3000readreg(SYS_STATE_LO_ID, 4);
 8000b76:	2104      	movs	r1, #4
 8000b78:	4808      	ldr	r0, [pc, #32]	@ (8000b9c <DW3000check_IDLE+0x2c>)
 8000b7a:	f7ff ff7b 	bl	8000a74 <DW3000readreg>
 8000b7e:	6078      	str	r0, [r7, #4]
  return (reg >> 16 & DW_SYS_STATE_IDLE) == DW_SYS_STATE_IDLE ? 1 : 0;
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	0c1b      	lsrs	r3, r3, #16
 8000b84:	f003 0303 	and.w	r3, r3, #3
 8000b88:	2b03      	cmp	r3, #3
 8000b8a:	bf0c      	ite	eq
 8000b8c:	2301      	moveq	r3, #1
 8000b8e:	2300      	movne	r3, #0
 8000b90:	b2db      	uxtb	r3, r3
}
 8000b92:	4618      	mov	r0, r3
 8000b94:	3708      	adds	r7, #8
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	000f0030 	.word	0x000f0030

08000ba0 <DW3000_writefastCMD_FZ>:
/**
 * @brief write a fast command to the DW3000
 * 
 * @param cmd 
 */
void DW3000_writefastCMD_FZ(uint8_t cmd) {
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b084      	sub	sp, #16
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	71fb      	strb	r3, [r7, #7]
  uint8_t cmd2send = DW3000pack_fast_command(cmd);
 8000baa:	79fb      	ldrb	r3, [r7, #7]
 8000bac:	4618      	mov	r0, r3
 8000bae:	f7ff fd4b 	bl	8000648 <DW3000pack_fast_command>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	73fb      	strb	r3, [r7, #15]

  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000bbc:	4809      	ldr	r0, [pc, #36]	@ (8000be4 <DW3000_writefastCMD_FZ+0x44>)
 8000bbe:	f001 fa51 	bl	8002064 <HAL_GPIO_WritePin>
  sendBytes(&cmd2send, 1);
 8000bc2:	f107 030f 	add.w	r3, r7, #15
 8000bc6:	2101      	movs	r1, #1
 8000bc8:	4618      	mov	r0, r3
 8000bca:	f7ff fd0f 	bl	80005ec <sendBytes>
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 8000bce:	2201      	movs	r2, #1
 8000bd0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000bd4:	4803      	ldr	r0, [pc, #12]	@ (8000be4 <DW3000_writefastCMD_FZ+0x44>)
 8000bd6:	f001 fa45 	bl	8002064 <HAL_GPIO_WritePin>
}
 8000bda:	bf00      	nop
 8000bdc:	3710      	adds	r7, #16
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	40020800 	.word	0x40020800

08000be8 <DW3000_clear_IRQ>:

// clear the IRQ flags
void DW3000_clear_IRQ(void) {
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b082      	sub	sp, #8
 8000bec:	af00      	add	r7, sp, #0
  uint32_t irqFlags = DW3000readreg(SYS_STATUS_ID, 4);
 8000bee:	2104      	movs	r1, #4
 8000bf0:	2044      	movs	r0, #68	@ 0x44
 8000bf2:	f7ff ff3f 	bl	8000a74 <DW3000readreg>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	607b      	str	r3, [r7, #4]
    // FZ: Clear the interrupt flags
  DW3000writereg(SYS_STATUS_ID, (uint8_t*)&irqFlags, 4);
 8000bfa:	1d3b      	adds	r3, r7, #4
 8000bfc:	2204      	movs	r2, #4
 8000bfe:	4619      	mov	r1, r3
 8000c00:	2044      	movs	r0, #68	@ 0x44
 8000c02:	f7ff fefd 	bl	8000a00 <DW3000writereg>
  DW3000_IRQ_flag = false;
 8000c06:	4b03      	ldr	r3, [pc, #12]	@ (8000c14 <DW3000_clear_IRQ+0x2c>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	701a      	strb	r2, [r3, #0]
}
 8000c0c:	bf00      	nop
 8000c0e:	3708      	adds	r7, #8
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bd80      	pop	{r7, pc}
 8000c14:	200001a4 	.word	0x200001a4

08000c18 <DW3000config_CH>:

void DW3000_clear_all_events(void) {
  DW3000_writefastCMD_FZ(CMD_CLR_IRQS);
}

void DW3000config_CH(uint16_t RX_PCODE, uint16_t TX_PCODE, uint8_t SFD_TYP, channel CH) {
 8000c18:	b590      	push	{r4, r7, lr}
 8000c1a:	b085      	sub	sp, #20
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	4604      	mov	r4, r0
 8000c20:	4608      	mov	r0, r1
 8000c22:	4611      	mov	r1, r2
 8000c24:	461a      	mov	r2, r3
 8000c26:	4623      	mov	r3, r4
 8000c28:	80fb      	strh	r3, [r7, #6]
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	80bb      	strh	r3, [r7, #4]
 8000c2e:	460b      	mov	r3, r1
 8000c30:	70fb      	strb	r3, [r7, #3]
 8000c32:	4613      	mov	r3, r2
 8000c34:	70bb      	strb	r3, [r7, #2]
  uint32_t chan_ctrl = 0;
 8000c36:	2300      	movs	r3, #0
 8000c38:	60fb      	str	r3, [r7, #12]

  chan_ctrl |= ((RX_PCODE << CHAN_CTRL_RX_PCODE_BIT_OFFSET) & CHAN_CTRL_RX_PCODE_BIT_MASK) |
 8000c3a:	88fb      	ldrh	r3, [r7, #6]
 8000c3c:	021b      	lsls	r3, r3, #8
 8000c3e:	f403 52f8 	and.w	r2, r3, #7936	@ 0x1f00
               ((TX_PCODE << CHAN_CTRL_TX_PCODE_BIT_OFFSET) & CHAN_CTRL_TX_PCODE_BIT_MASK) |
 8000c42:	88bb      	ldrh	r3, [r7, #4]
 8000c44:	00db      	lsls	r3, r3, #3
 8000c46:	b2db      	uxtb	r3, r3
  chan_ctrl |= ((RX_PCODE << CHAN_CTRL_RX_PCODE_BIT_OFFSET) & CHAN_CTRL_RX_PCODE_BIT_MASK) |
 8000c48:	431a      	orrs	r2, r3
               ((SFD_TYP  << CHAN_CTRL_SFD_TYPE_BIT_OFFSET) & CHAN_CTRL_SFD_TYPE_BIT_MASK) |
 8000c4a:	78fb      	ldrb	r3, [r7, #3]
 8000c4c:	005b      	lsls	r3, r3, #1
 8000c4e:	f003 0306 	and.w	r3, r3, #6
               ((TX_PCODE << CHAN_CTRL_TX_PCODE_BIT_OFFSET) & CHAN_CTRL_TX_PCODE_BIT_MASK) |
 8000c52:	431a      	orrs	r2, r3
               ((CH       << CHAN_CTRL_RF_CHAN_BIT_OFFSET) & CHAN_CTRL_RF_CHAN_BIT_MASK);
 8000c54:	78bb      	ldrb	r3, [r7, #2]
 8000c56:	f003 0301 	and.w	r3, r3, #1
               ((SFD_TYP  << CHAN_CTRL_SFD_TYPE_BIT_OFFSET) & CHAN_CTRL_SFD_TYPE_BIT_MASK) |
 8000c5a:	431a      	orrs	r2, r3
  chan_ctrl |= ((RX_PCODE << CHAN_CTRL_RX_PCODE_BIT_OFFSET) & CHAN_CTRL_RX_PCODE_BIT_MASK) |
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	4313      	orrs	r3, r2
 8000c60:	60fb      	str	r3, [r7, #12]

  // FZ: write the channel control register
  DW3000writereg(CHAN_CTRL_ID, (uint8_t*)&chan_ctrl, 4);
 8000c62:	f107 030c 	add.w	r3, r7, #12
 8000c66:	2204      	movs	r2, #4
 8000c68:	4619      	mov	r1, r3
 8000c6a:	4803      	ldr	r0, [pc, #12]	@ (8000c78 <DW3000config_CH+0x60>)
 8000c6c:	f7ff fec8 	bl	8000a00 <DW3000writereg>
}
 8000c70:	bf00      	nop
 8000c72:	3714      	adds	r7, #20
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd90      	pop	{r4, r7, pc}
 8000c78:	00010014 	.word	0x00010014

08000c7c <DW3000_irq_for_tx_done>:

void DW3000_irq_for_tx_done(void) {
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b082      	sub	sp, #8
 8000c80:	af00      	add	r7, sp, #0
  uint32_t sys_enable = DW3000readreg(SYS_ENABLE_LO_ID, 4);
 8000c82:	2104      	movs	r1, #4
 8000c84:	203c      	movs	r0, #60	@ 0x3c
 8000c86:	f7ff fef5 	bl	8000a74 <DW3000readreg>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	607b      	str	r3, [r7, #4]
  sys_enable |= (1 << SYS_ENABLE_LO_TXFRS_ENABLE_BIT_OFFSET); // Enable TX done interrupt
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c94:	607b      	str	r3, [r7, #4]
  DW3000writereg(SYS_ENABLE_LO_ID, (uint8_t*)&sys_enable, SYS_ENABLE_LO_LEN);
 8000c96:	1d3b      	adds	r3, r7, #4
 8000c98:	2204      	movs	r2, #4
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	203c      	movs	r0, #60	@ 0x3c
 8000c9e:	f7ff feaf 	bl	8000a00 <DW3000writereg>
}
 8000ca2:	bf00      	nop
 8000ca4:	3708      	adds	r7, #8
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}

08000caa <DW3000_irq_for_rx_done>:

void DW3000_irq_for_rx_done(void) {
 8000caa:	b580      	push	{r7, lr}
 8000cac:	b082      	sub	sp, #8
 8000cae:	af00      	add	r7, sp, #0
  // uint32_t sys_enable = DW3000readreg(SYS_ENABLE_LO_ID, 4);
  // sys_enable |= ((1 << SYS_ENABLE_LO_RXFR_ENABLE_BIT_OFFSET)  |
  //                (1 << SYS_ENABLE_LO_RXPHD_ENABLE_BIT_OFFSET)); // Enable RX done interrupt
  uint32_t sys_enable = SYS_ENABLE_LO_MASK;
 8000cb0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000cb4:	607b      	str	r3, [r7, #4]
  DW3000writereg(SYS_ENABLE_LO_ID, (uint8_t*)&sys_enable, SYS_ENABLE_LO_LEN);
 8000cb6:	1d3b      	adds	r3, r7, #4
 8000cb8:	2204      	movs	r2, #4
 8000cba:	4619      	mov	r1, r3
 8000cbc:	203c      	movs	r0, #60	@ 0x3c
 8000cbe:	f7ff fe9f 	bl	8000a00 <DW3000writereg>
}
 8000cc2:	bf00      	nop
 8000cc4:	3708      	adds	r7, #8
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
	...

08000ccc <DW3000_set_max_sfd_timeout>:

void DW3000_disable_RX_timeout(void) {
  ;
}

void DW3000_set_max_sfd_timeout(void) {
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b082      	sub	sp, #8
 8000cd0:	af00      	add	r7, sp, #0
  // FZ: Set the maximum SFD timeout
  uint16_t sfd_timeout = RX_SFD_TOC_MASK;
 8000cd2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000cd6:	80fb      	strh	r3, [r7, #6]
  DW3000writereg(RX_SFD_TOC_ID, (uint8_t*)&sfd_timeout, 2);
 8000cd8:	1dbb      	adds	r3, r7, #6
 8000cda:	2202      	movs	r2, #2
 8000cdc:	4619      	mov	r1, r3
 8000cde:	4803      	ldr	r0, [pc, #12]	@ (8000cec <DW3000_set_max_sfd_timeout+0x20>)
 8000ce0:	f7ff fe8e 	bl	8000a00 <DW3000writereg>
}
 8000ce4:	bf00      	nop
 8000ce6:	3708      	adds	r7, #8
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	00060002 	.word	0x00060002

08000cf0 <DW3000_debug_reg>:

void DW3000_debug_reg(uint32_t reg, uint8_t len) {
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b084      	sub	sp, #16
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
 8000cf8:	460b      	mov	r3, r1
 8000cfa:	70fb      	strb	r3, [r7, #3]
  uint32_t reg_value = DW3000readreg(reg, len);
 8000cfc:	78fb      	ldrb	r3, [r7, #3]
 8000cfe:	4619      	mov	r1, r3
 8000d00:	6878      	ldr	r0, [r7, #4]
 8000d02:	f7ff feb7 	bl	8000a74 <DW3000readreg>
 8000d06:	60f8      	str	r0, [r7, #12]
  printf("DW3000 Register 0x%08lX: 0x%08lX\r\n", reg, reg_value);
 8000d08:	68fa      	ldr	r2, [r7, #12]
 8000d0a:	6879      	ldr	r1, [r7, #4]
 8000d0c:	4803      	ldr	r0, [pc, #12]	@ (8000d1c <DW3000_debug_reg+0x2c>)
 8000d0e:	f008 ffb9 	bl	8009c84 <iprintf>
}
 8000d12:	bf00      	nop
 8000d14:	3710      	adds	r7, #16
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	0800a8d4 	.word	0x0800a8d4

08000d20 <DW3000_cfg_FZ>:
 * - Always change RF_TX_CTRL_1 to 0x0E
 * - Always change RF_TX_CTRL_2 to 0x1C071134 (ch5) or 0x1C010034 (ch9)
 * - Always change PLL_CFG to 0x1F3C (ch5) or 0x0F3C (ch9)
 * - Always change PLL_CFG_LD in PLL_CAL to 0x8 (documented as 0x81 but that's the whole register)
 */
void DW3000_cfg_FZ(void) {
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b08a      	sub	sp, #40	@ 0x28
 8000d24:	af00      	add	r7, sp, #0
  // Always change THR_64 in DGC_CFG to 0x32
  uint32_t dgc_cfg = DW3000readreg(DGC_CFG_ID, 4);
 8000d26:	2104      	movs	r1, #4
 8000d28:	4845      	ldr	r0, [pc, #276]	@ (8000e40 <DW3000_cfg_FZ+0x120>)
 8000d2a:	f7ff fea3 	bl	8000a74 <DW3000readreg>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	61fb      	str	r3, [r7, #28]
  dgc_cfg |= (1 << DGC_CFG_RX_TUNE_EN_BIT_OFFSET) |
 8000d32:	69fa      	ldr	r2, [r7, #28]
 8000d34:	f246 4301 	movw	r3, #25601	@ 0x6401
 8000d38:	4313      	orrs	r3, r2
 8000d3a:	61fb      	str	r3, [r7, #28]
             (0x32 << DGC_CFG_THR_64_BIT_OFFSET); // Enable RX tuning
  DW3000writereg(DGC_CFG_ID, (uint8_t*)&dgc_cfg, 4);
 8000d3c:	f107 031c 	add.w	r3, r7, #28
 8000d40:	2204      	movs	r2, #4
 8000d42:	4619      	mov	r1, r3
 8000d44:	483e      	ldr	r0, [pc, #248]	@ (8000e40 <DW3000_cfg_FZ+0x120>)
 8000d46:	f7ff fe5b 	bl	8000a00 <DW3000writereg>

  // Always clear DT0B4 in DTUNE0
  uint32_t dtune0 = DW3000readreg(DTUNE0_ID, 4);
 8000d4a:	2104      	movs	r1, #4
 8000d4c:	f44f 20c0 	mov.w	r0, #393216	@ 0x60000
 8000d50:	f7ff fe90 	bl	8000a74 <DW3000readreg>
 8000d54:	4603      	mov	r3, r0
 8000d56:	61bb      	str	r3, [r7, #24]
  dtune0 &= ~DTUNE0_DT0B4_BIT_MASK; // Clear the DT0B4 bit
 8000d58:	69bb      	ldr	r3, [r7, #24]
 8000d5a:	f023 0310 	bic.w	r3, r3, #16
 8000d5e:	61bb      	str	r3, [r7, #24]
  DW3000writereg(DTUNE0_ID, (uint8_t*)&dtune0, 4);
 8000d60:	f107 0318 	add.w	r3, r7, #24
 8000d64:	2204      	movs	r2, #4
 8000d66:	4619      	mov	r1, r3
 8000d68:	f44f 20c0 	mov.w	r0, #393216	@ 0x60000
 8000d6c:	f7ff fe48 	bl	8000a00 <DW3000writereg>

  // Always change COMP_DLY in RX_CAL to 0x2
  uint32_t rx_cal = DW3000readreg(RX_CAL_CFG_ID, 4);
 8000d70:	2104      	movs	r1, #4
 8000d72:	4834      	ldr	r0, [pc, #208]	@ (8000e44 <DW3000_cfg_FZ+0x124>)
 8000d74:	f7ff fe7e 	bl	8000a74 <DW3000readreg>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	617b      	str	r3, [r7, #20]
  rx_cal &= ~RX_CAL_CFG_COMP_DLY_BIT_MASK; // Clear the COMP_DLY
 8000d7c:	697b      	ldr	r3, [r7, #20]
 8000d7e:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 8000d82:	617b      	str	r3, [r7, #20]
  rx_cal |= (0x2 << RX_CAL_CFG_COMP_DLY_BIT_OFFSET); // Set COMP_DLY to 0x2
 8000d84:	697b      	ldr	r3, [r7, #20]
 8000d86:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d8a:	617b      	str	r3, [r7, #20]
  DW3000writereg(RX_CAL_CFG_ID, (uint8_t*)&rx_cal, 4);
 8000d8c:	f107 0314 	add.w	r3, r7, #20
 8000d90:	2204      	movs	r2, #4
 8000d92:	4619      	mov	r1, r3
 8000d94:	482b      	ldr	r0, [pc, #172]	@ (8000e44 <DW3000_cfg_FZ+0x124>)
 8000d96:	f7ff fe33 	bl	8000a00 <DW3000writereg>

  // Always change LDO_RLOAD to 0x14
  uint8_t ldo_cfg = 0x14; // LDO_RLOAD value
 8000d9a:	2314      	movs	r3, #20
 8000d9c:	74fb      	strb	r3, [r7, #19]
  DW3000writereg(LDO_RLOAD_ID, &ldo_cfg, 1);
 8000d9e:	f107 0313 	add.w	r3, r7, #19
 8000da2:	2201      	movs	r2, #1
 8000da4:	4619      	mov	r1, r3
 8000da6:	4828      	ldr	r0, [pc, #160]	@ (8000e48 <DW3000_cfg_FZ+0x128>)
 8000da8:	f7ff fe2a 	bl	8000a00 <DW3000writereg>

  // Always change RF_TX_CTRL_1 to 0x0E
  uint8_t rf_tx_ctrl_1 = 0x0E;
 8000dac:	230e      	movs	r3, #14
 8000dae:	74bb      	strb	r3, [r7, #18]
  DW3000writereg(RF_TX_CTRL_1_ID, &rf_tx_ctrl_1, 1);
 8000db0:	f107 0312 	add.w	r3, r7, #18
 8000db4:	2201      	movs	r2, #1
 8000db6:	4619      	mov	r1, r3
 8000db8:	4824      	ldr	r0, [pc, #144]	@ (8000e4c <DW3000_cfg_FZ+0x12c>)
 8000dba:	f7ff fe21 	bl	8000a00 <DW3000writereg>

  // Always change RF_TX_CTRL_2 to 0x1C071134 (ch5) or 0x1C010034 (ch9)
  uint32_t channel_ctrl = DW3000readreg(CHAN_CTRL_ID, 4);
 8000dbe:	2104      	movs	r1, #4
 8000dc0:	4823      	ldr	r0, [pc, #140]	@ (8000e50 <DW3000_cfg_FZ+0x130>)
 8000dc2:	f7ff fe57 	bl	8000a74 <DW3000readreg>
 8000dc6:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t channel_sel  = channel_ctrl & CHAN_CTRL_RF_CHAN_BIT_MASK; // Get the current channel
 8000dc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dca:	f003 0301 	and.w	r3, r3, #1
 8000dce:	623b      	str	r3, [r7, #32]
  uint32_t rf_tx_ctrl_2 = (channel_sel == 0) ? 0x1C071134 : 0x1C010034; // Set RF_TX_CTRL_2 based on channel
 8000dd0:	6a3b      	ldr	r3, [r7, #32]
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d101      	bne.n	8000dda <DW3000_cfg_FZ+0xba>
 8000dd6:	4b1f      	ldr	r3, [pc, #124]	@ (8000e54 <DW3000_cfg_FZ+0x134>)
 8000dd8:	e000      	b.n	8000ddc <DW3000_cfg_FZ+0xbc>
 8000dda:	4b1f      	ldr	r3, [pc, #124]	@ (8000e58 <DW3000_cfg_FZ+0x138>)
 8000ddc:	60fb      	str	r3, [r7, #12]
  DW3000writereg(TX_CTRL_HI_ID, (uint8_t*)&rf_tx_ctrl_2, 4);
 8000dde:	f107 030c 	add.w	r3, r7, #12
 8000de2:	2204      	movs	r2, #4
 8000de4:	4619      	mov	r1, r3
 8000de6:	481d      	ldr	r0, [pc, #116]	@ (8000e5c <DW3000_cfg_FZ+0x13c>)
 8000de8:	f7ff fe0a 	bl	8000a00 <DW3000writereg>

  // Always change PLL_CFG to 0x1F3C (ch5) or 0x0F3C (ch9)
  uint16_t pll_cfg = (channel_sel == 0) ? 0x1F3C : 0x0F3C; // Set PLL_CFG based on channel
 8000dec:	6a3b      	ldr	r3, [r7, #32]
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d102      	bne.n	8000df8 <DW3000_cfg_FZ+0xd8>
 8000df2:	f641 733c 	movw	r3, #7996	@ 0x1f3c
 8000df6:	e001      	b.n	8000dfc <DW3000_cfg_FZ+0xdc>
 8000df8:	f640 733c 	movw	r3, #3900	@ 0xf3c
 8000dfc:	817b      	strh	r3, [r7, #10]
  DW3000writereg(PLL_CFG_ID, (uint8_t*)&pll_cfg, 2);
 8000dfe:	f107 030a 	add.w	r3, r7, #10
 8000e02:	2202      	movs	r2, #2
 8000e04:	4619      	mov	r1, r3
 8000e06:	f44f 2010 	mov.w	r0, #589824	@ 0x90000
 8000e0a:	f7ff fdf9 	bl	8000a00 <DW3000writereg>

  // Always change PLL_CFG_LD in PLL_CAL to 0x8
  uint32_t pll_cal = DW3000readreg(PLL_CAL_ID, 4);
 8000e0e:	2104      	movs	r1, #4
 8000e10:	4813      	ldr	r0, [pc, #76]	@ (8000e60 <DW3000_cfg_FZ+0x140>)
 8000e12:	f7ff fe2f 	bl	8000a74 <DW3000readreg>
 8000e16:	4603      	mov	r3, r0
 8000e18:	607b      	str	r3, [r7, #4]
  pll_cal &= ~PLL_CAL_PLL_PLL_CFG_LD_MASK; // Clear the PLL_CFG_LD bits
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000e20:	607b      	str	r3, [r7, #4]
  pll_cal |= (0x8 << PLL_CAL_PLL_PLL_CFG_LD_OFFSET); // Set PLL_CFG_LD to 0x8
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e28:	607b      	str	r3, [r7, #4]
  DW3000writereg(PLL_CAL_ID, (uint8_t*)&pll_cal, 4);
 8000e2a:	1d3b      	adds	r3, r7, #4
 8000e2c:	2204      	movs	r2, #4
 8000e2e:	4619      	mov	r1, r3
 8000e30:	480b      	ldr	r0, [pc, #44]	@ (8000e60 <DW3000_cfg_FZ+0x140>)
 8000e32:	f7ff fde5 	bl	8000a00 <DW3000writereg>
}
 8000e36:	bf00      	nop
 8000e38:	3728      	adds	r7, #40	@ 0x28
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	00030018 	.word	0x00030018
 8000e44:	0004000c 	.word	0x0004000c
 8000e48:	00070051 	.word	0x00070051
 8000e4c:	0007001a 	.word	0x0007001a
 8000e50:	00010014 	.word	0x00010014
 8000e54:	1c071134 	.word	0x1c071134
 8000e58:	1c010034 	.word	0x1c010034
 8000e5c:	0007001c 	.word	0x0007001c
 8000e60:	00090008 	.word	0x00090008

08000e64 <DW3000_pgf_cal>:
 * - Before reading RX_CAL_RESI/RESQ, bit 16 in RX_CAL_CFG (the low bit of COMP_DLY) must be set
 * - (After calibration, the previous value of LDO_CTRL should be restored to save power.)
 * - Without these steps, calibration will fail (missing LDOs) and the failure won't be noticed
 *   (result values not being read properly), but the radio will perform very badly.
 */
void DW3000_pgf_cal(void) {
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b084      	sub	sp, #16
 8000e68:	af00      	add	r7, sp, #0
  // pre calibration steps
  uint32_t ldo_ctrl = DW3000readreg(LDO_CTRL_ID, 4);
 8000e6a:	2104      	movs	r1, #4
 8000e6c:	482f      	ldr	r0, [pc, #188]	@ (8000f2c <DW3000_pgf_cal+0xc8>)
 8000e6e:	f7ff fe01 	bl	8000a74 <DW3000readreg>
 8000e72:	4603      	mov	r3, r0
 8000e74:	60fb      	str	r3, [r7, #12]
  uint32_t ldo_ctrl_restore = ldo_ctrl; // Save the original LDO_CTRL value
 8000e76:	68fb      	ldr	r3, [r7, #12]
 8000e78:	60bb      	str	r3, [r7, #8]

  // Set VDDMS1, VDDMS3, and VDDIF2 bits in LDO_CTRL
  ldo_ctrl |= (1 << LDO_CTRL_LDO_VDDMS1_EN_BIT_OFFSET) |
 8000e7a:	68fa      	ldr	r2, [r7, #12]
 8000e7c:	f240 1305 	movw	r3, #261	@ 0x105
 8000e80:	4313      	orrs	r3, r2
 8000e82:	60fb      	str	r3, [r7, #12]
              (1 << LDO_CTRL_LDO_VDDMS3_EN_BIT_OFFSET) |
              (1 << LDO_CTRL_LDO_VDDIF2_EN_BIT_OFFSET);
  DW3000writereg(LDO_CTRL_ID, (uint8_t*)&ldo_ctrl, 4);
 8000e84:	f107 030c 	add.w	r3, r7, #12
 8000e88:	2204      	movs	r2, #4
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	4827      	ldr	r0, [pc, #156]	@ (8000f2c <DW3000_pgf_cal+0xc8>)
 8000e8e:	f7ff fdb7 	bl	8000a00 <DW3000writereg>

  // calibration steps
  uint32_t rx_cal_cfg = DW3000readreg(RX_CAL_CFG_ID, 4);
 8000e92:	2104      	movs	r1, #4
 8000e94:	4826      	ldr	r0, [pc, #152]	@ (8000f30 <DW3000_pgf_cal+0xcc>)
 8000e96:	f7ff fded 	bl	8000a74 <DW3000readreg>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	607b      	str	r3, [r7, #4]
  rx_cal_cfg &= ~RX_CAL_CFG_CAL_MODE_BIT_MASK; // Set the CAL_MODE to 0
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	f023 0303 	bic.w	r3, r3, #3
 8000ea4:	607b      	str	r3, [r7, #4]
  rx_cal_cfg |= (0x01 << RX_CAL_CFG_CAL_MODE_BIT_OFFSET); // set CAL_MODE to calibration mode
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	f043 0301 	orr.w	r3, r3, #1
 8000eac:	607b      	str	r3, [r7, #4]
  DW3000writereg(RX_CAL_CFG_ID, (uint8_t*)&rx_cal_cfg, 4);
 8000eae:	1d3b      	adds	r3, r7, #4
 8000eb0:	2204      	movs	r2, #4
 8000eb2:	4619      	mov	r1, r3
 8000eb4:	481e      	ldr	r0, [pc, #120]	@ (8000f30 <DW3000_pgf_cal+0xcc>)
 8000eb6:	f7ff fda3 	bl	8000a00 <DW3000writereg>
  // Start the calibration
  rx_cal_cfg = DW3000readreg(RX_CAL_CFG_ID, 4);
 8000eba:	2104      	movs	r1, #4
 8000ebc:	481c      	ldr	r0, [pc, #112]	@ (8000f30 <DW3000_pgf_cal+0xcc>)
 8000ebe:	f7ff fdd9 	bl	8000a74 <DW3000readreg>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	607b      	str	r3, [r7, #4]
  rx_cal_cfg |= (0x01 << RX_CAL_CFG_CAL_EN_BIT_OFFSET);
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	f043 0310 	orr.w	r3, r3, #16
 8000ecc:	607b      	str	r3, [r7, #4]
  DW3000writereg(RX_CAL_CFG_ID, (uint8_t*)&rx_cal_cfg, 4);
 8000ece:	1d3b      	adds	r3, r7, #4
 8000ed0:	2204      	movs	r2, #4
 8000ed2:	4619      	mov	r1, r3
 8000ed4:	4816      	ldr	r0, [pc, #88]	@ (8000f30 <DW3000_pgf_cal+0xcc>)
 8000ed6:	f7ff fd93 	bl	8000a00 <DW3000writereg>

  // Wait for calibration to complete
  while (!(DW3000readreg(RX_CAL_STS_ID, 1) & 0x01)) {
 8000eda:	e002      	b.n	8000ee2 <DW3000_pgf_cal+0x7e>
    HAL_Delay(1); // Delay to avoid busy-waiting
 8000edc:	2001      	movs	r0, #1
 8000ede:	f000 fdef 	bl	8001ac0 <HAL_Delay>
  while (!(DW3000readreg(RX_CAL_STS_ID, 1) & 0x01)) {
 8000ee2:	2101      	movs	r1, #1
 8000ee4:	4813      	ldr	r0, [pc, #76]	@ (8000f34 <DW3000_pgf_cal+0xd0>)
 8000ee6:	f7ff fdc5 	bl	8000a74 <DW3000readreg>
 8000eea:	4603      	mov	r3, r0
 8000eec:	f003 0301 	and.w	r3, r3, #1
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d0f3      	beq.n	8000edc <DW3000_pgf_cal+0x78>
  }

  // back to normal mode
  rx_cal_cfg = DW3000readreg(RX_CAL_CFG_ID, 4);
 8000ef4:	2104      	movs	r1, #4
 8000ef6:	480e      	ldr	r0, [pc, #56]	@ (8000f30 <DW3000_pgf_cal+0xcc>)
 8000ef8:	f7ff fdbc 	bl	8000a74 <DW3000readreg>
 8000efc:	4603      	mov	r3, r0
 8000efe:	607b      	str	r3, [r7, #4]
  rx_cal_cfg &= ~RX_CAL_CFG_CAL_MODE_BIT_MASK; // Set the CAL_MODE to 0
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	f023 0303 	bic.w	r3, r3, #3
 8000f06:	607b      	str	r3, [r7, #4]
  DW3000writereg(RX_CAL_CFG_ID, (uint8_t*)&rx_cal_cfg, 4);
 8000f08:	1d3b      	adds	r3, r7, #4
 8000f0a:	2204      	movs	r2, #4
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	4808      	ldr	r0, [pc, #32]	@ (8000f30 <DW3000_pgf_cal+0xcc>)
 8000f10:	f7ff fd76 	bl	8000a00 <DW3000writereg>

  // LDO back to restored value to save power
  DW3000writereg(LDO_CTRL_ID, (uint8_t*)&ldo_ctrl_restore, 4);
 8000f14:	f107 0308 	add.w	r3, r7, #8
 8000f18:	2204      	movs	r2, #4
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	4803      	ldr	r0, [pc, #12]	@ (8000f2c <DW3000_pgf_cal+0xc8>)
 8000f1e:	f7ff fd6f 	bl	8000a00 <DW3000writereg>
}
 8000f22:	bf00      	nop
 8000f24:	3710      	adds	r7, #16
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	00070048 	.word	0x00070048
 8000f30:	0004000c 	.word	0x0004000c
 8000f34:	00040020 	.word	0x00040020

08000f38 <HAL_GPIO_EXTI_Callback>:

// FZ: the IRQ will be triggered at the very beginning because
// the SPI ready will cause an interrupt
// so we need to clear the interrupt
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000f38:	b480      	push	{r7}
 8000f3a:	b083      	sub	sp, #12
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	4603      	mov	r3, r0
 8000f40:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin); // Prevent unused variable warning

  if (GPIO_Pin == UWB_IRQ_Pin) {
 8000f42:	88fb      	ldrh	r3, [r7, #6]
 8000f44:	2b04      	cmp	r3, #4
 8000f46:	d102      	bne.n	8000f4e <HAL_GPIO_EXTI_Callback+0x16>
    DW3000_IRQ_flag = true;
 8000f48:	4b04      	ldr	r3, [pc, #16]	@ (8000f5c <HAL_GPIO_EXTI_Callback+0x24>)
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	701a      	strb	r2, [r3, #0]
  }
}
 8000f4e:	bf00      	nop
 8000f50:	370c      	adds	r7, #12
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	200001a4 	.word	0x200001a4

08000f60 <DW3000_start_receiver_FZ>:

/**
 * @brief write a RX fast command
 * 
 */
void DW3000_start_receiver_FZ(void) {
 8000f60:	b580      	push	{r7, lr}
 8000f62:	af00      	add	r7, sp, #0
  DW3000_writefastCMD_FZ(CMD_RX);
 8000f64:	2002      	movs	r0, #2
 8000f66:	f7ff fe1b 	bl	8000ba0 <DW3000_writefastCMD_FZ>
}
 8000f6a:	bf00      	nop
 8000f6c:	bd80      	pop	{r7, pc}

08000f6e <DW3000_writetxdata_FZ>:
 * 
 * @param data data2send
 * @param len length of data2send
 * @return uint8_t 
 */
void DW3000_writetxdata_FZ(uint8_t *data, uint16_t len) {
 8000f6e:	b580      	push	{r7, lr}
 8000f70:	b082      	sub	sp, #8
 8000f72:	af00      	add	r7, sp, #0
 8000f74:	6078      	str	r0, [r7, #4]
 8000f76:	460b      	mov	r3, r1
 8000f78:	807b      	strh	r3, [r7, #2]
  DW3000writereg(TX_BUFFER_ID, data, len);
 8000f7a:	887b      	ldrh	r3, [r7, #2]
 8000f7c:	b2db      	uxtb	r3, r3
 8000f7e:	461a      	mov	r2, r3
 8000f80:	6879      	ldr	r1, [r7, #4]
 8000f82:	f44f 10a0 	mov.w	r0, #1310720	@ 0x140000
 8000f86:	f7ff fd3b 	bl	8000a00 <DW3000writereg>
}
 8000f8a:	bf00      	nop
 8000f8c:	3708      	adds	r7, #8
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}

08000f92 <DW3000_txcmd_FZ>:
/**
 * @brief write a TX fast command
 * 
 * @param delay 
 */
void DW3000_txcmd_FZ(uint32_t delay) {
 8000f92:	b580      	push	{r7, lr}
 8000f94:	b082      	sub	sp, #8
 8000f96:	af00      	add	r7, sp, #0
 8000f98:	6078      	str	r0, [r7, #4]
  DW3000_writefastCMD_FZ(CMD_TX);
 8000f9a:	2001      	movs	r0, #1
 8000f9c:	f7ff fe00 	bl	8000ba0 <DW3000_writefastCMD_FZ>
}
 8000fa0:	bf00      	nop
 8000fa2:	3708      	adds	r7, #8
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}

08000fa8 <blink_led>:
 * 
 * @param GPIOx GPIO port
 * @param GPIO_Pin GPIO pin
 * @param interval LED on duration in ms. If 0, always on.
 */
void blink_led(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, int interval) {
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b084      	sub	sp, #16
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	60f8      	str	r0, [r7, #12]
 8000fb0:	460b      	mov	r3, r1
 8000fb2:	607a      	str	r2, [r7, #4]
 8000fb4:	817b      	strh	r3, [r7, #10]
    // if interval > 0, blink
	if (interval) {
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d010      	beq.n	8000fde <blink_led+0x36>
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
 8000fbc:	897b      	ldrh	r3, [r7, #10]
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	68f8      	ldr	r0, [r7, #12]
 8000fc4:	f001 f84e 	bl	8002064 <HAL_GPIO_WritePin>
		HAL_Delay(interval);
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f000 fd78 	bl	8001ac0 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);
 8000fd0:	897b      	ldrh	r3, [r7, #10]
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	4619      	mov	r1, r3
 8000fd6:	68f8      	ldr	r0, [r7, #12]
 8000fd8:	f001 f844 	bl	8002064 <HAL_GPIO_WritePin>
	}
	// if interval == 0, always on
	else {
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
	}
}
 8000fdc:	e005      	b.n	8000fea <blink_led+0x42>
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
 8000fde:	897b      	ldrh	r3, [r7, #10]
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	68f8      	ldr	r0, [r7, #12]
 8000fe6:	f001 f83d 	bl	8002064 <HAL_GPIO_WritePin>
}
 8000fea:	bf00      	nop
 8000fec:	3710      	adds	r7, #16
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}

08000ff2 <Delay_us>:

void Delay_us(uint32_t us)
{
 8000ff2:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8000ff6:	b087      	sub	sp, #28
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  uint64_t delayus;
	unsigned int i;

  delayus = us * 10;
 8000ffc:	687a      	ldr	r2, [r7, #4]
 8000ffe:	4613      	mov	r3, r2
 8001000:	009b      	lsls	r3, r3, #2
 8001002:	4413      	add	r3, r2
 8001004:	005b      	lsls	r3, r3, #1
 8001006:	461a      	mov	r2, r3
 8001008:	2300      	movs	r3, #0
 800100a:	4690      	mov	r8, r2
 800100c:	4699      	mov	r9, r3
 800100e:	e9c7 8902 	strd	r8, r9, [r7, #8]
  for (i = 0; i < delayus; i++)
 8001012:	2300      	movs	r3, #0
 8001014:	617b      	str	r3, [r7, #20]
 8001016:	e003      	b.n	8001020 <Delay_us+0x2e>
  {
    __NOP();
 8001018:	bf00      	nop
  for (i = 0; i < delayus; i++)
 800101a:	697b      	ldr	r3, [r7, #20]
 800101c:	3301      	adds	r3, #1
 800101e:	617b      	str	r3, [r7, #20]
 8001020:	697b      	ldr	r3, [r7, #20]
 8001022:	2200      	movs	r2, #0
 8001024:	461c      	mov	r4, r3
 8001026:	4615      	mov	r5, r2
 8001028:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800102c:	4294      	cmp	r4, r2
 800102e:	eb75 0303 	sbcs.w	r3, r5, r3
 8001032:	d3f1      	bcc.n	8001018 <Delay_us+0x26>
  }
}
 8001034:	bf00      	nop
 8001036:	bf00      	nop
 8001038:	371c      	adds	r7, #28
 800103a:	46bd      	mov	sp, r7
 800103c:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8001040:	4770      	bx	lr
	...

08001044 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b084      	sub	sp, #16
 8001048:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800104a:	f000 fcdc 	bl	8001a06 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800104e:	f000 f939 	bl	80012c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001052:	f000 fa21 	bl	8001498 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001056:	f000 f9a3 	bl	80013a0 <MX_SPI1_Init>
  MX_SPI2_Init();
 800105a:	f000 f9df 	bl	800141c <MX_SPI2_Init>
  MX_FATFS_Init();
 800105e:	f005 fe0f 	bl	8006c80 <MX_FATFS_Init>
  MX_USB_DEVICE_Init();
 8001062:	f007 feed 	bl	8008e40 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  HAL_Delay(10);
 8001066:	200a      	movs	r0, #10
 8001068:	f000 fd2a 	bl	8001ac0 <HAL_Delay>

  DW3000poweron();
 800106c:	f7ff fca8 	bl	80009c0 <DW3000poweron>
  HAL_Delay(10);     // wait for the DW3000 to power on and stabilize
 8001070:	200a      	movs	r0, #10
 8001072:	f000 fd25 	bl	8001ac0 <HAL_Delay>
  DW3000hardReset(); // with hard reset, no need for a softreset
 8001076:	f7ff fcaf 	bl	80009d8 <DW3000hardReset>
  HAL_Delay(10);     // wait for the DW3000 to wake up
 800107a:	200a      	movs	r0, #10
 800107c:	f000 fd20 	bl	8001ac0 <HAL_Delay>

  set_SPI2lowspeed(&hspi1);
 8001080:	4882      	ldr	r0, [pc, #520]	@ (800128c <main+0x248>)
 8001082:	f7ff fc77 	bl	8000974 <set_SPI2lowspeed>
  // HAL_Delay(10);     // wait for the DW3000 to wake up

  // Make sure the SPI is ready
  while(!(DW3000readreg(SYS_STATUS_ID, 4) & SYS_STATUS_SPIRDY_BIT_MASK)) {
 8001086:	e002      	b.n	800108e <main+0x4a>
    HAL_Delay(10);
 8001088:	200a      	movs	r0, #10
 800108a:	f000 fd19 	bl	8001ac0 <HAL_Delay>
  while(!(DW3000readreg(SYS_STATUS_ID, 4) & SYS_STATUS_SPIRDY_BIT_MASK)) {
 800108e:	2104      	movs	r1, #4
 8001090:	2044      	movs	r0, #68	@ 0x44
 8001092:	f7ff fcef 	bl	8000a74 <DW3000readreg>
 8001096:	4603      	mov	r3, r0
 8001098:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800109c:	2b00      	cmp	r3, #0
 800109e:	d0f3      	beq.n	8001088 <main+0x44>
  }

  // check if the DW3000 is present
  uint32_t dev_id = DW3000readreg(DEV_ID_ID, 4);
 80010a0:	2104      	movs	r1, #4
 80010a2:	2000      	movs	r0, #0
 80010a4:	f7ff fce6 	bl	8000a74 <DW3000readreg>
 80010a8:	60f8      	str	r0, [r7, #12]
  printf("DW3000 Device ID: 0x%08lX\r\n", dev_id);
 80010aa:	68f9      	ldr	r1, [r7, #12]
 80010ac:	4878      	ldr	r0, [pc, #480]	@ (8001290 <main+0x24c>)
 80010ae:	f008 fde9 	bl	8009c84 <iprintf>

  if (dev_id == (uint32_t)DWT_DW3000_DEV_ID) {
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	4a77      	ldr	r2, [pc, #476]	@ (8001294 <main+0x250>)
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d10d      	bne.n	80010d6 <main+0x92>
    blink_led(PIN_LED1_GPIO_Port, PIN_LED1_Pin, 50);
 80010ba:	2232      	movs	r2, #50	@ 0x32
 80010bc:	2101      	movs	r1, #1
 80010be:	4876      	ldr	r0, [pc, #472]	@ (8001298 <main+0x254>)
 80010c0:	f7ff ff72 	bl	8000fa8 <blink_led>
  } else {
    while (1);
  }

  HAL_Delay(10);
 80010c4:	200a      	movs	r0, #10
 80010c6:	f000 fcfb 	bl	8001ac0 <HAL_Delay>

  if(DW3000check_IDLE_RC()) {
 80010ca:	f7ff fd2d 	bl	8000b28 <DW3000check_IDLE_RC>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d00c      	beq.n	80010ee <main+0xaa>
 80010d4:	e000      	b.n	80010d8 <main+0x94>
    while (1);
 80010d6:	e7fe      	b.n	80010d6 <main+0x92>
    DW3000enter_IDLE_PLL(); // enter PLL mode
 80010d8:	f7ff fd16 	bl	8000b08 <DW3000enter_IDLE_PLL>
    HAL_Delay(10); // wait for the PLL to lock
 80010dc:	200a      	movs	r0, #10
 80010de:	f000 fcef 	bl	8001ac0 <HAL_Delay>
    while (1);
  }

  // wait until the PLL is locked and the DW3000 is in IDLE state
  // actually this is redundant since PLL lock means IDLE_PLL state
  if(DW3000check_IDLE_PLL() && DW3000check_IDLE()) {
 80010e2:	f7ff fd33 	bl	8000b4c <DW3000check_IDLE_PLL>
 80010e6:	4603      	mov	r3, r0
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d01b      	beq.n	8001124 <main+0xe0>
 80010ec:	e000      	b.n	80010f0 <main+0xac>
    while (1);
 80010ee:	e7fe      	b.n	80010ee <main+0xaa>
  if(DW3000check_IDLE_PLL() && DW3000check_IDLE()) {
 80010f0:	f7ff fd3e 	bl	8000b70 <DW3000check_IDLE>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d014      	beq.n	8001124 <main+0xe0>
    HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_SET);
 80010fa:	2201      	movs	r2, #1
 80010fc:	2101      	movs	r1, #1
 80010fe:	4866      	ldr	r0, [pc, #408]	@ (8001298 <main+0x254>)
 8001100:	f000 ffb0 	bl	8002064 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_RESET);
    while (1);
  }

  // after PLL locked, SPI can operate up to 38MHz.
  set_SPI2highspeed(&hspi1);
 8001104:	4861      	ldr	r0, [pc, #388]	@ (800128c <main+0x248>)
 8001106:	f7ff fc48 	bl	800099a <set_SPI2highspeed>

  DW3000config_CH(0x09, 0x09, 0x00, CH5); // configure the channel
 800110a:	2300      	movs	r3, #0
 800110c:	2200      	movs	r2, #0
 800110e:	2109      	movs	r1, #9
 8001110:	2009      	movs	r0, #9
 8001112:	f7ff fd81 	bl	8000c18 <DW3000config_CH>
  DW3000_cfg_FZ();
 8001116:	f7ff fe03 	bl	8000d20 <DW3000_cfg_FZ>

  if (current_node == rx_node) {
 800111a:	4b60      	ldr	r3, [pc, #384]	@ (800129c <main+0x258>)
 800111c:	781b      	ldrb	r3, [r3, #0]
 800111e:	2b01      	cmp	r3, #1
 8001120:	d007      	beq.n	8001132 <main+0xee>
 8001122:	e00b      	b.n	800113c <main+0xf8>
    HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_RESET);
 8001124:	2200      	movs	r2, #0
 8001126:	2101      	movs	r1, #1
 8001128:	485b      	ldr	r0, [pc, #364]	@ (8001298 <main+0x254>)
 800112a:	f000 ff9b 	bl	8002064 <HAL_GPIO_WritePin>
    while (1);
 800112e:	bf00      	nop
 8001130:	e7fd      	b.n	800112e <main+0xea>
    DW3000_pgf_cal(); // perform the PGF calibration
 8001132:	f7ff fe97 	bl	8000e64 <DW3000_pgf_cal>
    printf("PGF calibration done\r\n");
 8001136:	485a      	ldr	r0, [pc, #360]	@ (80012a0 <main+0x25c>)
 8001138:	f008 fe0c 	bl	8009d54 <puts>
  }

  DW3000_debug_reg(CHAN_CTRL_ID, 4);
 800113c:	2104      	movs	r1, #4
 800113e:	4859      	ldr	r0, [pc, #356]	@ (80012a4 <main+0x260>)
 8001140:	f7ff fdd6 	bl	8000cf0 <DW3000_debug_reg>
  DW3000_debug_reg(SYS_CFG_ID, 4);
 8001144:	2104      	movs	r1, #4
 8001146:	2010      	movs	r0, #16
 8001148:	f7ff fdd2 	bl	8000cf0 <DW3000_debug_reg>
  DW3000_debug_reg(TX_FCTRL_ID, 4);
 800114c:	2104      	movs	r1, #4
 800114e:	2024      	movs	r0, #36	@ 0x24
 8001150:	f7ff fdce 	bl	8000cf0 <DW3000_debug_reg>

  if (current_node == tx_node) {
 8001154:	4b51      	ldr	r3, [pc, #324]	@ (800129c <main+0x258>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d101      	bne.n	8001160 <main+0x11c>
    DW3000_irq_for_tx_done(); // enable the IRQ for TX done
 800115c:	f7ff fd8e 	bl	8000c7c <DW3000_irq_for_tx_done>
  }
  if (current_node == rx_node) {
 8001160:	4b4e      	ldr	r3, [pc, #312]	@ (800129c <main+0x258>)
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	2b01      	cmp	r3, #1
 8001166:	d101      	bne.n	800116c <main+0x128>
    DW3000_irq_for_rx_done(); // enable the IRQ for RX done
 8001168:	f7ff fd9f 	bl	8000caa <DW3000_irq_for_rx_done>
  /* USER CODE BEGIN WHILE */
  while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    if (current_node == tx_node) {
 800116c:	4b4b      	ldr	r3, [pc, #300]	@ (800129c <main+0x258>)
 800116e:	781b      	ldrb	r3, [r3, #0]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d144      	bne.n	80011fe <main+0x1ba>
      // send data
      DW3000_clear_IRQ(); // clear the IRQ flags, reset the IRQ pin.
 8001174:	f7ff fd38 	bl	8000be8 <DW3000_clear_IRQ>
      DW3000_writetxdata_FZ(data2send, 10);
 8001178:	210a      	movs	r1, #10
 800117a:	484b      	ldr	r0, [pc, #300]	@ (80012a8 <main+0x264>)
 800117c:	f7ff fef7 	bl	8000f6e <DW3000_writetxdata_FZ>
      DW3000_txcmd_FZ(0);
 8001180:	2000      	movs	r0, #0
 8001182:	f7ff ff06 	bl	8000f92 <DW3000_txcmd_FZ>

      // wait for the IRQ to be triggered
      while (!DW3000_IRQ_flag) {;}
 8001186:	bf00      	nop
 8001188:	4b48      	ldr	r3, [pc, #288]	@ (80012ac <main+0x268>)
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	f083 0301 	eor.w	r3, r3, #1
 8001190:	b2db      	uxtb	r3, r3
 8001192:	2b00      	cmp	r3, #0
 8001194:	d1f8      	bne.n	8001188 <main+0x144>

      DW3000_IRQ_flag = false; // reset the flag
 8001196:	4b45      	ldr	r3, [pc, #276]	@ (80012ac <main+0x268>)
 8001198:	2200      	movs	r2, #0
 800119a:	701a      	strb	r2, [r3, #0]
      uint32_t current_status = DW3000readreg(SYS_STATUS_ID, 4);
 800119c:	2104      	movs	r1, #4
 800119e:	2044      	movs	r0, #68	@ 0x44
 80011a0:	f7ff fc68 	bl	8000a74 <DW3000readreg>
 80011a4:	60b8      	str	r0, [r7, #8]

      if (current_status & SYS_STATUS_TXFRS_BIT_MASK) {
 80011a6:	68bb      	ldr	r3, [r7, #8]
 80011a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d017      	beq.n	80011e0 <main+0x19c>
        printf("TX done, SYS_STATUS: 0x%08lX\r\n", current_status);
 80011b0:	68b9      	ldr	r1, [r7, #8]
 80011b2:	483f      	ldr	r0, [pc, #252]	@ (80012b0 <main+0x26c>)
 80011b4:	f008 fd66 	bl	8009c84 <iprintf>
        // clear the IRQ flags
        DW3000_clear_IRQ();
 80011b8:	f7ff fd16 	bl	8000be8 <DW3000_clear_IRQ>
        HAL_GPIO_WritePin(GPIOC, PIN_LED2_Pin, GPIO_PIN_SET);
 80011bc:	2201      	movs	r2, #1
 80011be:	2110      	movs	r1, #16
 80011c0:	483c      	ldr	r0, [pc, #240]	@ (80012b4 <main+0x270>)
 80011c2:	f000 ff4f 	bl	8002064 <HAL_GPIO_WritePin>
        HAL_Delay(50);
 80011c6:	2032      	movs	r0, #50	@ 0x32
 80011c8:	f000 fc7a 	bl	8001ac0 <HAL_Delay>
        HAL_GPIO_WritePin(GPIOC, PIN_LED2_Pin, GPIO_PIN_RESET);
 80011cc:	2200      	movs	r2, #0
 80011ce:	2110      	movs	r1, #16
 80011d0:	4838      	ldr	r0, [pc, #224]	@ (80012b4 <main+0x270>)
 80011d2:	f000 ff47 	bl	8002064 <HAL_GPIO_WritePin>
        HAL_Delay(950);
 80011d6:	f240 30b6 	movw	r0, #950	@ 0x3b6
 80011da:	f000 fc71 	bl	8001ac0 <HAL_Delay>
 80011de:	e00e      	b.n	80011fe <main+0x1ba>
      } else {
        printf("TX failed, SYS_STATUS: 0x%08lX\r\n", current_status);
 80011e0:	68b9      	ldr	r1, [r7, #8]
 80011e2:	4835      	ldr	r0, [pc, #212]	@ (80012b8 <main+0x274>)
 80011e4:	f008 fd4e 	bl	8009c84 <iprintf>
        // clear the IRQ flags
        DW3000_clear_IRQ();
 80011e8:	f7ff fcfe 	bl	8000be8 <DW3000_clear_IRQ>
        HAL_GPIO_WritePin(GPIOC, PIN_LED2_Pin, GPIO_PIN_RESET);
 80011ec:	2200      	movs	r2, #0
 80011ee:	2110      	movs	r1, #16
 80011f0:	4830      	ldr	r0, [pc, #192]	@ (80012b4 <main+0x270>)
 80011f2:	f000 ff37 	bl	8002064 <HAL_GPIO_WritePin>
        HAL_Delay(1000);
 80011f6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011fa:	f000 fc61 	bl	8001ac0 <HAL_Delay>
      }
    }
    if (current_node == rx_node) {
 80011fe:	4b27      	ldr	r3, [pc, #156]	@ (800129c <main+0x258>)
 8001200:	781b      	ldrb	r3, [r3, #0]
 8001202:	2b01      	cmp	r3, #1
 8001204:	d1b2      	bne.n	800116c <main+0x128>
      // receive data
      DW3000_clear_IRQ(); // clear the IRQ flags, reset the IRQ pin.
 8001206:	f7ff fcef 	bl	8000be8 <DW3000_clear_IRQ>
      DW3000_start_receiver_FZ(); // start the receiver
 800120a:	f7ff fea9 	bl	8000f60 <DW3000_start_receiver_FZ>
      DW3000_set_max_sfd_timeout(); // set the maximum SFD timeout
 800120e:	f7ff fd5d 	bl	8000ccc <DW3000_set_max_sfd_timeout>

      // wait for the IRQ to be triggered
      while (!DW3000_IRQ_flag) {;}
 8001212:	bf00      	nop
 8001214:	4b25      	ldr	r3, [pc, #148]	@ (80012ac <main+0x268>)
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	f083 0301 	eor.w	r3, r3, #1
 800121c:	b2db      	uxtb	r3, r3
 800121e:	2b00      	cmp	r3, #0
 8001220:	d1f8      	bne.n	8001214 <main+0x1d0>

      DW3000_IRQ_flag = false; // reset the flag
 8001222:	4b22      	ldr	r3, [pc, #136]	@ (80012ac <main+0x268>)
 8001224:	2200      	movs	r2, #0
 8001226:	701a      	strb	r2, [r3, #0]
      uint32_t current_status = DW3000readreg(SYS_STATUS_ID, 4);
 8001228:	2104      	movs	r1, #4
 800122a:	2044      	movs	r0, #68	@ 0x44
 800122c:	f7ff fc22 	bl	8000a74 <DW3000readreg>
 8001230:	6078      	str	r0, [r7, #4]

      if (current_status & SYS_STATUS_RXFR_BIT_MASK) {
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001238:	2b00      	cmp	r3, #0
 800123a:	d013      	beq.n	8001264 <main+0x220>
        DW3000_clear_IRQ();
 800123c:	f7ff fcd4 	bl	8000be8 <DW3000_clear_IRQ>
        HAL_GPIO_WritePin(GPIOC, PIN_LED2_Pin, GPIO_PIN_SET);
 8001240:	2201      	movs	r2, #1
 8001242:	2110      	movs	r1, #16
 8001244:	481b      	ldr	r0, [pc, #108]	@ (80012b4 <main+0x270>)
 8001246:	f000 ff0d 	bl	8002064 <HAL_GPIO_WritePin>
        HAL_Delay(50);
 800124a:	2032      	movs	r0, #50	@ 0x32
 800124c:	f000 fc38 	bl	8001ac0 <HAL_Delay>
        HAL_GPIO_WritePin(GPIOC, PIN_LED2_Pin, GPIO_PIN_RESET);
 8001250:	2200      	movs	r2, #0
 8001252:	2110      	movs	r1, #16
 8001254:	4817      	ldr	r0, [pc, #92]	@ (80012b4 <main+0x270>)
 8001256:	f000 ff05 	bl	8002064 <HAL_GPIO_WritePin>
        printf("RX ready, SYS_STATUS: 0x%08lX\r\n", current_status);
 800125a:	6879      	ldr	r1, [r7, #4]
 800125c:	4817      	ldr	r0, [pc, #92]	@ (80012bc <main+0x278>)
 800125e:	f008 fd11 	bl	8009c84 <iprintf>
 8001262:	e783      	b.n	800116c <main+0x128>
      } else {
        DW3000_clear_IRQ();
 8001264:	f7ff fcc0 	bl	8000be8 <DW3000_clear_IRQ>
        HAL_GPIO_WritePin(GPIOC, PIN_LED2_Pin, GPIO_PIN_SET);
 8001268:	2201      	movs	r2, #1
 800126a:	2110      	movs	r1, #16
 800126c:	4811      	ldr	r0, [pc, #68]	@ (80012b4 <main+0x270>)
 800126e:	f000 fef9 	bl	8002064 <HAL_GPIO_WritePin>
        HAL_Delay(50);
 8001272:	2032      	movs	r0, #50	@ 0x32
 8001274:	f000 fc24 	bl	8001ac0 <HAL_Delay>
        HAL_GPIO_WritePin(GPIOC, PIN_LED2_Pin, GPIO_PIN_RESET);
 8001278:	2200      	movs	r2, #0
 800127a:	2110      	movs	r1, #16
 800127c:	480d      	ldr	r0, [pc, #52]	@ (80012b4 <main+0x270>)
 800127e:	f000 fef1 	bl	8002064 <HAL_GPIO_WritePin>
        printf("RX failed, SYS_STATUS: 0x%08lX\r\n", current_status);
 8001282:	6879      	ldr	r1, [r7, #4]
 8001284:	480e      	ldr	r0, [pc, #56]	@ (80012c0 <main+0x27c>)
 8001286:	f008 fcfd 	bl	8009c84 <iprintf>
    if (current_node == tx_node) {
 800128a:	e76f      	b.n	800116c <main+0x128>
 800128c:	200001a8 	.word	0x200001a8
 8001290:	0800a8f8 	.word	0x0800a8f8
 8001294:	deca0302 	.word	0xdeca0302
 8001298:	40020400 	.word	0x40020400
 800129c:	200001a5 	.word	0x200001a5
 80012a0:	0800a914 	.word	0x0800a914
 80012a4:	00010014 	.word	0x00010014
 80012a8:	20000000 	.word	0x20000000
 80012ac:	200001a4 	.word	0x200001a4
 80012b0:	0800a92c 	.word	0x0800a92c
 80012b4:	40020800 	.word	0x40020800
 80012b8:	0800a94c 	.word	0x0800a94c
 80012bc:	0800a970 	.word	0x0800a970
 80012c0:	0800a990 	.word	0x0800a990

080012c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b094      	sub	sp, #80	@ 0x50
 80012c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012ca:	f107 0320 	add.w	r3, r7, #32
 80012ce:	2230      	movs	r2, #48	@ 0x30
 80012d0:	2100      	movs	r1, #0
 80012d2:	4618      	mov	r0, r3
 80012d4:	f008 fd46 	bl	8009d64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012d8:	f107 030c 	add.w	r3, r7, #12
 80012dc:	2200      	movs	r2, #0
 80012de:	601a      	str	r2, [r3, #0]
 80012e0:	605a      	str	r2, [r3, #4]
 80012e2:	609a      	str	r2, [r3, #8]
 80012e4:	60da      	str	r2, [r3, #12]
 80012e6:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80012e8:	f002 f97a 	bl	80035e0 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80012ec:	4b2a      	ldr	r3, [pc, #168]	@ (8001398 <SystemClock_Config+0xd4>)
 80012ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012f0:	4a29      	ldr	r2, [pc, #164]	@ (8001398 <SystemClock_Config+0xd4>)
 80012f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012f6:	6413      	str	r3, [r2, #64]	@ 0x40
 80012f8:	4b27      	ldr	r3, [pc, #156]	@ (8001398 <SystemClock_Config+0xd4>)
 80012fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001300:	60bb      	str	r3, [r7, #8]
 8001302:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001304:	4b25      	ldr	r3, [pc, #148]	@ (800139c <SystemClock_Config+0xd8>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	4a24      	ldr	r2, [pc, #144]	@ (800139c <SystemClock_Config+0xd8>)
 800130a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800130e:	6013      	str	r3, [r2, #0]
 8001310:	4b22      	ldr	r3, [pc, #136]	@ (800139c <SystemClock_Config+0xd8>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001318:	607b      	str	r3, [r7, #4]
 800131a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800131c:	2301      	movs	r3, #1
 800131e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001320:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001324:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001326:	2302      	movs	r3, #2
 8001328:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800132a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800132e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001330:	2308      	movs	r3, #8
 8001332:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001334:	2360      	movs	r3, #96	@ 0x60
 8001336:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001338:	2302      	movs	r3, #2
 800133a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800133c:	2304      	movs	r3, #4
 800133e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001340:	f107 0320 	add.w	r3, r7, #32
 8001344:	4618      	mov	r0, r3
 8001346:	f002 f9ab 	bl	80036a0 <HAL_RCC_OscConfig>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d001      	beq.n	8001354 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001350:	f000 f974 	bl	800163c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001354:	f002 f954 	bl	8003600 <HAL_PWREx_EnableOverDrive>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d001      	beq.n	8001362 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800135e:	f000 f96d 	bl	800163c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001362:	230f      	movs	r3, #15
 8001364:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001366:	2302      	movs	r3, #2
 8001368:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800136a:	2300      	movs	r3, #0
 800136c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800136e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001372:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001374:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001378:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800137a:	f107 030c 	add.w	r3, r7, #12
 800137e:	2103      	movs	r1, #3
 8001380:	4618      	mov	r0, r3
 8001382:	f002 fc31 	bl	8003be8 <HAL_RCC_ClockConfig>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 800138c:	f000 f956 	bl	800163c <Error_Handler>
  }
}
 8001390:	bf00      	nop
 8001392:	3750      	adds	r7, #80	@ 0x50
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}
 8001398:	40023800 	.word	0x40023800
 800139c:	40007000 	.word	0x40007000

080013a0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80013a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001414 <MX_SPI1_Init+0x74>)
 80013a6:	4a1c      	ldr	r2, [pc, #112]	@ (8001418 <MX_SPI1_Init+0x78>)
 80013a8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80013aa:	4b1a      	ldr	r3, [pc, #104]	@ (8001414 <MX_SPI1_Init+0x74>)
 80013ac:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80013b0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80013b2:	4b18      	ldr	r3, [pc, #96]	@ (8001414 <MX_SPI1_Init+0x74>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80013b8:	4b16      	ldr	r3, [pc, #88]	@ (8001414 <MX_SPI1_Init+0x74>)
 80013ba:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80013be:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013c0:	4b14      	ldr	r3, [pc, #80]	@ (8001414 <MX_SPI1_Init+0x74>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013c6:	4b13      	ldr	r3, [pc, #76]	@ (8001414 <MX_SPI1_Init+0x74>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80013cc:	4b11      	ldr	r3, [pc, #68]	@ (8001414 <MX_SPI1_Init+0x74>)
 80013ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013d2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80013d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001414 <MX_SPI1_Init+0x74>)
 80013d6:	2220      	movs	r2, #32
 80013d8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013da:	4b0e      	ldr	r3, [pc, #56]	@ (8001414 <MX_SPI1_Init+0x74>)
 80013dc:	2200      	movs	r2, #0
 80013de:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80013e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001414 <MX_SPI1_Init+0x74>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001414 <MX_SPI1_Init+0x74>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80013ec:	4b09      	ldr	r3, [pc, #36]	@ (8001414 <MX_SPI1_Init+0x74>)
 80013ee:	2207      	movs	r2, #7
 80013f0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80013f2:	4b08      	ldr	r3, [pc, #32]	@ (8001414 <MX_SPI1_Init+0x74>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80013f8:	4b06      	ldr	r3, [pc, #24]	@ (8001414 <MX_SPI1_Init+0x74>)
 80013fa:	2208      	movs	r2, #8
 80013fc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80013fe:	4805      	ldr	r0, [pc, #20]	@ (8001414 <MX_SPI1_Init+0x74>)
 8001400:	f003 f938 	bl	8004674 <HAL_SPI_Init>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d001      	beq.n	800140e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800140a:	f000 f917 	bl	800163c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800140e:	bf00      	nop
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	200001a8 	.word	0x200001a8
 8001418:	40013000 	.word	0x40013000

0800141c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001420:	4b1b      	ldr	r3, [pc, #108]	@ (8001490 <MX_SPI2_Init+0x74>)
 8001422:	4a1c      	ldr	r2, [pc, #112]	@ (8001494 <MX_SPI2_Init+0x78>)
 8001424:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001426:	4b1a      	ldr	r3, [pc, #104]	@ (8001490 <MX_SPI2_Init+0x74>)
 8001428:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800142c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800142e:	4b18      	ldr	r3, [pc, #96]	@ (8001490 <MX_SPI2_Init+0x74>)
 8001430:	2200      	movs	r2, #0
 8001432:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001434:	4b16      	ldr	r3, [pc, #88]	@ (8001490 <MX_SPI2_Init+0x74>)
 8001436:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800143a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800143c:	4b14      	ldr	r3, [pc, #80]	@ (8001490 <MX_SPI2_Init+0x74>)
 800143e:	2200      	movs	r2, #0
 8001440:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001442:	4b13      	ldr	r3, [pc, #76]	@ (8001490 <MX_SPI2_Init+0x74>)
 8001444:	2200      	movs	r2, #0
 8001446:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001448:	4b11      	ldr	r3, [pc, #68]	@ (8001490 <MX_SPI2_Init+0x74>)
 800144a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800144e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001450:	4b0f      	ldr	r3, [pc, #60]	@ (8001490 <MX_SPI2_Init+0x74>)
 8001452:	2238      	movs	r2, #56	@ 0x38
 8001454:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001456:	4b0e      	ldr	r3, [pc, #56]	@ (8001490 <MX_SPI2_Init+0x74>)
 8001458:	2200      	movs	r2, #0
 800145a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800145c:	4b0c      	ldr	r3, [pc, #48]	@ (8001490 <MX_SPI2_Init+0x74>)
 800145e:	2200      	movs	r2, #0
 8001460:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001462:	4b0b      	ldr	r3, [pc, #44]	@ (8001490 <MX_SPI2_Init+0x74>)
 8001464:	2200      	movs	r2, #0
 8001466:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001468:	4b09      	ldr	r3, [pc, #36]	@ (8001490 <MX_SPI2_Init+0x74>)
 800146a:	2207      	movs	r2, #7
 800146c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800146e:	4b08      	ldr	r3, [pc, #32]	@ (8001490 <MX_SPI2_Init+0x74>)
 8001470:	2200      	movs	r2, #0
 8001472:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001474:	4b06      	ldr	r3, [pc, #24]	@ (8001490 <MX_SPI2_Init+0x74>)
 8001476:	2208      	movs	r2, #8
 8001478:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800147a:	4805      	ldr	r0, [pc, #20]	@ (8001490 <MX_SPI2_Init+0x74>)
 800147c:	f003 f8fa 	bl	8004674 <HAL_SPI_Init>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d001      	beq.n	800148a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001486:	f000 f8d9 	bl	800163c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800148a:	bf00      	nop
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	2000020c 	.word	0x2000020c
 8001494:	40003800 	.word	0x40003800

08001498 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b08a      	sub	sp, #40	@ 0x28
 800149c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800149e:	f107 0314 	add.w	r3, r7, #20
 80014a2:	2200      	movs	r2, #0
 80014a4:	601a      	str	r2, [r3, #0]
 80014a6:	605a      	str	r2, [r3, #4]
 80014a8:	609a      	str	r2, [r3, #8]
 80014aa:	60da      	str	r2, [r3, #12]
 80014ac:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014ae:	4b5f      	ldr	r3, [pc, #380]	@ (800162c <MX_GPIO_Init+0x194>)
 80014b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b2:	4a5e      	ldr	r2, [pc, #376]	@ (800162c <MX_GPIO_Init+0x194>)
 80014b4:	f043 0304 	orr.w	r3, r3, #4
 80014b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ba:	4b5c      	ldr	r3, [pc, #368]	@ (800162c <MX_GPIO_Init+0x194>)
 80014bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014be:	f003 0304 	and.w	r3, r3, #4
 80014c2:	613b      	str	r3, [r7, #16]
 80014c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014c6:	4b59      	ldr	r3, [pc, #356]	@ (800162c <MX_GPIO_Init+0x194>)
 80014c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ca:	4a58      	ldr	r2, [pc, #352]	@ (800162c <MX_GPIO_Init+0x194>)
 80014cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014d2:	4b56      	ldr	r3, [pc, #344]	@ (800162c <MX_GPIO_Init+0x194>)
 80014d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014da:	60fb      	str	r3, [r7, #12]
 80014dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014de:	4b53      	ldr	r3, [pc, #332]	@ (800162c <MX_GPIO_Init+0x194>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e2:	4a52      	ldr	r2, [pc, #328]	@ (800162c <MX_GPIO_Init+0x194>)
 80014e4:	f043 0301 	orr.w	r3, r3, #1
 80014e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ea:	4b50      	ldr	r3, [pc, #320]	@ (800162c <MX_GPIO_Init+0x194>)
 80014ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ee:	f003 0301 	and.w	r3, r3, #1
 80014f2:	60bb      	str	r3, [r7, #8]
 80014f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014f6:	4b4d      	ldr	r3, [pc, #308]	@ (800162c <MX_GPIO_Init+0x194>)
 80014f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014fa:	4a4c      	ldr	r2, [pc, #304]	@ (800162c <MX_GPIO_Init+0x194>)
 80014fc:	f043 0302 	orr.w	r3, r3, #2
 8001500:	6313      	str	r3, [r2, #48]	@ 0x30
 8001502:	4b4a      	ldr	r3, [pc, #296]	@ (800162c <MX_GPIO_Init+0x194>)
 8001504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001506:	f003 0302 	and.w	r3, r3, #2
 800150a:	607b      	str	r3, [r7, #4]
 800150c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LORA_RESET_Pin|PIN_LED2_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 800150e:	2200      	movs	r2, #0
 8001510:	2158      	movs	r1, #88	@ 0x58
 8001512:	4847      	ldr	r0, [pc, #284]	@ (8001630 <MX_GPIO_Init+0x198>)
 8001514:	f000 fda6 	bl	8002064 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LORA_CS_GPIO_Port, LORA_CS_Pin, GPIO_PIN_SET);
 8001518:	2201      	movs	r2, #1
 800151a:	2101      	movs	r1, #1
 800151c:	4845      	ldr	r0, [pc, #276]	@ (8001634 <MX_GPIO_Init+0x19c>)
 800151e:	f000 fda1 	bl	8002064 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, UWB_PWR_EN_Pin|UWB_RST_Pin, GPIO_PIN_RESET);
 8001522:	2200      	movs	r2, #0
 8001524:	210a      	movs	r1, #10
 8001526:	4843      	ldr	r0, [pc, #268]	@ (8001634 <MX_GPIO_Init+0x19c>)
 8001528:	f000 fd9c 	bl	8002064 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_RESET);
 800152c:	2200      	movs	r2, #0
 800152e:	2101      	movs	r1, #1
 8001530:	4841      	ldr	r0, [pc, #260]	@ (8001638 <MX_GPIO_Init+0x1a0>)
 8001532:	f000 fd97 	bl	8002064 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 8001536:	2201      	movs	r2, #1
 8001538:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800153c:	483c      	ldr	r0, [pc, #240]	@ (8001630 <MX_GPIO_Init+0x198>)
 800153e:	f000 fd91 	bl	8002064 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LORA_RESET_Pin SD_CS_Pin UWB_CS_Pin */
  GPIO_InitStruct.Pin = LORA_RESET_Pin|SD_CS_Pin|UWB_CS_Pin;
 8001542:	f44f 7312 	mov.w	r3, #584	@ 0x248
 8001546:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001548:	2301      	movs	r3, #1
 800154a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800154c:	2301      	movs	r3, #1
 800154e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001550:	2300      	movs	r3, #0
 8001552:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001554:	f107 0314 	add.w	r3, r7, #20
 8001558:	4619      	mov	r1, r3
 800155a:	4835      	ldr	r0, [pc, #212]	@ (8001630 <MX_GPIO_Init+0x198>)
 800155c:	f000 fbe6 	bl	8001d2c <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_CS_Pin */
  GPIO_InitStruct.Pin = LORA_CS_Pin;
 8001560:	2301      	movs	r3, #1
 8001562:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001564:	2301      	movs	r3, #1
 8001566:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001568:	2301      	movs	r3, #1
 800156a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800156c:	2300      	movs	r3, #0
 800156e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LORA_CS_GPIO_Port, &GPIO_InitStruct);
 8001570:	f107 0314 	add.w	r3, r7, #20
 8001574:	4619      	mov	r1, r3
 8001576:	482f      	ldr	r0, [pc, #188]	@ (8001634 <MX_GPIO_Init+0x19c>)
 8001578:	f000 fbd8 	bl	8001d2c <HAL_GPIO_Init>

  /*Configure GPIO pins : UWB_PWR_EN_Pin UWB_RST_Pin */
  GPIO_InitStruct.Pin = UWB_PWR_EN_Pin|UWB_RST_Pin;
 800157c:	230a      	movs	r3, #10
 800157e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001580:	2301      	movs	r3, #1
 8001582:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001584:	2300      	movs	r3, #0
 8001586:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001588:	2300      	movs	r3, #0
 800158a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800158c:	f107 0314 	add.w	r3, r7, #20
 8001590:	4619      	mov	r1, r3
 8001592:	4828      	ldr	r0, [pc, #160]	@ (8001634 <MX_GPIO_Init+0x19c>)
 8001594:	f000 fbca 	bl	8001d2c <HAL_GPIO_Init>

  /*Configure GPIO pin : UWB_IRQ_Pin */
  GPIO_InitStruct.Pin = UWB_IRQ_Pin;
 8001598:	2304      	movs	r3, #4
 800159a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800159c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80015a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a2:	2300      	movs	r3, #0
 80015a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(UWB_IRQ_GPIO_Port, &GPIO_InitStruct);
 80015a6:	f107 0314 	add.w	r3, r7, #20
 80015aa:	4619      	mov	r1, r3
 80015ac:	4821      	ldr	r0, [pc, #132]	@ (8001634 <MX_GPIO_Init+0x19c>)
 80015ae:	f000 fbbd 	bl	8001d2c <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_IRQ_Pin */
  GPIO_InitStruct.Pin = LORA_IRQ_Pin;
 80015b2:	2310      	movs	r3, #16
 80015b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015b6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80015ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80015bc:	2302      	movs	r3, #2
 80015be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LORA_IRQ_GPIO_Port, &GPIO_InitStruct);
 80015c0:	f107 0314 	add.w	r3, r7, #20
 80015c4:	4619      	mov	r1, r3
 80015c6:	481b      	ldr	r0, [pc, #108]	@ (8001634 <MX_GPIO_Init+0x19c>)
 80015c8:	f000 fbb0 	bl	8001d2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PIN_LED2_Pin */
  GPIO_InitStruct.Pin = PIN_LED2_Pin;
 80015cc:	2310      	movs	r3, #16
 80015ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015d0:	2301      	movs	r3, #1
 80015d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d4:	2300      	movs	r3, #0
 80015d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015d8:	2300      	movs	r3, #0
 80015da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PIN_LED2_GPIO_Port, &GPIO_InitStruct);
 80015dc:	f107 0314 	add.w	r3, r7, #20
 80015e0:	4619      	mov	r1, r3
 80015e2:	4813      	ldr	r0, [pc, #76]	@ (8001630 <MX_GPIO_Init+0x198>)
 80015e4:	f000 fba2 	bl	8001d2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PIN_LED1_Pin */
  GPIO_InitStruct.Pin = PIN_LED1_Pin;
 80015e8:	2301      	movs	r3, #1
 80015ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ec:	2301      	movs	r3, #1
 80015ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f0:	2300      	movs	r3, #0
 80015f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f4:	2300      	movs	r3, #0
 80015f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PIN_LED1_GPIO_Port, &GPIO_InitStruct);
 80015f8:	f107 0314 	add.w	r3, r7, #20
 80015fc:	4619      	mov	r1, r3
 80015fe:	480e      	ldr	r0, [pc, #56]	@ (8001638 <MX_GPIO_Init+0x1a0>)
 8001600:	f000 fb94 	bl	8001d2c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8001604:	2200      	movs	r2, #0
 8001606:	2100      	movs	r1, #0
 8001608:	2008      	movs	r0, #8
 800160a:	f000 fb58 	bl	8001cbe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800160e:	2008      	movs	r0, #8
 8001610:	f000 fb71 	bl	8001cf6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001614:	2200      	movs	r2, #0
 8001616:	2100      	movs	r1, #0
 8001618:	200a      	movs	r0, #10
 800161a:	f000 fb50 	bl	8001cbe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800161e:	200a      	movs	r0, #10
 8001620:	f000 fb69 	bl	8001cf6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001624:	bf00      	nop
 8001626:	3728      	adds	r7, #40	@ 0x28
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}
 800162c:	40023800 	.word	0x40023800
 8001630:	40020800 	.word	0x40020800
 8001634:	40020000 	.word	0x40020000
 8001638:	40020400 	.word	0x40020400

0800163c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001640:	b672      	cpsid	i
}
 8001642:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001644:	bf00      	nop
 8001646:	e7fd      	b.n	8001644 <Error_Handler+0x8>

08001648 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001648:	b480      	push	{r7}
 800164a:	b083      	sub	sp, #12
 800164c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800164e:	4b0f      	ldr	r3, [pc, #60]	@ (800168c <HAL_MspInit+0x44>)
 8001650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001652:	4a0e      	ldr	r2, [pc, #56]	@ (800168c <HAL_MspInit+0x44>)
 8001654:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001658:	6413      	str	r3, [r2, #64]	@ 0x40
 800165a:	4b0c      	ldr	r3, [pc, #48]	@ (800168c <HAL_MspInit+0x44>)
 800165c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800165e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001662:	607b      	str	r3, [r7, #4]
 8001664:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001666:	4b09      	ldr	r3, [pc, #36]	@ (800168c <HAL_MspInit+0x44>)
 8001668:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800166a:	4a08      	ldr	r2, [pc, #32]	@ (800168c <HAL_MspInit+0x44>)
 800166c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001670:	6453      	str	r3, [r2, #68]	@ 0x44
 8001672:	4b06      	ldr	r3, [pc, #24]	@ (800168c <HAL_MspInit+0x44>)
 8001674:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001676:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800167a:	603b      	str	r3, [r7, #0]
 800167c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800167e:	bf00      	nop
 8001680:	370c      	adds	r7, #12
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr
 800168a:	bf00      	nop
 800168c:	40023800 	.word	0x40023800

08001690 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b08c      	sub	sp, #48	@ 0x30
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001698:	f107 031c 	add.w	r3, r7, #28
 800169c:	2200      	movs	r2, #0
 800169e:	601a      	str	r2, [r3, #0]
 80016a0:	605a      	str	r2, [r3, #4]
 80016a2:	609a      	str	r2, [r3, #8]
 80016a4:	60da      	str	r2, [r3, #12]
 80016a6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4a3c      	ldr	r2, [pc, #240]	@ (80017a0 <HAL_SPI_MspInit+0x110>)
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d128      	bne.n	8001704 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80016b2:	4b3c      	ldr	r3, [pc, #240]	@ (80017a4 <HAL_SPI_MspInit+0x114>)
 80016b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016b6:	4a3b      	ldr	r2, [pc, #236]	@ (80017a4 <HAL_SPI_MspInit+0x114>)
 80016b8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80016bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80016be:	4b39      	ldr	r3, [pc, #228]	@ (80017a4 <HAL_SPI_MspInit+0x114>)
 80016c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016c2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80016c6:	61bb      	str	r3, [r7, #24]
 80016c8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ca:	4b36      	ldr	r3, [pc, #216]	@ (80017a4 <HAL_SPI_MspInit+0x114>)
 80016cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ce:	4a35      	ldr	r2, [pc, #212]	@ (80017a4 <HAL_SPI_MspInit+0x114>)
 80016d0:	f043 0301 	orr.w	r3, r3, #1
 80016d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016d6:	4b33      	ldr	r3, [pc, #204]	@ (80017a4 <HAL_SPI_MspInit+0x114>)
 80016d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016da:	f003 0301 	and.w	r3, r3, #1
 80016de:	617b      	str	r3, [r7, #20]
 80016e0:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80016e2:	23e0      	movs	r3, #224	@ 0xe0
 80016e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016e6:	2302      	movs	r3, #2
 80016e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ea:	2300      	movs	r3, #0
 80016ec:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016ee:	2303      	movs	r3, #3
 80016f0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80016f2:	2305      	movs	r3, #5
 80016f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016f6:	f107 031c 	add.w	r3, r7, #28
 80016fa:	4619      	mov	r1, r3
 80016fc:	482a      	ldr	r0, [pc, #168]	@ (80017a8 <HAL_SPI_MspInit+0x118>)
 80016fe:	f000 fb15 	bl	8001d2c <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001702:	e049      	b.n	8001798 <HAL_SPI_MspInit+0x108>
  else if(hspi->Instance==SPI2)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4a28      	ldr	r2, [pc, #160]	@ (80017ac <HAL_SPI_MspInit+0x11c>)
 800170a:	4293      	cmp	r3, r2
 800170c:	d144      	bne.n	8001798 <HAL_SPI_MspInit+0x108>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800170e:	4b25      	ldr	r3, [pc, #148]	@ (80017a4 <HAL_SPI_MspInit+0x114>)
 8001710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001712:	4a24      	ldr	r2, [pc, #144]	@ (80017a4 <HAL_SPI_MspInit+0x114>)
 8001714:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001718:	6413      	str	r3, [r2, #64]	@ 0x40
 800171a:	4b22      	ldr	r3, [pc, #136]	@ (80017a4 <HAL_SPI_MspInit+0x114>)
 800171c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800171e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001722:	613b      	str	r3, [r7, #16]
 8001724:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001726:	4b1f      	ldr	r3, [pc, #124]	@ (80017a4 <HAL_SPI_MspInit+0x114>)
 8001728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800172a:	4a1e      	ldr	r2, [pc, #120]	@ (80017a4 <HAL_SPI_MspInit+0x114>)
 800172c:	f043 0304 	orr.w	r3, r3, #4
 8001730:	6313      	str	r3, [r2, #48]	@ 0x30
 8001732:	4b1c      	ldr	r3, [pc, #112]	@ (80017a4 <HAL_SPI_MspInit+0x114>)
 8001734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001736:	f003 0304 	and.w	r3, r3, #4
 800173a:	60fb      	str	r3, [r7, #12]
 800173c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800173e:	4b19      	ldr	r3, [pc, #100]	@ (80017a4 <HAL_SPI_MspInit+0x114>)
 8001740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001742:	4a18      	ldr	r2, [pc, #96]	@ (80017a4 <HAL_SPI_MspInit+0x114>)
 8001744:	f043 0302 	orr.w	r3, r3, #2
 8001748:	6313      	str	r3, [r2, #48]	@ 0x30
 800174a:	4b16      	ldr	r3, [pc, #88]	@ (80017a4 <HAL_SPI_MspInit+0x114>)
 800174c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800174e:	f003 0302 	and.w	r3, r3, #2
 8001752:	60bb      	str	r3, [r7, #8]
 8001754:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001756:	2306      	movs	r3, #6
 8001758:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800175a:	2302      	movs	r3, #2
 800175c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175e:	2300      	movs	r3, #0
 8001760:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001762:	2303      	movs	r3, #3
 8001764:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001766:	2305      	movs	r3, #5
 8001768:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800176a:	f107 031c 	add.w	r3, r7, #28
 800176e:	4619      	mov	r1, r3
 8001770:	480f      	ldr	r0, [pc, #60]	@ (80017b0 <HAL_SPI_MspInit+0x120>)
 8001772:	f000 fadb 	bl	8001d2c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001776:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800177a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800177c:	2302      	movs	r3, #2
 800177e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001780:	2300      	movs	r3, #0
 8001782:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001784:	2303      	movs	r3, #3
 8001786:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001788:	2305      	movs	r3, #5
 800178a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800178c:	f107 031c 	add.w	r3, r7, #28
 8001790:	4619      	mov	r1, r3
 8001792:	4808      	ldr	r0, [pc, #32]	@ (80017b4 <HAL_SPI_MspInit+0x124>)
 8001794:	f000 faca 	bl	8001d2c <HAL_GPIO_Init>
}
 8001798:	bf00      	nop
 800179a:	3730      	adds	r7, #48	@ 0x30
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	40013000 	.word	0x40013000
 80017a4:	40023800 	.word	0x40023800
 80017a8:	40020000 	.word	0x40020000
 80017ac:	40003800 	.word	0x40003800
 80017b0:	40020800 	.word	0x40020800
 80017b4:	40020400 	.word	0x40020400

080017b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017bc:	bf00      	nop
 80017be:	e7fd      	b.n	80017bc <NMI_Handler+0x4>

080017c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017c4:	bf00      	nop
 80017c6:	e7fd      	b.n	80017c4 <HardFault_Handler+0x4>

080017c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017c8:	b480      	push	{r7}
 80017ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017cc:	bf00      	nop
 80017ce:	e7fd      	b.n	80017cc <MemManage_Handler+0x4>

080017d0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017d4:	bf00      	nop
 80017d6:	e7fd      	b.n	80017d4 <BusFault_Handler+0x4>

080017d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017d8:	b480      	push	{r7}
 80017da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017dc:	bf00      	nop
 80017de:	e7fd      	b.n	80017dc <UsageFault_Handler+0x4>

080017e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017e4:	bf00      	nop
 80017e6:	46bd      	mov	sp, r7
 80017e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ec:	4770      	bx	lr

080017ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017ee:	b480      	push	{r7}
 80017f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017f2:	bf00      	nop
 80017f4:	46bd      	mov	sp, r7
 80017f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fa:	4770      	bx	lr

080017fc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001800:	bf00      	nop
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr

0800180a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800180a:	b580      	push	{r7, lr}
 800180c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800180e:	f000 f937 	bl	8001a80 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001812:	bf00      	nop
 8001814:	bd80      	pop	{r7, pc}

08001816 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001816:	b580      	push	{r7, lr}
 8001818:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(UWB_IRQ_Pin);
 800181a:	2004      	movs	r0, #4
 800181c:	f000 fc3c 	bl	8002098 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001820:	bf00      	nop
 8001822:	bd80      	pop	{r7, pc}

08001824 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LORA_IRQ_Pin);
 8001828:	2010      	movs	r0, #16
 800182a:	f000 fc35 	bl	8002098 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800182e:	bf00      	nop
 8001830:	bd80      	pop	{r7, pc}
	...

08001834 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001838:	4802      	ldr	r0, [pc, #8]	@ (8001844 <OTG_FS_IRQHandler+0x10>)
 800183a:	f000 fd7d 	bl	8002338 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800183e:	bf00      	nop
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	2000176c 	.word	0x2000176c

08001848 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b086      	sub	sp, #24
 800184c:	af00      	add	r7, sp, #0
 800184e:	60f8      	str	r0, [r7, #12]
 8001850:	60b9      	str	r1, [r7, #8]
 8001852:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001854:	2300      	movs	r3, #0
 8001856:	617b      	str	r3, [r7, #20]
 8001858:	e00a      	b.n	8001870 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800185a:	f3af 8000 	nop.w
 800185e:	4601      	mov	r1, r0
 8001860:	68bb      	ldr	r3, [r7, #8]
 8001862:	1c5a      	adds	r2, r3, #1
 8001864:	60ba      	str	r2, [r7, #8]
 8001866:	b2ca      	uxtb	r2, r1
 8001868:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800186a:	697b      	ldr	r3, [r7, #20]
 800186c:	3301      	adds	r3, #1
 800186e:	617b      	str	r3, [r7, #20]
 8001870:	697a      	ldr	r2, [r7, #20]
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	429a      	cmp	r2, r3
 8001876:	dbf0      	blt.n	800185a <_read+0x12>
  }

  return len;
 8001878:	687b      	ldr	r3, [r7, #4]
}
 800187a:	4618      	mov	r0, r3
 800187c:	3718      	adds	r7, #24
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}

08001882 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001882:	b580      	push	{r7, lr}
 8001884:	b086      	sub	sp, #24
 8001886:	af00      	add	r7, sp, #0
 8001888:	60f8      	str	r0, [r7, #12]
 800188a:	60b9      	str	r1, [r7, #8]
 800188c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800188e:	2300      	movs	r3, #0
 8001890:	617b      	str	r3, [r7, #20]
 8001892:	e009      	b.n	80018a8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001894:	68bb      	ldr	r3, [r7, #8]
 8001896:	1c5a      	adds	r2, r3, #1
 8001898:	60ba      	str	r2, [r7, #8]
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	4618      	mov	r0, r3
 800189e:	f007 fbc4 	bl	800902a <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018a2:	697b      	ldr	r3, [r7, #20]
 80018a4:	3301      	adds	r3, #1
 80018a6:	617b      	str	r3, [r7, #20]
 80018a8:	697a      	ldr	r2, [r7, #20]
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	429a      	cmp	r2, r3
 80018ae:	dbf1      	blt.n	8001894 <_write+0x12>
  }
  return len;
 80018b0:	687b      	ldr	r3, [r7, #4]
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	3718      	adds	r7, #24
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}

080018ba <_close>:

int _close(int file)
{
 80018ba:	b480      	push	{r7}
 80018bc:	b083      	sub	sp, #12
 80018be:	af00      	add	r7, sp, #0
 80018c0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80018c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	370c      	adds	r7, #12
 80018ca:	46bd      	mov	sp, r7
 80018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d0:	4770      	bx	lr

080018d2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018d2:	b480      	push	{r7}
 80018d4:	b083      	sub	sp, #12
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	6078      	str	r0, [r7, #4]
 80018da:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018e2:	605a      	str	r2, [r3, #4]
  return 0;
 80018e4:	2300      	movs	r3, #0
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	370c      	adds	r7, #12
 80018ea:	46bd      	mov	sp, r7
 80018ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f0:	4770      	bx	lr

080018f2 <_isatty>:

int _isatty(int file)
{
 80018f2:	b480      	push	{r7}
 80018f4:	b083      	sub	sp, #12
 80018f6:	af00      	add	r7, sp, #0
 80018f8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80018fa:	2301      	movs	r3, #1
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	370c      	adds	r7, #12
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr

08001908 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001908:	b480      	push	{r7}
 800190a:	b085      	sub	sp, #20
 800190c:	af00      	add	r7, sp, #0
 800190e:	60f8      	str	r0, [r7, #12]
 8001910:	60b9      	str	r1, [r7, #8]
 8001912:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001914:	2300      	movs	r3, #0
}
 8001916:	4618      	mov	r0, r3
 8001918:	3714      	adds	r7, #20
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr
	...

08001924 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b086      	sub	sp, #24
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800192c:	4a14      	ldr	r2, [pc, #80]	@ (8001980 <_sbrk+0x5c>)
 800192e:	4b15      	ldr	r3, [pc, #84]	@ (8001984 <_sbrk+0x60>)
 8001930:	1ad3      	subs	r3, r2, r3
 8001932:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001934:	697b      	ldr	r3, [r7, #20]
 8001936:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001938:	4b13      	ldr	r3, [pc, #76]	@ (8001988 <_sbrk+0x64>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d102      	bne.n	8001946 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001940:	4b11      	ldr	r3, [pc, #68]	@ (8001988 <_sbrk+0x64>)
 8001942:	4a12      	ldr	r2, [pc, #72]	@ (800198c <_sbrk+0x68>)
 8001944:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001946:	4b10      	ldr	r3, [pc, #64]	@ (8001988 <_sbrk+0x64>)
 8001948:	681a      	ldr	r2, [r3, #0]
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	4413      	add	r3, r2
 800194e:	693a      	ldr	r2, [r7, #16]
 8001950:	429a      	cmp	r2, r3
 8001952:	d207      	bcs.n	8001964 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001954:	f008 fa1e 	bl	8009d94 <__errno>
 8001958:	4603      	mov	r3, r0
 800195a:	220c      	movs	r2, #12
 800195c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800195e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001962:	e009      	b.n	8001978 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001964:	4b08      	ldr	r3, [pc, #32]	@ (8001988 <_sbrk+0x64>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800196a:	4b07      	ldr	r3, [pc, #28]	@ (8001988 <_sbrk+0x64>)
 800196c:	681a      	ldr	r2, [r3, #0]
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	4413      	add	r3, r2
 8001972:	4a05      	ldr	r2, [pc, #20]	@ (8001988 <_sbrk+0x64>)
 8001974:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001976:	68fb      	ldr	r3, [r7, #12]
}
 8001978:	4618      	mov	r0, r3
 800197a:	3718      	adds	r7, #24
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}
 8001980:	20040000 	.word	0x20040000
 8001984:	00000400 	.word	0x00000400
 8001988:	20000270 	.word	0x20000270
 800198c:	20001d98 	.word	0x20001d98

08001990 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001994:	4b06      	ldr	r3, [pc, #24]	@ (80019b0 <SystemInit+0x20>)
 8001996:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800199a:	4a05      	ldr	r2, [pc, #20]	@ (80019b0 <SystemInit+0x20>)
 800199c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80019a0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019a4:	bf00      	nop
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	e000ed00 	.word	0xe000ed00

080019b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80019b4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80019ec <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit 
 80019b8:	f7ff ffea 	bl	8001990 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80019bc:	480c      	ldr	r0, [pc, #48]	@ (80019f0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80019be:	490d      	ldr	r1, [pc, #52]	@ (80019f4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80019c0:	4a0d      	ldr	r2, [pc, #52]	@ (80019f8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80019c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019c4:	e002      	b.n	80019cc <LoopCopyDataInit>

080019c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019ca:	3304      	adds	r3, #4

080019cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019d0:	d3f9      	bcc.n	80019c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019d2:	4a0a      	ldr	r2, [pc, #40]	@ (80019fc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80019d4:	4c0a      	ldr	r4, [pc, #40]	@ (8001a00 <LoopFillZerobss+0x22>)
  movs r3, #0
 80019d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019d8:	e001      	b.n	80019de <LoopFillZerobss>

080019da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019dc:	3204      	adds	r2, #4

080019de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019e0:	d3fb      	bcc.n	80019da <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019e2:	f008 f9dd 	bl	8009da0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80019e6:	f7ff fb2d 	bl	8001044 <main>
  bx  lr    
 80019ea:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80019ec:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 80019f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019f4:	20000188 	.word	0x20000188
  ldr r2, =_sidata
 80019f8:	0800aa50 	.word	0x0800aa50
  ldr r2, =_sbss
 80019fc:	20000188 	.word	0x20000188
  ldr r4, =_ebss
 8001a00:	20001d98 	.word	0x20001d98

08001a04 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a04:	e7fe      	b.n	8001a04 <ADC_IRQHandler>

08001a06 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a06:	b580      	push	{r7, lr}
 8001a08:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a0a:	2003      	movs	r0, #3
 8001a0c:	f000 f94c 	bl	8001ca8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a10:	200f      	movs	r0, #15
 8001a12:	f000 f805 	bl	8001a20 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a16:	f7ff fe17 	bl	8001648 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a1a:	2300      	movs	r3, #0
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	bd80      	pop	{r7, pc}

08001a20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a28:	4b12      	ldr	r3, [pc, #72]	@ (8001a74 <HAL_InitTick+0x54>)
 8001a2a:	681a      	ldr	r2, [r3, #0]
 8001a2c:	4b12      	ldr	r3, [pc, #72]	@ (8001a78 <HAL_InitTick+0x58>)
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	4619      	mov	r1, r3
 8001a32:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a36:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f000 f967 	bl	8001d12 <HAL_SYSTICK_Config>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d001      	beq.n	8001a4e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	e00e      	b.n	8001a6c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2b0f      	cmp	r3, #15
 8001a52:	d80a      	bhi.n	8001a6a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a54:	2200      	movs	r2, #0
 8001a56:	6879      	ldr	r1, [r7, #4]
 8001a58:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001a5c:	f000 f92f 	bl	8001cbe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a60:	4a06      	ldr	r2, [pc, #24]	@ (8001a7c <HAL_InitTick+0x5c>)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a66:	2300      	movs	r3, #0
 8001a68:	e000      	b.n	8001a6c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a6a:	2301      	movs	r3, #1
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	3708      	adds	r7, #8
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	2000000c 	.word	0x2000000c
 8001a78:	20000014 	.word	0x20000014
 8001a7c:	20000010 	.word	0x20000010

08001a80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a84:	4b06      	ldr	r3, [pc, #24]	@ (8001aa0 <HAL_IncTick+0x20>)
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	461a      	mov	r2, r3
 8001a8a:	4b06      	ldr	r3, [pc, #24]	@ (8001aa4 <HAL_IncTick+0x24>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4413      	add	r3, r2
 8001a90:	4a04      	ldr	r2, [pc, #16]	@ (8001aa4 <HAL_IncTick+0x24>)
 8001a92:	6013      	str	r3, [r2, #0]
}
 8001a94:	bf00      	nop
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr
 8001a9e:	bf00      	nop
 8001aa0:	20000014 	.word	0x20000014
 8001aa4:	20000274 	.word	0x20000274

08001aa8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	af00      	add	r7, sp, #0
  return uwTick;
 8001aac:	4b03      	ldr	r3, [pc, #12]	@ (8001abc <HAL_GetTick+0x14>)
 8001aae:	681b      	ldr	r3, [r3, #0]
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr
 8001aba:	bf00      	nop
 8001abc:	20000274 	.word	0x20000274

08001ac0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b084      	sub	sp, #16
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ac8:	f7ff ffee 	bl	8001aa8 <HAL_GetTick>
 8001acc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001ad8:	d005      	beq.n	8001ae6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ada:	4b0a      	ldr	r3, [pc, #40]	@ (8001b04 <HAL_Delay+0x44>)
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	461a      	mov	r2, r3
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	4413      	add	r3, r2
 8001ae4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ae6:	bf00      	nop
 8001ae8:	f7ff ffde 	bl	8001aa8 <HAL_GetTick>
 8001aec:	4602      	mov	r2, r0
 8001aee:	68bb      	ldr	r3, [r7, #8]
 8001af0:	1ad3      	subs	r3, r2, r3
 8001af2:	68fa      	ldr	r2, [r7, #12]
 8001af4:	429a      	cmp	r2, r3
 8001af6:	d8f7      	bhi.n	8001ae8 <HAL_Delay+0x28>
  {
  }
}
 8001af8:	bf00      	nop
 8001afa:	bf00      	nop
 8001afc:	3710      	adds	r7, #16
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	20000014 	.word	0x20000014

08001b08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b085      	sub	sp, #20
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	f003 0307 	and.w	r3, r3, #7
 8001b16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b18:	4b0b      	ldr	r3, [pc, #44]	@ (8001b48 <__NVIC_SetPriorityGrouping+0x40>)
 8001b1a:	68db      	ldr	r3, [r3, #12]
 8001b1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b1e:	68ba      	ldr	r2, [r7, #8]
 8001b20:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b24:	4013      	ands	r3, r2
 8001b26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b2c:	68bb      	ldr	r3, [r7, #8]
 8001b2e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001b30:	4b06      	ldr	r3, [pc, #24]	@ (8001b4c <__NVIC_SetPriorityGrouping+0x44>)
 8001b32:	4313      	orrs	r3, r2
 8001b34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b36:	4a04      	ldr	r2, [pc, #16]	@ (8001b48 <__NVIC_SetPriorityGrouping+0x40>)
 8001b38:	68bb      	ldr	r3, [r7, #8]
 8001b3a:	60d3      	str	r3, [r2, #12]
}
 8001b3c:	bf00      	nop
 8001b3e:	3714      	adds	r7, #20
 8001b40:	46bd      	mov	sp, r7
 8001b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b46:	4770      	bx	lr
 8001b48:	e000ed00 	.word	0xe000ed00
 8001b4c:	05fa0000 	.word	0x05fa0000

08001b50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b50:	b480      	push	{r7}
 8001b52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b54:	4b04      	ldr	r3, [pc, #16]	@ (8001b68 <__NVIC_GetPriorityGrouping+0x18>)
 8001b56:	68db      	ldr	r3, [r3, #12]
 8001b58:	0a1b      	lsrs	r3, r3, #8
 8001b5a:	f003 0307 	and.w	r3, r3, #7
}
 8001b5e:	4618      	mov	r0, r3
 8001b60:	46bd      	mov	sp, r7
 8001b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b66:	4770      	bx	lr
 8001b68:	e000ed00 	.word	0xe000ed00

08001b6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b083      	sub	sp, #12
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	4603      	mov	r3, r0
 8001b74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	db0b      	blt.n	8001b96 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b7e:	79fb      	ldrb	r3, [r7, #7]
 8001b80:	f003 021f 	and.w	r2, r3, #31
 8001b84:	4907      	ldr	r1, [pc, #28]	@ (8001ba4 <__NVIC_EnableIRQ+0x38>)
 8001b86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b8a:	095b      	lsrs	r3, r3, #5
 8001b8c:	2001      	movs	r0, #1
 8001b8e:	fa00 f202 	lsl.w	r2, r0, r2
 8001b92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b96:	bf00      	nop
 8001b98:	370c      	adds	r7, #12
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr
 8001ba2:	bf00      	nop
 8001ba4:	e000e100 	.word	0xe000e100

08001ba8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b083      	sub	sp, #12
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	4603      	mov	r3, r0
 8001bb0:	6039      	str	r1, [r7, #0]
 8001bb2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	db0a      	blt.n	8001bd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	b2da      	uxtb	r2, r3
 8001bc0:	490c      	ldr	r1, [pc, #48]	@ (8001bf4 <__NVIC_SetPriority+0x4c>)
 8001bc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bc6:	0112      	lsls	r2, r2, #4
 8001bc8:	b2d2      	uxtb	r2, r2
 8001bca:	440b      	add	r3, r1
 8001bcc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bd0:	e00a      	b.n	8001be8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	b2da      	uxtb	r2, r3
 8001bd6:	4908      	ldr	r1, [pc, #32]	@ (8001bf8 <__NVIC_SetPriority+0x50>)
 8001bd8:	79fb      	ldrb	r3, [r7, #7]
 8001bda:	f003 030f 	and.w	r3, r3, #15
 8001bde:	3b04      	subs	r3, #4
 8001be0:	0112      	lsls	r2, r2, #4
 8001be2:	b2d2      	uxtb	r2, r2
 8001be4:	440b      	add	r3, r1
 8001be6:	761a      	strb	r2, [r3, #24]
}
 8001be8:	bf00      	nop
 8001bea:	370c      	adds	r7, #12
 8001bec:	46bd      	mov	sp, r7
 8001bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf2:	4770      	bx	lr
 8001bf4:	e000e100 	.word	0xe000e100
 8001bf8:	e000ed00 	.word	0xe000ed00

08001bfc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	b089      	sub	sp, #36	@ 0x24
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	60f8      	str	r0, [r7, #12]
 8001c04:	60b9      	str	r1, [r7, #8]
 8001c06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	f003 0307 	and.w	r3, r3, #7
 8001c0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c10:	69fb      	ldr	r3, [r7, #28]
 8001c12:	f1c3 0307 	rsb	r3, r3, #7
 8001c16:	2b04      	cmp	r3, #4
 8001c18:	bf28      	it	cs
 8001c1a:	2304      	movcs	r3, #4
 8001c1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c1e:	69fb      	ldr	r3, [r7, #28]
 8001c20:	3304      	adds	r3, #4
 8001c22:	2b06      	cmp	r3, #6
 8001c24:	d902      	bls.n	8001c2c <NVIC_EncodePriority+0x30>
 8001c26:	69fb      	ldr	r3, [r7, #28]
 8001c28:	3b03      	subs	r3, #3
 8001c2a:	e000      	b.n	8001c2e <NVIC_EncodePriority+0x32>
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c30:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001c34:	69bb      	ldr	r3, [r7, #24]
 8001c36:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3a:	43da      	mvns	r2, r3
 8001c3c:	68bb      	ldr	r3, [r7, #8]
 8001c3e:	401a      	ands	r2, r3
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c44:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c4e:	43d9      	mvns	r1, r3
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c54:	4313      	orrs	r3, r2
         );
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	3724      	adds	r7, #36	@ 0x24
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr
	...

08001c64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b082      	sub	sp, #8
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	3b01      	subs	r3, #1
 8001c70:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c74:	d301      	bcc.n	8001c7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c76:	2301      	movs	r3, #1
 8001c78:	e00f      	b.n	8001c9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c7a:	4a0a      	ldr	r2, [pc, #40]	@ (8001ca4 <SysTick_Config+0x40>)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	3b01      	subs	r3, #1
 8001c80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c82:	210f      	movs	r1, #15
 8001c84:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001c88:	f7ff ff8e 	bl	8001ba8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c8c:	4b05      	ldr	r3, [pc, #20]	@ (8001ca4 <SysTick_Config+0x40>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c92:	4b04      	ldr	r3, [pc, #16]	@ (8001ca4 <SysTick_Config+0x40>)
 8001c94:	2207      	movs	r2, #7
 8001c96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c98:	2300      	movs	r3, #0
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	3708      	adds	r7, #8
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	e000e010 	.word	0xe000e010

08001ca8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b082      	sub	sp, #8
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cb0:	6878      	ldr	r0, [r7, #4]
 8001cb2:	f7ff ff29 	bl	8001b08 <__NVIC_SetPriorityGrouping>
}
 8001cb6:	bf00      	nop
 8001cb8:	3708      	adds	r7, #8
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}

08001cbe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001cbe:	b580      	push	{r7, lr}
 8001cc0:	b086      	sub	sp, #24
 8001cc2:	af00      	add	r7, sp, #0
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	60b9      	str	r1, [r7, #8]
 8001cc8:	607a      	str	r2, [r7, #4]
 8001cca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001cd0:	f7ff ff3e 	bl	8001b50 <__NVIC_GetPriorityGrouping>
 8001cd4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cd6:	687a      	ldr	r2, [r7, #4]
 8001cd8:	68b9      	ldr	r1, [r7, #8]
 8001cda:	6978      	ldr	r0, [r7, #20]
 8001cdc:	f7ff ff8e 	bl	8001bfc <NVIC_EncodePriority>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ce6:	4611      	mov	r1, r2
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f7ff ff5d 	bl	8001ba8 <__NVIC_SetPriority>
}
 8001cee:	bf00      	nop
 8001cf0:	3718      	adds	r7, #24
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}

08001cf6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cf6:	b580      	push	{r7, lr}
 8001cf8:	b082      	sub	sp, #8
 8001cfa:	af00      	add	r7, sp, #0
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d04:	4618      	mov	r0, r3
 8001d06:	f7ff ff31 	bl	8001b6c <__NVIC_EnableIRQ>
}
 8001d0a:	bf00      	nop
 8001d0c:	3708      	adds	r7, #8
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}

08001d12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d12:	b580      	push	{r7, lr}
 8001d14:	b082      	sub	sp, #8
 8001d16:	af00      	add	r7, sp, #0
 8001d18:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d1a:	6878      	ldr	r0, [r7, #4]
 8001d1c:	f7ff ffa2 	bl	8001c64 <SysTick_Config>
 8001d20:	4603      	mov	r3, r0
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	3708      	adds	r7, #8
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
	...

08001d2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b089      	sub	sp, #36	@ 0x24
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
 8001d34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001d36:	2300      	movs	r3, #0
 8001d38:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001d42:	2300      	movs	r3, #0
 8001d44:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001d46:	2300      	movs	r3, #0
 8001d48:	61fb      	str	r3, [r7, #28]
 8001d4a:	e169      	b.n	8002020 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001d4c:	2201      	movs	r2, #1
 8001d4e:	69fb      	ldr	r3, [r7, #28]
 8001d50:	fa02 f303 	lsl.w	r3, r2, r3
 8001d54:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	697a      	ldr	r2, [r7, #20]
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001d60:	693a      	ldr	r2, [r7, #16]
 8001d62:	697b      	ldr	r3, [r7, #20]
 8001d64:	429a      	cmp	r2, r3
 8001d66:	f040 8158 	bne.w	800201a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	f003 0303 	and.w	r3, r3, #3
 8001d72:	2b01      	cmp	r3, #1
 8001d74:	d005      	beq.n	8001d82 <HAL_GPIO_Init+0x56>
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	f003 0303 	and.w	r3, r3, #3
 8001d7e:	2b02      	cmp	r3, #2
 8001d80:	d130      	bne.n	8001de4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	689b      	ldr	r3, [r3, #8]
 8001d86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001d88:	69fb      	ldr	r3, [r7, #28]
 8001d8a:	005b      	lsls	r3, r3, #1
 8001d8c:	2203      	movs	r2, #3
 8001d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d92:	43db      	mvns	r3, r3
 8001d94:	69ba      	ldr	r2, [r7, #24]
 8001d96:	4013      	ands	r3, r2
 8001d98:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	68da      	ldr	r2, [r3, #12]
 8001d9e:	69fb      	ldr	r3, [r7, #28]
 8001da0:	005b      	lsls	r3, r3, #1
 8001da2:	fa02 f303 	lsl.w	r3, r2, r3
 8001da6:	69ba      	ldr	r2, [r7, #24]
 8001da8:	4313      	orrs	r3, r2
 8001daa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	69ba      	ldr	r2, [r7, #24]
 8001db0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001db8:	2201      	movs	r2, #1
 8001dba:	69fb      	ldr	r3, [r7, #28]
 8001dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc0:	43db      	mvns	r3, r3
 8001dc2:	69ba      	ldr	r2, [r7, #24]
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	091b      	lsrs	r3, r3, #4
 8001dce:	f003 0201 	and.w	r2, r3, #1
 8001dd2:	69fb      	ldr	r3, [r7, #28]
 8001dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd8:	69ba      	ldr	r2, [r7, #24]
 8001dda:	4313      	orrs	r3, r2
 8001ddc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	69ba      	ldr	r2, [r7, #24]
 8001de2:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	f003 0303 	and.w	r3, r3, #3
 8001dec:	2b03      	cmp	r3, #3
 8001dee:	d017      	beq.n	8001e20 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	68db      	ldr	r3, [r3, #12]
 8001df4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001df6:	69fb      	ldr	r3, [r7, #28]
 8001df8:	005b      	lsls	r3, r3, #1
 8001dfa:	2203      	movs	r2, #3
 8001dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001e00:	43db      	mvns	r3, r3
 8001e02:	69ba      	ldr	r2, [r7, #24]
 8001e04:	4013      	ands	r3, r2
 8001e06:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	689a      	ldr	r2, [r3, #8]
 8001e0c:	69fb      	ldr	r3, [r7, #28]
 8001e0e:	005b      	lsls	r3, r3, #1
 8001e10:	fa02 f303 	lsl.w	r3, r2, r3
 8001e14:	69ba      	ldr	r2, [r7, #24]
 8001e16:	4313      	orrs	r3, r2
 8001e18:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	69ba      	ldr	r2, [r7, #24]
 8001e1e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	f003 0303 	and.w	r3, r3, #3
 8001e28:	2b02      	cmp	r3, #2
 8001e2a:	d123      	bne.n	8001e74 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001e2c:	69fb      	ldr	r3, [r7, #28]
 8001e2e:	08da      	lsrs	r2, r3, #3
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	3208      	adds	r2, #8
 8001e34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001e3a:	69fb      	ldr	r3, [r7, #28]
 8001e3c:	f003 0307 	and.w	r3, r3, #7
 8001e40:	009b      	lsls	r3, r3, #2
 8001e42:	220f      	movs	r2, #15
 8001e44:	fa02 f303 	lsl.w	r3, r2, r3
 8001e48:	43db      	mvns	r3, r3
 8001e4a:	69ba      	ldr	r2, [r7, #24]
 8001e4c:	4013      	ands	r3, r2
 8001e4e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	691a      	ldr	r2, [r3, #16]
 8001e54:	69fb      	ldr	r3, [r7, #28]
 8001e56:	f003 0307 	and.w	r3, r3, #7
 8001e5a:	009b      	lsls	r3, r3, #2
 8001e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e60:	69ba      	ldr	r2, [r7, #24]
 8001e62:	4313      	orrs	r3, r2
 8001e64:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001e66:	69fb      	ldr	r3, [r7, #28]
 8001e68:	08da      	lsrs	r2, r3, #3
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	3208      	adds	r2, #8
 8001e6e:	69b9      	ldr	r1, [r7, #24]
 8001e70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001e7a:	69fb      	ldr	r3, [r7, #28]
 8001e7c:	005b      	lsls	r3, r3, #1
 8001e7e:	2203      	movs	r2, #3
 8001e80:	fa02 f303 	lsl.w	r3, r2, r3
 8001e84:	43db      	mvns	r3, r3
 8001e86:	69ba      	ldr	r2, [r7, #24]
 8001e88:	4013      	ands	r3, r2
 8001e8a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	f003 0203 	and.w	r2, r3, #3
 8001e94:	69fb      	ldr	r3, [r7, #28]
 8001e96:	005b      	lsls	r3, r3, #1
 8001e98:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9c:	69ba      	ldr	r2, [r7, #24]
 8001e9e:	4313      	orrs	r3, r2
 8001ea0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	69ba      	ldr	r2, [r7, #24]
 8001ea6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	f000 80b2 	beq.w	800201a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eb6:	4b60      	ldr	r3, [pc, #384]	@ (8002038 <HAL_GPIO_Init+0x30c>)
 8001eb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eba:	4a5f      	ldr	r2, [pc, #380]	@ (8002038 <HAL_GPIO_Init+0x30c>)
 8001ebc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ec0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ec2:	4b5d      	ldr	r3, [pc, #372]	@ (8002038 <HAL_GPIO_Init+0x30c>)
 8001ec4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ec6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001eca:	60fb      	str	r3, [r7, #12]
 8001ecc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001ece:	4a5b      	ldr	r2, [pc, #364]	@ (800203c <HAL_GPIO_Init+0x310>)
 8001ed0:	69fb      	ldr	r3, [r7, #28]
 8001ed2:	089b      	lsrs	r3, r3, #2
 8001ed4:	3302      	adds	r3, #2
 8001ed6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001eda:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001edc:	69fb      	ldr	r3, [r7, #28]
 8001ede:	f003 0303 	and.w	r3, r3, #3
 8001ee2:	009b      	lsls	r3, r3, #2
 8001ee4:	220f      	movs	r2, #15
 8001ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eea:	43db      	mvns	r3, r3
 8001eec:	69ba      	ldr	r2, [r7, #24]
 8001eee:	4013      	ands	r3, r2
 8001ef0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	4a52      	ldr	r2, [pc, #328]	@ (8002040 <HAL_GPIO_Init+0x314>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d02b      	beq.n	8001f52 <HAL_GPIO_Init+0x226>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4a51      	ldr	r2, [pc, #324]	@ (8002044 <HAL_GPIO_Init+0x318>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d025      	beq.n	8001f4e <HAL_GPIO_Init+0x222>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	4a50      	ldr	r2, [pc, #320]	@ (8002048 <HAL_GPIO_Init+0x31c>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d01f      	beq.n	8001f4a <HAL_GPIO_Init+0x21e>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	4a4f      	ldr	r2, [pc, #316]	@ (800204c <HAL_GPIO_Init+0x320>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d019      	beq.n	8001f46 <HAL_GPIO_Init+0x21a>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4a4e      	ldr	r2, [pc, #312]	@ (8002050 <HAL_GPIO_Init+0x324>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d013      	beq.n	8001f42 <HAL_GPIO_Init+0x216>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	4a4d      	ldr	r2, [pc, #308]	@ (8002054 <HAL_GPIO_Init+0x328>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d00d      	beq.n	8001f3e <HAL_GPIO_Init+0x212>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	4a4c      	ldr	r2, [pc, #304]	@ (8002058 <HAL_GPIO_Init+0x32c>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d007      	beq.n	8001f3a <HAL_GPIO_Init+0x20e>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	4a4b      	ldr	r2, [pc, #300]	@ (800205c <HAL_GPIO_Init+0x330>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d101      	bne.n	8001f36 <HAL_GPIO_Init+0x20a>
 8001f32:	2307      	movs	r3, #7
 8001f34:	e00e      	b.n	8001f54 <HAL_GPIO_Init+0x228>
 8001f36:	2308      	movs	r3, #8
 8001f38:	e00c      	b.n	8001f54 <HAL_GPIO_Init+0x228>
 8001f3a:	2306      	movs	r3, #6
 8001f3c:	e00a      	b.n	8001f54 <HAL_GPIO_Init+0x228>
 8001f3e:	2305      	movs	r3, #5
 8001f40:	e008      	b.n	8001f54 <HAL_GPIO_Init+0x228>
 8001f42:	2304      	movs	r3, #4
 8001f44:	e006      	b.n	8001f54 <HAL_GPIO_Init+0x228>
 8001f46:	2303      	movs	r3, #3
 8001f48:	e004      	b.n	8001f54 <HAL_GPIO_Init+0x228>
 8001f4a:	2302      	movs	r3, #2
 8001f4c:	e002      	b.n	8001f54 <HAL_GPIO_Init+0x228>
 8001f4e:	2301      	movs	r3, #1
 8001f50:	e000      	b.n	8001f54 <HAL_GPIO_Init+0x228>
 8001f52:	2300      	movs	r3, #0
 8001f54:	69fa      	ldr	r2, [r7, #28]
 8001f56:	f002 0203 	and.w	r2, r2, #3
 8001f5a:	0092      	lsls	r2, r2, #2
 8001f5c:	4093      	lsls	r3, r2
 8001f5e:	69ba      	ldr	r2, [r7, #24]
 8001f60:	4313      	orrs	r3, r2
 8001f62:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001f64:	4935      	ldr	r1, [pc, #212]	@ (800203c <HAL_GPIO_Init+0x310>)
 8001f66:	69fb      	ldr	r3, [r7, #28]
 8001f68:	089b      	lsrs	r3, r3, #2
 8001f6a:	3302      	adds	r3, #2
 8001f6c:	69ba      	ldr	r2, [r7, #24]
 8001f6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f72:	4b3b      	ldr	r3, [pc, #236]	@ (8002060 <HAL_GPIO_Init+0x334>)
 8001f74:	689b      	ldr	r3, [r3, #8]
 8001f76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	43db      	mvns	r3, r3
 8001f7c:	69ba      	ldr	r2, [r7, #24]
 8001f7e:	4013      	ands	r3, r2
 8001f80:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d003      	beq.n	8001f96 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001f8e:	69ba      	ldr	r2, [r7, #24]
 8001f90:	693b      	ldr	r3, [r7, #16]
 8001f92:	4313      	orrs	r3, r2
 8001f94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f96:	4a32      	ldr	r2, [pc, #200]	@ (8002060 <HAL_GPIO_Init+0x334>)
 8001f98:	69bb      	ldr	r3, [r7, #24]
 8001f9a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f9c:	4b30      	ldr	r3, [pc, #192]	@ (8002060 <HAL_GPIO_Init+0x334>)
 8001f9e:	68db      	ldr	r3, [r3, #12]
 8001fa0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	43db      	mvns	r3, r3
 8001fa6:	69ba      	ldr	r2, [r7, #24]
 8001fa8:	4013      	ands	r3, r2
 8001faa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d003      	beq.n	8001fc0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001fb8:	69ba      	ldr	r2, [r7, #24]
 8001fba:	693b      	ldr	r3, [r7, #16]
 8001fbc:	4313      	orrs	r3, r2
 8001fbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001fc0:	4a27      	ldr	r2, [pc, #156]	@ (8002060 <HAL_GPIO_Init+0x334>)
 8001fc2:	69bb      	ldr	r3, [r7, #24]
 8001fc4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001fc6:	4b26      	ldr	r3, [pc, #152]	@ (8002060 <HAL_GPIO_Init+0x334>)
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fcc:	693b      	ldr	r3, [r7, #16]
 8001fce:	43db      	mvns	r3, r3
 8001fd0:	69ba      	ldr	r2, [r7, #24]
 8001fd2:	4013      	ands	r3, r2
 8001fd4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d003      	beq.n	8001fea <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001fe2:	69ba      	ldr	r2, [r7, #24]
 8001fe4:	693b      	ldr	r3, [r7, #16]
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001fea:	4a1d      	ldr	r2, [pc, #116]	@ (8002060 <HAL_GPIO_Init+0x334>)
 8001fec:	69bb      	ldr	r3, [r7, #24]
 8001fee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ff0:	4b1b      	ldr	r3, [pc, #108]	@ (8002060 <HAL_GPIO_Init+0x334>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ff6:	693b      	ldr	r3, [r7, #16]
 8001ff8:	43db      	mvns	r3, r3
 8001ffa:	69ba      	ldr	r2, [r7, #24]
 8001ffc:	4013      	ands	r3, r2
 8001ffe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002008:	2b00      	cmp	r3, #0
 800200a:	d003      	beq.n	8002014 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800200c:	69ba      	ldr	r2, [r7, #24]
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	4313      	orrs	r3, r2
 8002012:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002014:	4a12      	ldr	r2, [pc, #72]	@ (8002060 <HAL_GPIO_Init+0x334>)
 8002016:	69bb      	ldr	r3, [r7, #24]
 8002018:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800201a:	69fb      	ldr	r3, [r7, #28]
 800201c:	3301      	adds	r3, #1
 800201e:	61fb      	str	r3, [r7, #28]
 8002020:	69fb      	ldr	r3, [r7, #28]
 8002022:	2b0f      	cmp	r3, #15
 8002024:	f67f ae92 	bls.w	8001d4c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002028:	bf00      	nop
 800202a:	bf00      	nop
 800202c:	3724      	adds	r7, #36	@ 0x24
 800202e:	46bd      	mov	sp, r7
 8002030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002034:	4770      	bx	lr
 8002036:	bf00      	nop
 8002038:	40023800 	.word	0x40023800
 800203c:	40013800 	.word	0x40013800
 8002040:	40020000 	.word	0x40020000
 8002044:	40020400 	.word	0x40020400
 8002048:	40020800 	.word	0x40020800
 800204c:	40020c00 	.word	0x40020c00
 8002050:	40021000 	.word	0x40021000
 8002054:	40021400 	.word	0x40021400
 8002058:	40021800 	.word	0x40021800
 800205c:	40021c00 	.word	0x40021c00
 8002060:	40013c00 	.word	0x40013c00

08002064 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002064:	b480      	push	{r7}
 8002066:	b083      	sub	sp, #12
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
 800206c:	460b      	mov	r3, r1
 800206e:	807b      	strh	r3, [r7, #2]
 8002070:	4613      	mov	r3, r2
 8002072:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002074:	787b      	ldrb	r3, [r7, #1]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d003      	beq.n	8002082 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800207a:	887a      	ldrh	r2, [r7, #2]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002080:	e003      	b.n	800208a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002082:	887b      	ldrh	r3, [r7, #2]
 8002084:	041a      	lsls	r2, r3, #16
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	619a      	str	r2, [r3, #24]
}
 800208a:	bf00      	nop
 800208c:	370c      	adds	r7, #12
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr
	...

08002098 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b082      	sub	sp, #8
 800209c:	af00      	add	r7, sp, #0
 800209e:	4603      	mov	r3, r0
 80020a0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80020a2:	4b08      	ldr	r3, [pc, #32]	@ (80020c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80020a4:	695a      	ldr	r2, [r3, #20]
 80020a6:	88fb      	ldrh	r3, [r7, #6]
 80020a8:	4013      	ands	r3, r2
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d006      	beq.n	80020bc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80020ae:	4a05      	ldr	r2, [pc, #20]	@ (80020c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80020b0:	88fb      	ldrh	r3, [r7, #6]
 80020b2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80020b4:	88fb      	ldrh	r3, [r7, #6]
 80020b6:	4618      	mov	r0, r3
 80020b8:	f7fe ff3e 	bl	8000f38 <HAL_GPIO_EXTI_Callback>
  }
}
 80020bc:	bf00      	nop
 80020be:	3708      	adds	r7, #8
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}
 80020c4:	40013c00 	.word	0x40013c00

080020c8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b086      	sub	sp, #24
 80020cc:	af02      	add	r7, sp, #8
 80020ce:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d101      	bne.n	80020da <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
 80020d8:	e108      	b.n	80022ec <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80020e6:	b2db      	uxtb	r3, r3
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d106      	bne.n	80020fa <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2200      	movs	r2, #0
 80020f0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80020f4:	6878      	ldr	r0, [r7, #4]
 80020f6:	f007 f8d3 	bl	80092a0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2203      	movs	r2, #3
 80020fe:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002102:	68bb      	ldr	r3, [r7, #8]
 8002104:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002108:	d102      	bne.n	8002110 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2200      	movs	r2, #0
 800210e:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4618      	mov	r0, r3
 8002116:	f003 fb68 	bl	80057ea <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6818      	ldr	r0, [r3, #0]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	7c1a      	ldrb	r2, [r3, #16]
 8002122:	f88d 2000 	strb.w	r2, [sp]
 8002126:	3304      	adds	r3, #4
 8002128:	cb0e      	ldmia	r3, {r1, r2, r3}
 800212a:	f003 fa1f 	bl	800556c <USB_CoreInit>
 800212e:	4603      	mov	r3, r0
 8002130:	2b00      	cmp	r3, #0
 8002132:	d005      	beq.n	8002140 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2202      	movs	r2, #2
 8002138:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800213c:	2301      	movs	r3, #1
 800213e:	e0d5      	b.n	80022ec <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	2100      	movs	r1, #0
 8002146:	4618      	mov	r0, r3
 8002148:	f003 fb60 	bl	800580c <USB_SetCurrentMode>
 800214c:	4603      	mov	r3, r0
 800214e:	2b00      	cmp	r3, #0
 8002150:	d005      	beq.n	800215e <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2202      	movs	r2, #2
 8002156:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800215a:	2301      	movs	r3, #1
 800215c:	e0c6      	b.n	80022ec <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800215e:	2300      	movs	r3, #0
 8002160:	73fb      	strb	r3, [r7, #15]
 8002162:	e04a      	b.n	80021fa <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002164:	7bfa      	ldrb	r2, [r7, #15]
 8002166:	6879      	ldr	r1, [r7, #4]
 8002168:	4613      	mov	r3, r2
 800216a:	00db      	lsls	r3, r3, #3
 800216c:	4413      	add	r3, r2
 800216e:	009b      	lsls	r3, r3, #2
 8002170:	440b      	add	r3, r1
 8002172:	3315      	adds	r3, #21
 8002174:	2201      	movs	r2, #1
 8002176:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002178:	7bfa      	ldrb	r2, [r7, #15]
 800217a:	6879      	ldr	r1, [r7, #4]
 800217c:	4613      	mov	r3, r2
 800217e:	00db      	lsls	r3, r3, #3
 8002180:	4413      	add	r3, r2
 8002182:	009b      	lsls	r3, r3, #2
 8002184:	440b      	add	r3, r1
 8002186:	3314      	adds	r3, #20
 8002188:	7bfa      	ldrb	r2, [r7, #15]
 800218a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800218c:	7bfa      	ldrb	r2, [r7, #15]
 800218e:	7bfb      	ldrb	r3, [r7, #15]
 8002190:	b298      	uxth	r0, r3
 8002192:	6879      	ldr	r1, [r7, #4]
 8002194:	4613      	mov	r3, r2
 8002196:	00db      	lsls	r3, r3, #3
 8002198:	4413      	add	r3, r2
 800219a:	009b      	lsls	r3, r3, #2
 800219c:	440b      	add	r3, r1
 800219e:	332e      	adds	r3, #46	@ 0x2e
 80021a0:	4602      	mov	r2, r0
 80021a2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80021a4:	7bfa      	ldrb	r2, [r7, #15]
 80021a6:	6879      	ldr	r1, [r7, #4]
 80021a8:	4613      	mov	r3, r2
 80021aa:	00db      	lsls	r3, r3, #3
 80021ac:	4413      	add	r3, r2
 80021ae:	009b      	lsls	r3, r3, #2
 80021b0:	440b      	add	r3, r1
 80021b2:	3318      	adds	r3, #24
 80021b4:	2200      	movs	r2, #0
 80021b6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80021b8:	7bfa      	ldrb	r2, [r7, #15]
 80021ba:	6879      	ldr	r1, [r7, #4]
 80021bc:	4613      	mov	r3, r2
 80021be:	00db      	lsls	r3, r3, #3
 80021c0:	4413      	add	r3, r2
 80021c2:	009b      	lsls	r3, r3, #2
 80021c4:	440b      	add	r3, r1
 80021c6:	331c      	adds	r3, #28
 80021c8:	2200      	movs	r2, #0
 80021ca:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80021cc:	7bfa      	ldrb	r2, [r7, #15]
 80021ce:	6879      	ldr	r1, [r7, #4]
 80021d0:	4613      	mov	r3, r2
 80021d2:	00db      	lsls	r3, r3, #3
 80021d4:	4413      	add	r3, r2
 80021d6:	009b      	lsls	r3, r3, #2
 80021d8:	440b      	add	r3, r1
 80021da:	3320      	adds	r3, #32
 80021dc:	2200      	movs	r2, #0
 80021de:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80021e0:	7bfa      	ldrb	r2, [r7, #15]
 80021e2:	6879      	ldr	r1, [r7, #4]
 80021e4:	4613      	mov	r3, r2
 80021e6:	00db      	lsls	r3, r3, #3
 80021e8:	4413      	add	r3, r2
 80021ea:	009b      	lsls	r3, r3, #2
 80021ec:	440b      	add	r3, r1
 80021ee:	3324      	adds	r3, #36	@ 0x24
 80021f0:	2200      	movs	r2, #0
 80021f2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80021f4:	7bfb      	ldrb	r3, [r7, #15]
 80021f6:	3301      	adds	r3, #1
 80021f8:	73fb      	strb	r3, [r7, #15]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	791b      	ldrb	r3, [r3, #4]
 80021fe:	7bfa      	ldrb	r2, [r7, #15]
 8002200:	429a      	cmp	r2, r3
 8002202:	d3af      	bcc.n	8002164 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002204:	2300      	movs	r3, #0
 8002206:	73fb      	strb	r3, [r7, #15]
 8002208:	e044      	b.n	8002294 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800220a:	7bfa      	ldrb	r2, [r7, #15]
 800220c:	6879      	ldr	r1, [r7, #4]
 800220e:	4613      	mov	r3, r2
 8002210:	00db      	lsls	r3, r3, #3
 8002212:	4413      	add	r3, r2
 8002214:	009b      	lsls	r3, r3, #2
 8002216:	440b      	add	r3, r1
 8002218:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800221c:	2200      	movs	r2, #0
 800221e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002220:	7bfa      	ldrb	r2, [r7, #15]
 8002222:	6879      	ldr	r1, [r7, #4]
 8002224:	4613      	mov	r3, r2
 8002226:	00db      	lsls	r3, r3, #3
 8002228:	4413      	add	r3, r2
 800222a:	009b      	lsls	r3, r3, #2
 800222c:	440b      	add	r3, r1
 800222e:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002232:	7bfa      	ldrb	r2, [r7, #15]
 8002234:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002236:	7bfa      	ldrb	r2, [r7, #15]
 8002238:	6879      	ldr	r1, [r7, #4]
 800223a:	4613      	mov	r3, r2
 800223c:	00db      	lsls	r3, r3, #3
 800223e:	4413      	add	r3, r2
 8002240:	009b      	lsls	r3, r3, #2
 8002242:	440b      	add	r3, r1
 8002244:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002248:	2200      	movs	r2, #0
 800224a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800224c:	7bfa      	ldrb	r2, [r7, #15]
 800224e:	6879      	ldr	r1, [r7, #4]
 8002250:	4613      	mov	r3, r2
 8002252:	00db      	lsls	r3, r3, #3
 8002254:	4413      	add	r3, r2
 8002256:	009b      	lsls	r3, r3, #2
 8002258:	440b      	add	r3, r1
 800225a:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800225e:	2200      	movs	r2, #0
 8002260:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002262:	7bfa      	ldrb	r2, [r7, #15]
 8002264:	6879      	ldr	r1, [r7, #4]
 8002266:	4613      	mov	r3, r2
 8002268:	00db      	lsls	r3, r3, #3
 800226a:	4413      	add	r3, r2
 800226c:	009b      	lsls	r3, r3, #2
 800226e:	440b      	add	r3, r1
 8002270:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002274:	2200      	movs	r2, #0
 8002276:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002278:	7bfa      	ldrb	r2, [r7, #15]
 800227a:	6879      	ldr	r1, [r7, #4]
 800227c:	4613      	mov	r3, r2
 800227e:	00db      	lsls	r3, r3, #3
 8002280:	4413      	add	r3, r2
 8002282:	009b      	lsls	r3, r3, #2
 8002284:	440b      	add	r3, r1
 8002286:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800228a:	2200      	movs	r2, #0
 800228c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800228e:	7bfb      	ldrb	r3, [r7, #15]
 8002290:	3301      	adds	r3, #1
 8002292:	73fb      	strb	r3, [r7, #15]
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	791b      	ldrb	r3, [r3, #4]
 8002298:	7bfa      	ldrb	r2, [r7, #15]
 800229a:	429a      	cmp	r2, r3
 800229c:	d3b5      	bcc.n	800220a <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6818      	ldr	r0, [r3, #0]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	7c1a      	ldrb	r2, [r3, #16]
 80022a6:	f88d 2000 	strb.w	r2, [sp]
 80022aa:	3304      	adds	r3, #4
 80022ac:	cb0e      	ldmia	r3, {r1, r2, r3}
 80022ae:	f003 faf9 	bl	80058a4 <USB_DevInit>
 80022b2:	4603      	mov	r3, r0
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d005      	beq.n	80022c4 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2202      	movs	r2, #2
 80022bc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80022c0:	2301      	movs	r3, #1
 80022c2:	e013      	b.n	80022ec <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2200      	movs	r2, #0
 80022c8:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2201      	movs	r2, #1
 80022ce:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	7b1b      	ldrb	r3, [r3, #12]
 80022d6:	2b01      	cmp	r3, #1
 80022d8:	d102      	bne.n	80022e0 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80022da:	6878      	ldr	r0, [r7, #4]
 80022dc:	f001 f95c 	bl	8003598 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4618      	mov	r0, r3
 80022e6:	f004 fb4e 	bl	8006986 <USB_DevDisconnect>

  return HAL_OK;
 80022ea:	2300      	movs	r3, #0
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	3710      	adds	r7, #16
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}

080022f4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b082      	sub	sp, #8
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002302:	2b01      	cmp	r3, #1
 8002304:	d101      	bne.n	800230a <HAL_PCD_Start+0x16>
 8002306:	2302      	movs	r3, #2
 8002308:	e012      	b.n	8002330 <HAL_PCD_Start+0x3c>
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2201      	movs	r2, #1
 800230e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  __HAL_PCD_ENABLE(hpcd);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4618      	mov	r0, r3
 8002318:	f003 fa56 	bl	80057c8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4618      	mov	r0, r3
 8002322:	f004 fb0f 	bl	8006944 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2200      	movs	r2, #0
 800232a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800232e:	2300      	movs	r3, #0
}
 8002330:	4618      	mov	r0, r3
 8002332:	3708      	adds	r7, #8
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}

08002338 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002338:	b590      	push	{r4, r7, lr}
 800233a:	b08d      	sub	sp, #52	@ 0x34
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002346:	6a3b      	ldr	r3, [r7, #32]
 8002348:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4618      	mov	r0, r3
 8002350:	f004 fbcd 	bl	8006aee <USB_GetMode>
 8002354:	4603      	mov	r3, r0
 8002356:	2b00      	cmp	r3, #0
 8002358:	f040 84b9 	bne.w	8002cce <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4618      	mov	r0, r3
 8002362:	f004 fb31 	bl	80069c8 <USB_ReadInterrupts>
 8002366:	4603      	mov	r3, r0
 8002368:	2b00      	cmp	r3, #0
 800236a:	f000 84af 	beq.w	8002ccc <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800236e:	69fb      	ldr	r3, [r7, #28]
 8002370:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	0a1b      	lsrs	r3, r3, #8
 8002378:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4618      	mov	r0, r3
 8002388:	f004 fb1e 	bl	80069c8 <USB_ReadInterrupts>
 800238c:	4603      	mov	r3, r0
 800238e:	f003 0302 	and.w	r3, r3, #2
 8002392:	2b02      	cmp	r3, #2
 8002394:	d107      	bne.n	80023a6 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	695a      	ldr	r2, [r3, #20]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f002 0202 	and.w	r2, r2, #2
 80023a4:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4618      	mov	r0, r3
 80023ac:	f004 fb0c 	bl	80069c8 <USB_ReadInterrupts>
 80023b0:	4603      	mov	r3, r0
 80023b2:	f003 0310 	and.w	r3, r3, #16
 80023b6:	2b10      	cmp	r3, #16
 80023b8:	d161      	bne.n	800247e <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	699a      	ldr	r2, [r3, #24]
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f022 0210 	bic.w	r2, r2, #16
 80023c8:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80023ca:	6a3b      	ldr	r3, [r7, #32]
 80023cc:	6a1b      	ldr	r3, [r3, #32]
 80023ce:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80023d0:	69bb      	ldr	r3, [r7, #24]
 80023d2:	f003 020f 	and.w	r2, r3, #15
 80023d6:	4613      	mov	r3, r2
 80023d8:	00db      	lsls	r3, r3, #3
 80023da:	4413      	add	r3, r2
 80023dc:	009b      	lsls	r3, r3, #2
 80023de:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80023e2:	687a      	ldr	r2, [r7, #4]
 80023e4:	4413      	add	r3, r2
 80023e6:	3304      	adds	r3, #4
 80023e8:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80023ea:	69bb      	ldr	r3, [r7, #24]
 80023ec:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80023f0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80023f4:	d124      	bne.n	8002440 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80023f6:	69ba      	ldr	r2, [r7, #24]
 80023f8:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80023fc:	4013      	ands	r3, r2
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d035      	beq.n	800246e <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002402:	697b      	ldr	r3, [r7, #20]
 8002404:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002406:	69bb      	ldr	r3, [r7, #24]
 8002408:	091b      	lsrs	r3, r3, #4
 800240a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800240c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002410:	b29b      	uxth	r3, r3
 8002412:	461a      	mov	r2, r3
 8002414:	6a38      	ldr	r0, [r7, #32]
 8002416:	f004 f943 	bl	80066a0 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	68da      	ldr	r2, [r3, #12]
 800241e:	69bb      	ldr	r3, [r7, #24]
 8002420:	091b      	lsrs	r3, r3, #4
 8002422:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002426:	441a      	add	r2, r3
 8002428:	697b      	ldr	r3, [r7, #20]
 800242a:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	695a      	ldr	r2, [r3, #20]
 8002430:	69bb      	ldr	r3, [r7, #24]
 8002432:	091b      	lsrs	r3, r3, #4
 8002434:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002438:	441a      	add	r2, r3
 800243a:	697b      	ldr	r3, [r7, #20]
 800243c:	615a      	str	r2, [r3, #20]
 800243e:	e016      	b.n	800246e <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002440:	69bb      	ldr	r3, [r7, #24]
 8002442:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8002446:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800244a:	d110      	bne.n	800246e <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002452:	2208      	movs	r2, #8
 8002454:	4619      	mov	r1, r3
 8002456:	6a38      	ldr	r0, [r7, #32]
 8002458:	f004 f922 	bl	80066a0 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	695a      	ldr	r2, [r3, #20]
 8002460:	69bb      	ldr	r3, [r7, #24]
 8002462:	091b      	lsrs	r3, r3, #4
 8002464:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002468:	441a      	add	r2, r3
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	699a      	ldr	r2, [r3, #24]
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f042 0210 	orr.w	r2, r2, #16
 800247c:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4618      	mov	r0, r3
 8002484:	f004 faa0 	bl	80069c8 <USB_ReadInterrupts>
 8002488:	4603      	mov	r3, r0
 800248a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800248e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002492:	f040 80a7 	bne.w	80025e4 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8002496:	2300      	movs	r3, #0
 8002498:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4618      	mov	r0, r3
 80024a0:	f004 faa5 	bl	80069ee <USB_ReadDevAllOutEpInterrupt>
 80024a4:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80024a6:	e099      	b.n	80025dc <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80024a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024aa:	f003 0301 	and.w	r3, r3, #1
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	f000 808e 	beq.w	80025d0 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024ba:	b2d2      	uxtb	r2, r2
 80024bc:	4611      	mov	r1, r2
 80024be:	4618      	mov	r0, r3
 80024c0:	f004 fac9 	bl	8006a56 <USB_ReadDevOutEPInterrupt>
 80024c4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80024c6:	693b      	ldr	r3, [r7, #16]
 80024c8:	f003 0301 	and.w	r3, r3, #1
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d00c      	beq.n	80024ea <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80024d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024d2:	015a      	lsls	r2, r3, #5
 80024d4:	69fb      	ldr	r3, [r7, #28]
 80024d6:	4413      	add	r3, r2
 80024d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80024dc:	461a      	mov	r2, r3
 80024de:	2301      	movs	r3, #1
 80024e0:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80024e2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80024e4:	6878      	ldr	r0, [r7, #4]
 80024e6:	f000 fed1 	bl	800328c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80024ea:	693b      	ldr	r3, [r7, #16]
 80024ec:	f003 0308 	and.w	r3, r3, #8
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d00c      	beq.n	800250e <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80024f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024f6:	015a      	lsls	r2, r3, #5
 80024f8:	69fb      	ldr	r3, [r7, #28]
 80024fa:	4413      	add	r3, r2
 80024fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002500:	461a      	mov	r2, r3
 8002502:	2308      	movs	r3, #8
 8002504:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002506:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002508:	6878      	ldr	r0, [r7, #4]
 800250a:	f000 ffa7 	bl	800345c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800250e:	693b      	ldr	r3, [r7, #16]
 8002510:	f003 0310 	and.w	r3, r3, #16
 8002514:	2b00      	cmp	r3, #0
 8002516:	d008      	beq.n	800252a <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800251a:	015a      	lsls	r2, r3, #5
 800251c:	69fb      	ldr	r3, [r7, #28]
 800251e:	4413      	add	r3, r2
 8002520:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002524:	461a      	mov	r2, r3
 8002526:	2310      	movs	r3, #16
 8002528:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	f003 0302 	and.w	r3, r3, #2
 8002530:	2b00      	cmp	r3, #0
 8002532:	d030      	beq.n	8002596 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002534:	6a3b      	ldr	r3, [r7, #32]
 8002536:	695b      	ldr	r3, [r3, #20]
 8002538:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800253c:	2b80      	cmp	r3, #128	@ 0x80
 800253e:	d109      	bne.n	8002554 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002540:	69fb      	ldr	r3, [r7, #28]
 8002542:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	69fa      	ldr	r2, [r7, #28]
 800254a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800254e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002552:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002554:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002556:	4613      	mov	r3, r2
 8002558:	00db      	lsls	r3, r3, #3
 800255a:	4413      	add	r3, r2
 800255c:	009b      	lsls	r3, r3, #2
 800255e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002562:	687a      	ldr	r2, [r7, #4]
 8002564:	4413      	add	r3, r2
 8002566:	3304      	adds	r3, #4
 8002568:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	78db      	ldrb	r3, [r3, #3]
 800256e:	2b01      	cmp	r3, #1
 8002570:	d108      	bne.n	8002584 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8002572:	697b      	ldr	r3, [r7, #20]
 8002574:	2200      	movs	r2, #0
 8002576:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800257a:	b2db      	uxtb	r3, r3
 800257c:	4619      	mov	r1, r3
 800257e:	6878      	ldr	r0, [r7, #4]
 8002580:	f006 ffb2 	bl	80094e8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002586:	015a      	lsls	r2, r3, #5
 8002588:	69fb      	ldr	r3, [r7, #28]
 800258a:	4413      	add	r3, r2
 800258c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002590:	461a      	mov	r2, r3
 8002592:	2302      	movs	r3, #2
 8002594:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002596:	693b      	ldr	r3, [r7, #16]
 8002598:	f003 0320 	and.w	r3, r3, #32
 800259c:	2b00      	cmp	r3, #0
 800259e:	d008      	beq.n	80025b2 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80025a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025a2:	015a      	lsls	r2, r3, #5
 80025a4:	69fb      	ldr	r3, [r7, #28]
 80025a6:	4413      	add	r3, r2
 80025a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80025ac:	461a      	mov	r2, r3
 80025ae:	2320      	movs	r3, #32
 80025b0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80025b2:	693b      	ldr	r3, [r7, #16]
 80025b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d009      	beq.n	80025d0 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80025bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025be:	015a      	lsls	r2, r3, #5
 80025c0:	69fb      	ldr	r3, [r7, #28]
 80025c2:	4413      	add	r3, r2
 80025c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80025c8:	461a      	mov	r2, r3
 80025ca:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80025ce:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80025d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025d2:	3301      	adds	r3, #1
 80025d4:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80025d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025d8:	085b      	lsrs	r3, r3, #1
 80025da:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80025dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025de:	2b00      	cmp	r3, #0
 80025e0:	f47f af62 	bne.w	80024a8 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4618      	mov	r0, r3
 80025ea:	f004 f9ed 	bl	80069c8 <USB_ReadInterrupts>
 80025ee:	4603      	mov	r3, r0
 80025f0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80025f4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80025f8:	f040 80db 	bne.w	80027b2 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4618      	mov	r0, r3
 8002602:	f004 fa0e 	bl	8006a22 <USB_ReadDevAllInEpInterrupt>
 8002606:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8002608:	2300      	movs	r3, #0
 800260a:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800260c:	e0cd      	b.n	80027aa <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800260e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002610:	f003 0301 	and.w	r3, r3, #1
 8002614:	2b00      	cmp	r3, #0
 8002616:	f000 80c2 	beq.w	800279e <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002620:	b2d2      	uxtb	r2, r2
 8002622:	4611      	mov	r1, r2
 8002624:	4618      	mov	r0, r3
 8002626:	f004 fa34 	bl	8006a92 <USB_ReadDevInEPInterrupt>
 800262a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800262c:	693b      	ldr	r3, [r7, #16]
 800262e:	f003 0301 	and.w	r3, r3, #1
 8002632:	2b00      	cmp	r3, #0
 8002634:	d057      	beq.n	80026e6 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002638:	f003 030f 	and.w	r3, r3, #15
 800263c:	2201      	movs	r2, #1
 800263e:	fa02 f303 	lsl.w	r3, r2, r3
 8002642:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002644:	69fb      	ldr	r3, [r7, #28]
 8002646:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800264a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	43db      	mvns	r3, r3
 8002650:	69f9      	ldr	r1, [r7, #28]
 8002652:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002656:	4013      	ands	r3, r2
 8002658:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800265a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800265c:	015a      	lsls	r2, r3, #5
 800265e:	69fb      	ldr	r3, [r7, #28]
 8002660:	4413      	add	r3, r2
 8002662:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002666:	461a      	mov	r2, r3
 8002668:	2301      	movs	r3, #1
 800266a:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	799b      	ldrb	r3, [r3, #6]
 8002670:	2b01      	cmp	r3, #1
 8002672:	d132      	bne.n	80026da <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002674:	6879      	ldr	r1, [r7, #4]
 8002676:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002678:	4613      	mov	r3, r2
 800267a:	00db      	lsls	r3, r3, #3
 800267c:	4413      	add	r3, r2
 800267e:	009b      	lsls	r3, r3, #2
 8002680:	440b      	add	r3, r1
 8002682:	3320      	adds	r3, #32
 8002684:	6819      	ldr	r1, [r3, #0]
 8002686:	6878      	ldr	r0, [r7, #4]
 8002688:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800268a:	4613      	mov	r3, r2
 800268c:	00db      	lsls	r3, r3, #3
 800268e:	4413      	add	r3, r2
 8002690:	009b      	lsls	r3, r3, #2
 8002692:	4403      	add	r3, r0
 8002694:	331c      	adds	r3, #28
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4419      	add	r1, r3
 800269a:	6878      	ldr	r0, [r7, #4]
 800269c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800269e:	4613      	mov	r3, r2
 80026a0:	00db      	lsls	r3, r3, #3
 80026a2:	4413      	add	r3, r2
 80026a4:	009b      	lsls	r3, r3, #2
 80026a6:	4403      	add	r3, r0
 80026a8:	3320      	adds	r3, #32
 80026aa:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80026ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d113      	bne.n	80026da <HAL_PCD_IRQHandler+0x3a2>
 80026b2:	6879      	ldr	r1, [r7, #4]
 80026b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80026b6:	4613      	mov	r3, r2
 80026b8:	00db      	lsls	r3, r3, #3
 80026ba:	4413      	add	r3, r2
 80026bc:	009b      	lsls	r3, r3, #2
 80026be:	440b      	add	r3, r1
 80026c0:	3324      	adds	r3, #36	@ 0x24
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d108      	bne.n	80026da <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6818      	ldr	r0, [r3, #0]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80026d2:	461a      	mov	r2, r3
 80026d4:	2101      	movs	r1, #1
 80026d6:	f004 fa3d 	bl	8006b54 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80026da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026dc:	b2db      	uxtb	r3, r3
 80026de:	4619      	mov	r1, r3
 80026e0:	6878      	ldr	r0, [r7, #4]
 80026e2:	f006 fe7c 	bl	80093de <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	f003 0308 	and.w	r3, r3, #8
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d008      	beq.n	8002702 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80026f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026f2:	015a      	lsls	r2, r3, #5
 80026f4:	69fb      	ldr	r3, [r7, #28]
 80026f6:	4413      	add	r3, r2
 80026f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80026fc:	461a      	mov	r2, r3
 80026fe:	2308      	movs	r3, #8
 8002700:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002702:	693b      	ldr	r3, [r7, #16]
 8002704:	f003 0310 	and.w	r3, r3, #16
 8002708:	2b00      	cmp	r3, #0
 800270a:	d008      	beq.n	800271e <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800270c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800270e:	015a      	lsls	r2, r3, #5
 8002710:	69fb      	ldr	r3, [r7, #28]
 8002712:	4413      	add	r3, r2
 8002714:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002718:	461a      	mov	r2, r3
 800271a:	2310      	movs	r3, #16
 800271c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002724:	2b00      	cmp	r3, #0
 8002726:	d008      	beq.n	800273a <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800272a:	015a      	lsls	r2, r3, #5
 800272c:	69fb      	ldr	r3, [r7, #28]
 800272e:	4413      	add	r3, r2
 8002730:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002734:	461a      	mov	r2, r3
 8002736:	2340      	movs	r3, #64	@ 0x40
 8002738:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800273a:	693b      	ldr	r3, [r7, #16]
 800273c:	f003 0302 	and.w	r3, r3, #2
 8002740:	2b00      	cmp	r3, #0
 8002742:	d023      	beq.n	800278c <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002744:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002746:	6a38      	ldr	r0, [r7, #32]
 8002748:	f003 fa1c 	bl	8005b84 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800274c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800274e:	4613      	mov	r3, r2
 8002750:	00db      	lsls	r3, r3, #3
 8002752:	4413      	add	r3, r2
 8002754:	009b      	lsls	r3, r3, #2
 8002756:	3310      	adds	r3, #16
 8002758:	687a      	ldr	r2, [r7, #4]
 800275a:	4413      	add	r3, r2
 800275c:	3304      	adds	r3, #4
 800275e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	78db      	ldrb	r3, [r3, #3]
 8002764:	2b01      	cmp	r3, #1
 8002766:	d108      	bne.n	800277a <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	2200      	movs	r2, #0
 800276c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800276e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002770:	b2db      	uxtb	r3, r3
 8002772:	4619      	mov	r1, r3
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	f006 fec9 	bl	800950c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800277a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800277c:	015a      	lsls	r2, r3, #5
 800277e:	69fb      	ldr	r3, [r7, #28]
 8002780:	4413      	add	r3, r2
 8002782:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002786:	461a      	mov	r2, r3
 8002788:	2302      	movs	r3, #2
 800278a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800278c:	693b      	ldr	r3, [r7, #16]
 800278e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002792:	2b00      	cmp	r3, #0
 8002794:	d003      	beq.n	800279e <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002796:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002798:	6878      	ldr	r0, [r7, #4]
 800279a:	f000 fcea 	bl	8003172 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800279e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027a0:	3301      	adds	r3, #1
 80027a2:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80027a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027a6:	085b      	lsrs	r3, r3, #1
 80027a8:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80027aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	f47f af2e 	bne.w	800260e <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4618      	mov	r0, r3
 80027b8:	f004 f906 	bl	80069c8 <USB_ReadInterrupts>
 80027bc:	4603      	mov	r3, r0
 80027be:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80027c2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80027c6:	d122      	bne.n	800280e <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80027c8:	69fb      	ldr	r3, [r7, #28]
 80027ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	69fa      	ldr	r2, [r7, #28]
 80027d2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80027d6:	f023 0301 	bic.w	r3, r3, #1
 80027da:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80027e2:	2b01      	cmp	r3, #1
 80027e4:	d108      	bne.n	80027f8 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2200      	movs	r2, #0
 80027ea:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80027ee:	2100      	movs	r1, #0
 80027f0:	6878      	ldr	r0, [r7, #4]
 80027f2:	f007 f847 	bl	8009884 <HAL_PCDEx_LPM_Callback>
 80027f6:	e002      	b.n	80027fe <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80027f8:	6878      	ldr	r0, [r7, #4]
 80027fa:	f006 fe67 	bl	80094cc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	695a      	ldr	r2, [r3, #20]
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800280c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4618      	mov	r0, r3
 8002814:	f004 f8d8 	bl	80069c8 <USB_ReadInterrupts>
 8002818:	4603      	mov	r3, r0
 800281a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800281e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002822:	d112      	bne.n	800284a <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002824:	69fb      	ldr	r3, [r7, #28]
 8002826:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800282a:	689b      	ldr	r3, [r3, #8]
 800282c:	f003 0301 	and.w	r3, r3, #1
 8002830:	2b01      	cmp	r3, #1
 8002832:	d102      	bne.n	800283a <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002834:	6878      	ldr	r0, [r7, #4]
 8002836:	f006 fe23 	bl	8009480 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	695a      	ldr	r2, [r3, #20]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8002848:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4618      	mov	r0, r3
 8002850:	f004 f8ba 	bl	80069c8 <USB_ReadInterrupts>
 8002854:	4603      	mov	r3, r0
 8002856:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800285a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800285e:	d121      	bne.n	80028a4 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	695a      	ldr	r2, [r3, #20]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 800286e:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002876:	2b00      	cmp	r3, #0
 8002878:	d111      	bne.n	800289e <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	2201      	movs	r2, #1
 800287e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002888:	089b      	lsrs	r3, r3, #2
 800288a:	f003 020f 	and.w	r2, r3, #15
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8002894:	2101      	movs	r1, #1
 8002896:	6878      	ldr	r0, [r7, #4]
 8002898:	f006 fff4 	bl	8009884 <HAL_PCDEx_LPM_Callback>
 800289c:	e002      	b.n	80028a4 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800289e:	6878      	ldr	r0, [r7, #4]
 80028a0:	f006 fdee 	bl	8009480 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4618      	mov	r0, r3
 80028aa:	f004 f88d 	bl	80069c8 <USB_ReadInterrupts>
 80028ae:	4603      	mov	r3, r0
 80028b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80028b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80028b8:	f040 80b7 	bne.w	8002a2a <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80028bc:	69fb      	ldr	r3, [r7, #28]
 80028be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	69fa      	ldr	r2, [r7, #28]
 80028c6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80028ca:	f023 0301 	bic.w	r3, r3, #1
 80028ce:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	2110      	movs	r1, #16
 80028d6:	4618      	mov	r0, r3
 80028d8:	f003 f954 	bl	8005b84 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80028dc:	2300      	movs	r3, #0
 80028de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80028e0:	e046      	b.n	8002970 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80028e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028e4:	015a      	lsls	r2, r3, #5
 80028e6:	69fb      	ldr	r3, [r7, #28]
 80028e8:	4413      	add	r3, r2
 80028ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80028ee:	461a      	mov	r2, r3
 80028f0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80028f4:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80028f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028f8:	015a      	lsls	r2, r3, #5
 80028fa:	69fb      	ldr	r3, [r7, #28]
 80028fc:	4413      	add	r3, r2
 80028fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002906:	0151      	lsls	r1, r2, #5
 8002908:	69fa      	ldr	r2, [r7, #28]
 800290a:	440a      	add	r2, r1
 800290c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8002910:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002914:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002916:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002918:	015a      	lsls	r2, r3, #5
 800291a:	69fb      	ldr	r3, [r7, #28]
 800291c:	4413      	add	r3, r2
 800291e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002922:	461a      	mov	r2, r3
 8002924:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002928:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800292a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800292c:	015a      	lsls	r2, r3, #5
 800292e:	69fb      	ldr	r3, [r7, #28]
 8002930:	4413      	add	r3, r2
 8002932:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800293a:	0151      	lsls	r1, r2, #5
 800293c:	69fa      	ldr	r2, [r7, #28]
 800293e:	440a      	add	r2, r1
 8002940:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002944:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002948:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800294a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800294c:	015a      	lsls	r2, r3, #5
 800294e:	69fb      	ldr	r3, [r7, #28]
 8002950:	4413      	add	r3, r2
 8002952:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800295a:	0151      	lsls	r1, r2, #5
 800295c:	69fa      	ldr	r2, [r7, #28]
 800295e:	440a      	add	r2, r1
 8002960:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002964:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002968:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800296a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800296c:	3301      	adds	r3, #1
 800296e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	791b      	ldrb	r3, [r3, #4]
 8002974:	461a      	mov	r2, r3
 8002976:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002978:	4293      	cmp	r3, r2
 800297a:	d3b2      	bcc.n	80028e2 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800297c:	69fb      	ldr	r3, [r7, #28]
 800297e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002982:	69db      	ldr	r3, [r3, #28]
 8002984:	69fa      	ldr	r2, [r7, #28]
 8002986:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800298a:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800298e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	7bdb      	ldrb	r3, [r3, #15]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d016      	beq.n	80029c6 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002998:	69fb      	ldr	r3, [r7, #28]
 800299a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800299e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80029a2:	69fa      	ldr	r2, [r7, #28]
 80029a4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80029a8:	f043 030b 	orr.w	r3, r3, #11
 80029ac:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80029b0:	69fb      	ldr	r3, [r7, #28]
 80029b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80029b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029b8:	69fa      	ldr	r2, [r7, #28]
 80029ba:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80029be:	f043 030b 	orr.w	r3, r3, #11
 80029c2:	6453      	str	r3, [r2, #68]	@ 0x44
 80029c4:	e015      	b.n	80029f2 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80029c6:	69fb      	ldr	r3, [r7, #28]
 80029c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80029cc:	695a      	ldr	r2, [r3, #20]
 80029ce:	69fb      	ldr	r3, [r7, #28]
 80029d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80029d4:	4619      	mov	r1, r3
 80029d6:	f242 032b 	movw	r3, #8235	@ 0x202b
 80029da:	4313      	orrs	r3, r2
 80029dc:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80029de:	69fb      	ldr	r3, [r7, #28]
 80029e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80029e4:	691b      	ldr	r3, [r3, #16]
 80029e6:	69fa      	ldr	r2, [r7, #28]
 80029e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80029ec:	f043 030b 	orr.w	r3, r3, #11
 80029f0:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80029f2:	69fb      	ldr	r3, [r7, #28]
 80029f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	69fa      	ldr	r2, [r7, #28]
 80029fc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002a00:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002a04:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6818      	ldr	r0, [r3, #0]
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002a14:	461a      	mov	r2, r3
 8002a16:	f004 f89d 	bl	8006b54 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	695a      	ldr	r2, [r3, #20]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002a28:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f003 ffca 	bl	80069c8 <USB_ReadInterrupts>
 8002a34:	4603      	mov	r3, r0
 8002a36:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002a3e:	d123      	bne.n	8002a88 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4618      	mov	r0, r3
 8002a46:	f004 f861 	bl	8006b0c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f003 f911 	bl	8005c76 <USB_GetDevSpeed>
 8002a54:	4603      	mov	r3, r0
 8002a56:	461a      	mov	r2, r3
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681c      	ldr	r4, [r3, #0]
 8002a60:	f001 fab2 	bl	8003fc8 <HAL_RCC_GetHCLKFreq>
 8002a64:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002a6a:	461a      	mov	r2, r3
 8002a6c:	4620      	mov	r0, r4
 8002a6e:	f002 fe09 	bl	8005684 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002a72:	6878      	ldr	r0, [r7, #4]
 8002a74:	f006 fcdb 	bl	800942e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	695a      	ldr	r2, [r3, #20]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002a86:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f003 ff9b 	bl	80069c8 <USB_ReadInterrupts>
 8002a92:	4603      	mov	r3, r0
 8002a94:	f003 0308 	and.w	r3, r3, #8
 8002a98:	2b08      	cmp	r3, #8
 8002a9a:	d10a      	bne.n	8002ab2 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002a9c:	6878      	ldr	r0, [r7, #4]
 8002a9e:	f006 fcb8 	bl	8009412 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	695a      	ldr	r2, [r3, #20]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f002 0208 	and.w	r2, r2, #8
 8002ab0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f003 ff86 	bl	80069c8 <USB_ReadInterrupts>
 8002abc:	4603      	mov	r3, r0
 8002abe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ac2:	2b80      	cmp	r3, #128	@ 0x80
 8002ac4:	d123      	bne.n	8002b0e <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002ac6:	6a3b      	ldr	r3, [r7, #32]
 8002ac8:	699b      	ldr	r3, [r3, #24]
 8002aca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002ace:	6a3b      	ldr	r3, [r7, #32]
 8002ad0:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ad6:	e014      	b.n	8002b02 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002ad8:	6879      	ldr	r1, [r7, #4]
 8002ada:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002adc:	4613      	mov	r3, r2
 8002ade:	00db      	lsls	r3, r3, #3
 8002ae0:	4413      	add	r3, r2
 8002ae2:	009b      	lsls	r3, r3, #2
 8002ae4:	440b      	add	r3, r1
 8002ae6:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002aea:	781b      	ldrb	r3, [r3, #0]
 8002aec:	2b01      	cmp	r3, #1
 8002aee:	d105      	bne.n	8002afc <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002af2:	b2db      	uxtb	r3, r3
 8002af4:	4619      	mov	r1, r3
 8002af6:	6878      	ldr	r0, [r7, #4]
 8002af8:	f000 fb0a 	bl	8003110 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002afc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002afe:	3301      	adds	r3, #1
 8002b00:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	791b      	ldrb	r3, [r3, #4]
 8002b06:	461a      	mov	r2, r3
 8002b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d3e4      	bcc.n	8002ad8 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4618      	mov	r0, r3
 8002b14:	f003 ff58 	bl	80069c8 <USB_ReadInterrupts>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002b22:	d13c      	bne.n	8002b9e <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002b24:	2301      	movs	r3, #1
 8002b26:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b28:	e02b      	b.n	8002b82 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b2c:	015a      	lsls	r2, r3, #5
 8002b2e:	69fb      	ldr	r3, [r7, #28]
 8002b30:	4413      	add	r3, r2
 8002b32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002b3a:	6879      	ldr	r1, [r7, #4]
 8002b3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b3e:	4613      	mov	r3, r2
 8002b40:	00db      	lsls	r3, r3, #3
 8002b42:	4413      	add	r3, r2
 8002b44:	009b      	lsls	r3, r3, #2
 8002b46:	440b      	add	r3, r1
 8002b48:	3318      	adds	r3, #24
 8002b4a:	781b      	ldrb	r3, [r3, #0]
 8002b4c:	2b01      	cmp	r3, #1
 8002b4e:	d115      	bne.n	8002b7c <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002b50:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	da12      	bge.n	8002b7c <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002b56:	6879      	ldr	r1, [r7, #4]
 8002b58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b5a:	4613      	mov	r3, r2
 8002b5c:	00db      	lsls	r3, r3, #3
 8002b5e:	4413      	add	r3, r2
 8002b60:	009b      	lsls	r3, r3, #2
 8002b62:	440b      	add	r3, r1
 8002b64:	3317      	adds	r3, #23
 8002b66:	2201      	movs	r2, #1
 8002b68:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b6c:	b2db      	uxtb	r3, r3
 8002b6e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002b72:	b2db      	uxtb	r3, r3
 8002b74:	4619      	mov	r1, r3
 8002b76:	6878      	ldr	r0, [r7, #4]
 8002b78:	f000 faca 	bl	8003110 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b7e:	3301      	adds	r3, #1
 8002b80:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	791b      	ldrb	r3, [r3, #4]
 8002b86:	461a      	mov	r2, r3
 8002b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d3cd      	bcc.n	8002b2a <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	695a      	ldr	r2, [r3, #20]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002b9c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	f003 ff10 	bl	80069c8 <USB_ReadInterrupts>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002bae:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002bb2:	d156      	bne.n	8002c62 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002bb8:	e045      	b.n	8002c46 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bbc:	015a      	lsls	r2, r3, #5
 8002bbe:	69fb      	ldr	r3, [r7, #28]
 8002bc0:	4413      	add	r3, r2
 8002bc2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002bca:	6879      	ldr	r1, [r7, #4]
 8002bcc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bce:	4613      	mov	r3, r2
 8002bd0:	00db      	lsls	r3, r3, #3
 8002bd2:	4413      	add	r3, r2
 8002bd4:	009b      	lsls	r3, r3, #2
 8002bd6:	440b      	add	r3, r1
 8002bd8:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002bdc:	781b      	ldrb	r3, [r3, #0]
 8002bde:	2b01      	cmp	r3, #1
 8002be0:	d12e      	bne.n	8002c40 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002be2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	da2b      	bge.n	8002c40 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8002be8:	69bb      	ldr	r3, [r7, #24]
 8002bea:	0c1a      	lsrs	r2, r3, #16
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8002bf2:	4053      	eors	r3, r2
 8002bf4:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d121      	bne.n	8002c40 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002bfc:	6879      	ldr	r1, [r7, #4]
 8002bfe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c00:	4613      	mov	r3, r2
 8002c02:	00db      	lsls	r3, r3, #3
 8002c04:	4413      	add	r3, r2
 8002c06:	009b      	lsls	r3, r3, #2
 8002c08:	440b      	add	r3, r1
 8002c0a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002c0e:	2201      	movs	r2, #1
 8002c10:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002c12:	6a3b      	ldr	r3, [r7, #32]
 8002c14:	699b      	ldr	r3, [r3, #24]
 8002c16:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002c1a:	6a3b      	ldr	r3, [r7, #32]
 8002c1c:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002c1e:	6a3b      	ldr	r3, [r7, #32]
 8002c20:	695b      	ldr	r3, [r3, #20]
 8002c22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d10a      	bne.n	8002c40 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002c2a:	69fb      	ldr	r3, [r7, #28]
 8002c2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	69fa      	ldr	r2, [r7, #28]
 8002c34:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002c38:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002c3c:	6053      	str	r3, [r2, #4]
            break;
 8002c3e:	e008      	b.n	8002c52 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c42:	3301      	adds	r3, #1
 8002c44:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	791b      	ldrb	r3, [r3, #4]
 8002c4a:	461a      	mov	r2, r3
 8002c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d3b3      	bcc.n	8002bba <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	695a      	ldr	r2, [r3, #20]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8002c60:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4618      	mov	r0, r3
 8002c68:	f003 feae 	bl	80069c8 <USB_ReadInterrupts>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002c72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c76:	d10a      	bne.n	8002c8e <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002c78:	6878      	ldr	r0, [r7, #4]
 8002c7a:	f006 fc59 	bl	8009530 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	695a      	ldr	r2, [r3, #20]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002c8c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4618      	mov	r0, r3
 8002c94:	f003 fe98 	bl	80069c8 <USB_ReadInterrupts>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	f003 0304 	and.w	r3, r3, #4
 8002c9e:	2b04      	cmp	r3, #4
 8002ca0:	d115      	bne.n	8002cce <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002caa:	69bb      	ldr	r3, [r7, #24]
 8002cac:	f003 0304 	and.w	r3, r3, #4
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d002      	beq.n	8002cba <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002cb4:	6878      	ldr	r0, [r7, #4]
 8002cb6:	f006 fc49 	bl	800954c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	6859      	ldr	r1, [r3, #4]
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	69ba      	ldr	r2, [r7, #24]
 8002cc6:	430a      	orrs	r2, r1
 8002cc8:	605a      	str	r2, [r3, #4]
 8002cca:	e000      	b.n	8002cce <HAL_PCD_IRQHandler+0x996>
      return;
 8002ccc:	bf00      	nop
    }
  }
}
 8002cce:	3734      	adds	r7, #52	@ 0x34
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd90      	pop	{r4, r7, pc}

08002cd4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b082      	sub	sp, #8
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
 8002cdc:	460b      	mov	r3, r1
 8002cde:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002ce6:	2b01      	cmp	r3, #1
 8002ce8:	d101      	bne.n	8002cee <HAL_PCD_SetAddress+0x1a>
 8002cea:	2302      	movs	r3, #2
 8002cec:	e012      	b.n	8002d14 <HAL_PCD_SetAddress+0x40>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2201      	movs	r2, #1
 8002cf2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	78fa      	ldrb	r2, [r7, #3]
 8002cfa:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	78fa      	ldrb	r2, [r7, #3]
 8002d02:	4611      	mov	r1, r2
 8002d04:	4618      	mov	r0, r3
 8002d06:	f003 fdf7 	bl	80068f8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002d12:	2300      	movs	r3, #0
}
 8002d14:	4618      	mov	r0, r3
 8002d16:	3708      	adds	r7, #8
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}

08002d1c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b084      	sub	sp, #16
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
 8002d24:	4608      	mov	r0, r1
 8002d26:	4611      	mov	r1, r2
 8002d28:	461a      	mov	r2, r3
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	70fb      	strb	r3, [r7, #3]
 8002d2e:	460b      	mov	r3, r1
 8002d30:	803b      	strh	r3, [r7, #0]
 8002d32:	4613      	mov	r3, r2
 8002d34:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8002d36:	2300      	movs	r3, #0
 8002d38:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002d3a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	da0f      	bge.n	8002d62 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002d42:	78fb      	ldrb	r3, [r7, #3]
 8002d44:	f003 020f 	and.w	r2, r3, #15
 8002d48:	4613      	mov	r3, r2
 8002d4a:	00db      	lsls	r3, r3, #3
 8002d4c:	4413      	add	r3, r2
 8002d4e:	009b      	lsls	r3, r3, #2
 8002d50:	3310      	adds	r3, #16
 8002d52:	687a      	ldr	r2, [r7, #4]
 8002d54:	4413      	add	r3, r2
 8002d56:	3304      	adds	r3, #4
 8002d58:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	2201      	movs	r2, #1
 8002d5e:	705a      	strb	r2, [r3, #1]
 8002d60:	e00f      	b.n	8002d82 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002d62:	78fb      	ldrb	r3, [r7, #3]
 8002d64:	f003 020f 	and.w	r2, r3, #15
 8002d68:	4613      	mov	r3, r2
 8002d6a:	00db      	lsls	r3, r3, #3
 8002d6c:	4413      	add	r3, r2
 8002d6e:	009b      	lsls	r3, r3, #2
 8002d70:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002d74:	687a      	ldr	r2, [r7, #4]
 8002d76:	4413      	add	r3, r2
 8002d78:	3304      	adds	r3, #4
 8002d7a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	2200      	movs	r2, #0
 8002d80:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002d82:	78fb      	ldrb	r3, [r7, #3]
 8002d84:	f003 030f 	and.w	r3, r3, #15
 8002d88:	b2da      	uxtb	r2, r3
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002d8e:	883b      	ldrh	r3, [r7, #0]
 8002d90:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	78ba      	ldrb	r2, [r7, #2]
 8002d9c:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	785b      	ldrb	r3, [r3, #1]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d004      	beq.n	8002db0 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	781b      	ldrb	r3, [r3, #0]
 8002daa:	461a      	mov	r2, r3
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002db0:	78bb      	ldrb	r3, [r7, #2]
 8002db2:	2b02      	cmp	r3, #2
 8002db4:	d102      	bne.n	8002dbc <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	2200      	movs	r2, #0
 8002dba:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002dc2:	2b01      	cmp	r3, #1
 8002dc4:	d101      	bne.n	8002dca <HAL_PCD_EP_Open+0xae>
 8002dc6:	2302      	movs	r3, #2
 8002dc8:	e00e      	b.n	8002de8 <HAL_PCD_EP_Open+0xcc>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2201      	movs	r2, #1
 8002dce:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	68f9      	ldr	r1, [r7, #12]
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f002 ff71 	bl	8005cc0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2200      	movs	r2, #0
 8002de2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8002de6:	7afb      	ldrb	r3, [r7, #11]
}
 8002de8:	4618      	mov	r0, r3
 8002dea:	3710      	adds	r7, #16
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}

08002df0 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b084      	sub	sp, #16
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
 8002df8:	460b      	mov	r3, r1
 8002dfa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002dfc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	da0f      	bge.n	8002e24 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002e04:	78fb      	ldrb	r3, [r7, #3]
 8002e06:	f003 020f 	and.w	r2, r3, #15
 8002e0a:	4613      	mov	r3, r2
 8002e0c:	00db      	lsls	r3, r3, #3
 8002e0e:	4413      	add	r3, r2
 8002e10:	009b      	lsls	r3, r3, #2
 8002e12:	3310      	adds	r3, #16
 8002e14:	687a      	ldr	r2, [r7, #4]
 8002e16:	4413      	add	r3, r2
 8002e18:	3304      	adds	r3, #4
 8002e1a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	2201      	movs	r2, #1
 8002e20:	705a      	strb	r2, [r3, #1]
 8002e22:	e00f      	b.n	8002e44 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002e24:	78fb      	ldrb	r3, [r7, #3]
 8002e26:	f003 020f 	and.w	r2, r3, #15
 8002e2a:	4613      	mov	r3, r2
 8002e2c:	00db      	lsls	r3, r3, #3
 8002e2e:	4413      	add	r3, r2
 8002e30:	009b      	lsls	r3, r3, #2
 8002e32:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002e36:	687a      	ldr	r2, [r7, #4]
 8002e38:	4413      	add	r3, r2
 8002e3a:	3304      	adds	r3, #4
 8002e3c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	2200      	movs	r2, #0
 8002e42:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002e44:	78fb      	ldrb	r3, [r7, #3]
 8002e46:	f003 030f 	and.w	r3, r3, #15
 8002e4a:	b2da      	uxtb	r2, r3
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002e56:	2b01      	cmp	r3, #1
 8002e58:	d101      	bne.n	8002e5e <HAL_PCD_EP_Close+0x6e>
 8002e5a:	2302      	movs	r3, #2
 8002e5c:	e00e      	b.n	8002e7c <HAL_PCD_EP_Close+0x8c>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2201      	movs	r2, #1
 8002e62:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	68f9      	ldr	r1, [r7, #12]
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	f002 ffaf 	bl	8005dd0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2200      	movs	r2, #0
 8002e76:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8002e7a:	2300      	movs	r3, #0
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	3710      	adds	r7, #16
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}

08002e84 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b086      	sub	sp, #24
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	60f8      	str	r0, [r7, #12]
 8002e8c:	607a      	str	r2, [r7, #4]
 8002e8e:	603b      	str	r3, [r7, #0]
 8002e90:	460b      	mov	r3, r1
 8002e92:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002e94:	7afb      	ldrb	r3, [r7, #11]
 8002e96:	f003 020f 	and.w	r2, r3, #15
 8002e9a:	4613      	mov	r3, r2
 8002e9c:	00db      	lsls	r3, r3, #3
 8002e9e:	4413      	add	r3, r2
 8002ea0:	009b      	lsls	r3, r3, #2
 8002ea2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002ea6:	68fa      	ldr	r2, [r7, #12]
 8002ea8:	4413      	add	r3, r2
 8002eaa:	3304      	adds	r3, #4
 8002eac:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002eae:	697b      	ldr	r3, [r7, #20]
 8002eb0:	687a      	ldr	r2, [r7, #4]
 8002eb2:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002eb4:	697b      	ldr	r3, [r7, #20]
 8002eb6:	683a      	ldr	r2, [r7, #0]
 8002eb8:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002eba:	697b      	ldr	r3, [r7, #20]
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002ec6:	7afb      	ldrb	r3, [r7, #11]
 8002ec8:	f003 030f 	and.w	r3, r3, #15
 8002ecc:	b2da      	uxtb	r2, r3
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	799b      	ldrb	r3, [r3, #6]
 8002ed6:	2b01      	cmp	r3, #1
 8002ed8:	d102      	bne.n	8002ee0 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002eda:	687a      	ldr	r2, [r7, #4]
 8002edc:	697b      	ldr	r3, [r7, #20]
 8002ede:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	6818      	ldr	r0, [r3, #0]
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	799b      	ldrb	r3, [r3, #6]
 8002ee8:	461a      	mov	r2, r3
 8002eea:	6979      	ldr	r1, [r7, #20]
 8002eec:	f003 f84c 	bl	8005f88 <USB_EPStartXfer>

  return HAL_OK;
 8002ef0:	2300      	movs	r3, #0
}
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	3718      	adds	r7, #24
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bd80      	pop	{r7, pc}

08002efa <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8002efa:	b480      	push	{r7}
 8002efc:	b083      	sub	sp, #12
 8002efe:	af00      	add	r7, sp, #0
 8002f00:	6078      	str	r0, [r7, #4]
 8002f02:	460b      	mov	r3, r1
 8002f04:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002f06:	78fb      	ldrb	r3, [r7, #3]
 8002f08:	f003 020f 	and.w	r2, r3, #15
 8002f0c:	6879      	ldr	r1, [r7, #4]
 8002f0e:	4613      	mov	r3, r2
 8002f10:	00db      	lsls	r3, r3, #3
 8002f12:	4413      	add	r3, r2
 8002f14:	009b      	lsls	r3, r3, #2
 8002f16:	440b      	add	r3, r1
 8002f18:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8002f1c:	681b      	ldr	r3, [r3, #0]
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	370c      	adds	r7, #12
 8002f22:	46bd      	mov	sp, r7
 8002f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f28:	4770      	bx	lr

08002f2a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002f2a:	b580      	push	{r7, lr}
 8002f2c:	b086      	sub	sp, #24
 8002f2e:	af00      	add	r7, sp, #0
 8002f30:	60f8      	str	r0, [r7, #12]
 8002f32:	607a      	str	r2, [r7, #4]
 8002f34:	603b      	str	r3, [r7, #0]
 8002f36:	460b      	mov	r3, r1
 8002f38:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002f3a:	7afb      	ldrb	r3, [r7, #11]
 8002f3c:	f003 020f 	and.w	r2, r3, #15
 8002f40:	4613      	mov	r3, r2
 8002f42:	00db      	lsls	r3, r3, #3
 8002f44:	4413      	add	r3, r2
 8002f46:	009b      	lsls	r3, r3, #2
 8002f48:	3310      	adds	r3, #16
 8002f4a:	68fa      	ldr	r2, [r7, #12]
 8002f4c:	4413      	add	r3, r2
 8002f4e:	3304      	adds	r3, #4
 8002f50:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002f52:	697b      	ldr	r3, [r7, #20]
 8002f54:	687a      	ldr	r2, [r7, #4]
 8002f56:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	683a      	ldr	r2, [r7, #0]
 8002f5c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	2200      	movs	r2, #0
 8002f62:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8002f64:	697b      	ldr	r3, [r7, #20]
 8002f66:	2201      	movs	r2, #1
 8002f68:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002f6a:	7afb      	ldrb	r3, [r7, #11]
 8002f6c:	f003 030f 	and.w	r3, r3, #15
 8002f70:	b2da      	uxtb	r2, r3
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	799b      	ldrb	r3, [r3, #6]
 8002f7a:	2b01      	cmp	r3, #1
 8002f7c:	d102      	bne.n	8002f84 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002f7e:	687a      	ldr	r2, [r7, #4]
 8002f80:	697b      	ldr	r3, [r7, #20]
 8002f82:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	6818      	ldr	r0, [r3, #0]
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	799b      	ldrb	r3, [r3, #6]
 8002f8c:	461a      	mov	r2, r3
 8002f8e:	6979      	ldr	r1, [r7, #20]
 8002f90:	f002 fffa 	bl	8005f88 <USB_EPStartXfer>

  return HAL_OK;
 8002f94:	2300      	movs	r3, #0
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	3718      	adds	r7, #24
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}

08002f9e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002f9e:	b580      	push	{r7, lr}
 8002fa0:	b084      	sub	sp, #16
 8002fa2:	af00      	add	r7, sp, #0
 8002fa4:	6078      	str	r0, [r7, #4]
 8002fa6:	460b      	mov	r3, r1
 8002fa8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002faa:	78fb      	ldrb	r3, [r7, #3]
 8002fac:	f003 030f 	and.w	r3, r3, #15
 8002fb0:	687a      	ldr	r2, [r7, #4]
 8002fb2:	7912      	ldrb	r2, [r2, #4]
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d901      	bls.n	8002fbc <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	e04f      	b.n	800305c <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002fbc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	da0f      	bge.n	8002fe4 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002fc4:	78fb      	ldrb	r3, [r7, #3]
 8002fc6:	f003 020f 	and.w	r2, r3, #15
 8002fca:	4613      	mov	r3, r2
 8002fcc:	00db      	lsls	r3, r3, #3
 8002fce:	4413      	add	r3, r2
 8002fd0:	009b      	lsls	r3, r3, #2
 8002fd2:	3310      	adds	r3, #16
 8002fd4:	687a      	ldr	r2, [r7, #4]
 8002fd6:	4413      	add	r3, r2
 8002fd8:	3304      	adds	r3, #4
 8002fda:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	2201      	movs	r2, #1
 8002fe0:	705a      	strb	r2, [r3, #1]
 8002fe2:	e00d      	b.n	8003000 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002fe4:	78fa      	ldrb	r2, [r7, #3]
 8002fe6:	4613      	mov	r3, r2
 8002fe8:	00db      	lsls	r3, r3, #3
 8002fea:	4413      	add	r3, r2
 8002fec:	009b      	lsls	r3, r3, #2
 8002fee:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002ff2:	687a      	ldr	r2, [r7, #4]
 8002ff4:	4413      	add	r3, r2
 8002ff6:	3304      	adds	r3, #4
 8002ff8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	2201      	movs	r2, #1
 8003004:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003006:	78fb      	ldrb	r3, [r7, #3]
 8003008:	f003 030f 	and.w	r3, r3, #15
 800300c:	b2da      	uxtb	r2, r3
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003018:	2b01      	cmp	r3, #1
 800301a:	d101      	bne.n	8003020 <HAL_PCD_EP_SetStall+0x82>
 800301c:	2302      	movs	r3, #2
 800301e:	e01d      	b.n	800305c <HAL_PCD_EP_SetStall+0xbe>
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2201      	movs	r2, #1
 8003024:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	68f9      	ldr	r1, [r7, #12]
 800302e:	4618      	mov	r0, r3
 8003030:	f003 fb8e 	bl	8006750 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003034:	78fb      	ldrb	r3, [r7, #3]
 8003036:	f003 030f 	and.w	r3, r3, #15
 800303a:	2b00      	cmp	r3, #0
 800303c:	d109      	bne.n	8003052 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6818      	ldr	r0, [r3, #0]
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	7999      	ldrb	r1, [r3, #6]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800304c:	461a      	mov	r2, r3
 800304e:	f003 fd81 	bl	8006b54 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2200      	movs	r2, #0
 8003056:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800305a:	2300      	movs	r3, #0
}
 800305c:	4618      	mov	r0, r3
 800305e:	3710      	adds	r7, #16
 8003060:	46bd      	mov	sp, r7
 8003062:	bd80      	pop	{r7, pc}

08003064 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b084      	sub	sp, #16
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
 800306c:	460b      	mov	r3, r1
 800306e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003070:	78fb      	ldrb	r3, [r7, #3]
 8003072:	f003 030f 	and.w	r3, r3, #15
 8003076:	687a      	ldr	r2, [r7, #4]
 8003078:	7912      	ldrb	r2, [r2, #4]
 800307a:	4293      	cmp	r3, r2
 800307c:	d901      	bls.n	8003082 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800307e:	2301      	movs	r3, #1
 8003080:	e042      	b.n	8003108 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003082:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003086:	2b00      	cmp	r3, #0
 8003088:	da0f      	bge.n	80030aa <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800308a:	78fb      	ldrb	r3, [r7, #3]
 800308c:	f003 020f 	and.w	r2, r3, #15
 8003090:	4613      	mov	r3, r2
 8003092:	00db      	lsls	r3, r3, #3
 8003094:	4413      	add	r3, r2
 8003096:	009b      	lsls	r3, r3, #2
 8003098:	3310      	adds	r3, #16
 800309a:	687a      	ldr	r2, [r7, #4]
 800309c:	4413      	add	r3, r2
 800309e:	3304      	adds	r3, #4
 80030a0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	2201      	movs	r2, #1
 80030a6:	705a      	strb	r2, [r3, #1]
 80030a8:	e00f      	b.n	80030ca <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80030aa:	78fb      	ldrb	r3, [r7, #3]
 80030ac:	f003 020f 	and.w	r2, r3, #15
 80030b0:	4613      	mov	r3, r2
 80030b2:	00db      	lsls	r3, r3, #3
 80030b4:	4413      	add	r3, r2
 80030b6:	009b      	lsls	r3, r3, #2
 80030b8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80030bc:	687a      	ldr	r2, [r7, #4]
 80030be:	4413      	add	r3, r2
 80030c0:	3304      	adds	r3, #4
 80030c2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	2200      	movs	r2, #0
 80030c8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2200      	movs	r2, #0
 80030ce:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80030d0:	78fb      	ldrb	r3, [r7, #3]
 80030d2:	f003 030f 	and.w	r3, r3, #15
 80030d6:	b2da      	uxtb	r2, r3
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d101      	bne.n	80030ea <HAL_PCD_EP_ClrStall+0x86>
 80030e6:	2302      	movs	r3, #2
 80030e8:	e00e      	b.n	8003108 <HAL_PCD_EP_ClrStall+0xa4>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2201      	movs	r2, #1
 80030ee:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	68f9      	ldr	r1, [r7, #12]
 80030f8:	4618      	mov	r0, r3
 80030fa:	f003 fb97 	bl	800682c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2200      	movs	r2, #0
 8003102:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003106:	2300      	movs	r3, #0
}
 8003108:	4618      	mov	r0, r3
 800310a:	3710      	adds	r7, #16
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}

08003110 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b084      	sub	sp, #16
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
 8003118:	460b      	mov	r3, r1
 800311a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800311c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003120:	2b00      	cmp	r3, #0
 8003122:	da0c      	bge.n	800313e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003124:	78fb      	ldrb	r3, [r7, #3]
 8003126:	f003 020f 	and.w	r2, r3, #15
 800312a:	4613      	mov	r3, r2
 800312c:	00db      	lsls	r3, r3, #3
 800312e:	4413      	add	r3, r2
 8003130:	009b      	lsls	r3, r3, #2
 8003132:	3310      	adds	r3, #16
 8003134:	687a      	ldr	r2, [r7, #4]
 8003136:	4413      	add	r3, r2
 8003138:	3304      	adds	r3, #4
 800313a:	60fb      	str	r3, [r7, #12]
 800313c:	e00c      	b.n	8003158 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800313e:	78fb      	ldrb	r3, [r7, #3]
 8003140:	f003 020f 	and.w	r2, r3, #15
 8003144:	4613      	mov	r3, r2
 8003146:	00db      	lsls	r3, r3, #3
 8003148:	4413      	add	r3, r2
 800314a:	009b      	lsls	r3, r3, #2
 800314c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003150:	687a      	ldr	r2, [r7, #4]
 8003152:	4413      	add	r3, r2
 8003154:	3304      	adds	r3, #4
 8003156:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	68f9      	ldr	r1, [r7, #12]
 800315e:	4618      	mov	r0, r3
 8003160:	f003 f9b6 	bl	80064d0 <USB_EPStopXfer>
 8003164:	4603      	mov	r3, r0
 8003166:	72fb      	strb	r3, [r7, #11]

  return ret;
 8003168:	7afb      	ldrb	r3, [r7, #11]
}
 800316a:	4618      	mov	r0, r3
 800316c:	3710      	adds	r7, #16
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}

08003172 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003172:	b580      	push	{r7, lr}
 8003174:	b08a      	sub	sp, #40	@ 0x28
 8003176:	af02      	add	r7, sp, #8
 8003178:	6078      	str	r0, [r7, #4]
 800317a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003182:	697b      	ldr	r3, [r7, #20]
 8003184:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003186:	683a      	ldr	r2, [r7, #0]
 8003188:	4613      	mov	r3, r2
 800318a:	00db      	lsls	r3, r3, #3
 800318c:	4413      	add	r3, r2
 800318e:	009b      	lsls	r3, r3, #2
 8003190:	3310      	adds	r3, #16
 8003192:	687a      	ldr	r2, [r7, #4]
 8003194:	4413      	add	r3, r2
 8003196:	3304      	adds	r3, #4
 8003198:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	695a      	ldr	r2, [r3, #20]
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	691b      	ldr	r3, [r3, #16]
 80031a2:	429a      	cmp	r2, r3
 80031a4:	d901      	bls.n	80031aa <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80031a6:	2301      	movs	r3, #1
 80031a8:	e06b      	b.n	8003282 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	691a      	ldr	r2, [r3, #16]
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	695b      	ldr	r3, [r3, #20]
 80031b2:	1ad3      	subs	r3, r2, r3
 80031b4:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	69fa      	ldr	r2, [r7, #28]
 80031bc:	429a      	cmp	r2, r3
 80031be:	d902      	bls.n	80031c6 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80031c6:	69fb      	ldr	r3, [r7, #28]
 80031c8:	3303      	adds	r3, #3
 80031ca:	089b      	lsrs	r3, r3, #2
 80031cc:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80031ce:	e02a      	b.n	8003226 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	691a      	ldr	r2, [r3, #16]
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	695b      	ldr	r3, [r3, #20]
 80031d8:	1ad3      	subs	r3, r2, r3
 80031da:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	69fa      	ldr	r2, [r7, #28]
 80031e2:	429a      	cmp	r2, r3
 80031e4:	d902      	bls.n	80031ec <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	689b      	ldr	r3, [r3, #8]
 80031ea:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80031ec:	69fb      	ldr	r3, [r7, #28]
 80031ee:	3303      	adds	r3, #3
 80031f0:	089b      	lsrs	r3, r3, #2
 80031f2:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	68d9      	ldr	r1, [r3, #12]
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	b2da      	uxtb	r2, r3
 80031fc:	69fb      	ldr	r3, [r7, #28]
 80031fe:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003204:	9300      	str	r3, [sp, #0]
 8003206:	4603      	mov	r3, r0
 8003208:	6978      	ldr	r0, [r7, #20]
 800320a:	f003 fa0b 	bl	8006624 <USB_WritePacket>

    ep->xfer_buff  += len;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	68da      	ldr	r2, [r3, #12]
 8003212:	69fb      	ldr	r3, [r7, #28]
 8003214:	441a      	add	r2, r3
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	695a      	ldr	r2, [r3, #20]
 800321e:	69fb      	ldr	r3, [r7, #28]
 8003220:	441a      	add	r2, r3
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	015a      	lsls	r2, r3, #5
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	4413      	add	r3, r2
 800322e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003232:	699b      	ldr	r3, [r3, #24]
 8003234:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003236:	69ba      	ldr	r2, [r7, #24]
 8003238:	429a      	cmp	r2, r3
 800323a:	d809      	bhi.n	8003250 <PCD_WriteEmptyTxFifo+0xde>
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	695a      	ldr	r2, [r3, #20]
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003244:	429a      	cmp	r2, r3
 8003246:	d203      	bcs.n	8003250 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	691b      	ldr	r3, [r3, #16]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d1bf      	bne.n	80031d0 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	691a      	ldr	r2, [r3, #16]
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	695b      	ldr	r3, [r3, #20]
 8003258:	429a      	cmp	r2, r3
 800325a:	d811      	bhi.n	8003280 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	f003 030f 	and.w	r3, r3, #15
 8003262:	2201      	movs	r2, #1
 8003264:	fa02 f303 	lsl.w	r3, r2, r3
 8003268:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003270:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003272:	68bb      	ldr	r3, [r7, #8]
 8003274:	43db      	mvns	r3, r3
 8003276:	6939      	ldr	r1, [r7, #16]
 8003278:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800327c:	4013      	ands	r3, r2
 800327e:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8003280:	2300      	movs	r3, #0
}
 8003282:	4618      	mov	r0, r3
 8003284:	3720      	adds	r7, #32
 8003286:	46bd      	mov	sp, r7
 8003288:	bd80      	pop	{r7, pc}
	...

0800328c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b088      	sub	sp, #32
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
 8003294:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800329c:	69fb      	ldr	r3, [r7, #28]
 800329e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80032a0:	69fb      	ldr	r3, [r7, #28]
 80032a2:	333c      	adds	r3, #60	@ 0x3c
 80032a4:	3304      	adds	r3, #4
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	015a      	lsls	r2, r3, #5
 80032ae:	69bb      	ldr	r3, [r7, #24]
 80032b0:	4413      	add	r3, r2
 80032b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80032b6:	689b      	ldr	r3, [r3, #8]
 80032b8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	799b      	ldrb	r3, [r3, #6]
 80032be:	2b01      	cmp	r3, #1
 80032c0:	d17b      	bne.n	80033ba <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80032c2:	693b      	ldr	r3, [r7, #16]
 80032c4:	f003 0308 	and.w	r3, r3, #8
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d015      	beq.n	80032f8 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80032cc:	697b      	ldr	r3, [r7, #20]
 80032ce:	4a61      	ldr	r2, [pc, #388]	@ (8003454 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	f240 80b9 	bls.w	8003448 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80032d6:	693b      	ldr	r3, [r7, #16]
 80032d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80032dc:	2b00      	cmp	r3, #0
 80032de:	f000 80b3 	beq.w	8003448 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	015a      	lsls	r2, r3, #5
 80032e6:	69bb      	ldr	r3, [r7, #24]
 80032e8:	4413      	add	r3, r2
 80032ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80032ee:	461a      	mov	r2, r3
 80032f0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80032f4:	6093      	str	r3, [r2, #8]
 80032f6:	e0a7      	b.n	8003448 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80032f8:	693b      	ldr	r3, [r7, #16]
 80032fa:	f003 0320 	and.w	r3, r3, #32
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d009      	beq.n	8003316 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	015a      	lsls	r2, r3, #5
 8003306:	69bb      	ldr	r3, [r7, #24]
 8003308:	4413      	add	r3, r2
 800330a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800330e:	461a      	mov	r2, r3
 8003310:	2320      	movs	r3, #32
 8003312:	6093      	str	r3, [r2, #8]
 8003314:	e098      	b.n	8003448 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003316:	693b      	ldr	r3, [r7, #16]
 8003318:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800331c:	2b00      	cmp	r3, #0
 800331e:	f040 8093 	bne.w	8003448 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003322:	697b      	ldr	r3, [r7, #20]
 8003324:	4a4b      	ldr	r2, [pc, #300]	@ (8003454 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d90f      	bls.n	800334a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003330:	2b00      	cmp	r3, #0
 8003332:	d00a      	beq.n	800334a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	015a      	lsls	r2, r3, #5
 8003338:	69bb      	ldr	r3, [r7, #24]
 800333a:	4413      	add	r3, r2
 800333c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003340:	461a      	mov	r2, r3
 8003342:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003346:	6093      	str	r3, [r2, #8]
 8003348:	e07e      	b.n	8003448 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800334a:	683a      	ldr	r2, [r7, #0]
 800334c:	4613      	mov	r3, r2
 800334e:	00db      	lsls	r3, r3, #3
 8003350:	4413      	add	r3, r2
 8003352:	009b      	lsls	r3, r3, #2
 8003354:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003358:	687a      	ldr	r2, [r7, #4]
 800335a:	4413      	add	r3, r2
 800335c:	3304      	adds	r3, #4
 800335e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	6a1a      	ldr	r2, [r3, #32]
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	0159      	lsls	r1, r3, #5
 8003368:	69bb      	ldr	r3, [r7, #24]
 800336a:	440b      	add	r3, r1
 800336c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003370:	691b      	ldr	r3, [r3, #16]
 8003372:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003376:	1ad2      	subs	r2, r2, r3
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d114      	bne.n	80033ac <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	691b      	ldr	r3, [r3, #16]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d109      	bne.n	800339e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6818      	ldr	r0, [r3, #0]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003394:	461a      	mov	r2, r3
 8003396:	2101      	movs	r1, #1
 8003398:	f003 fbdc 	bl	8006b54 <USB_EP0_OutStart>
 800339c:	e006      	b.n	80033ac <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	68da      	ldr	r2, [r3, #12]
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	695b      	ldr	r3, [r3, #20]
 80033a6:	441a      	add	r2, r3
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	b2db      	uxtb	r3, r3
 80033b0:	4619      	mov	r1, r3
 80033b2:	6878      	ldr	r0, [r7, #4]
 80033b4:	f005 fff8 	bl	80093a8 <HAL_PCD_DataOutStageCallback>
 80033b8:	e046      	b.n	8003448 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	4a26      	ldr	r2, [pc, #152]	@ (8003458 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d124      	bne.n	800340c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80033c2:	693b      	ldr	r3, [r7, #16]
 80033c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d00a      	beq.n	80033e2 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	015a      	lsls	r2, r3, #5
 80033d0:	69bb      	ldr	r3, [r7, #24]
 80033d2:	4413      	add	r3, r2
 80033d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80033d8:	461a      	mov	r2, r3
 80033da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80033de:	6093      	str	r3, [r2, #8]
 80033e0:	e032      	b.n	8003448 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	f003 0320 	and.w	r3, r3, #32
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d008      	beq.n	80033fe <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	015a      	lsls	r2, r3, #5
 80033f0:	69bb      	ldr	r3, [r7, #24]
 80033f2:	4413      	add	r3, r2
 80033f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80033f8:	461a      	mov	r2, r3
 80033fa:	2320      	movs	r3, #32
 80033fc:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	b2db      	uxtb	r3, r3
 8003402:	4619      	mov	r1, r3
 8003404:	6878      	ldr	r0, [r7, #4]
 8003406:	f005 ffcf 	bl	80093a8 <HAL_PCD_DataOutStageCallback>
 800340a:	e01d      	b.n	8003448 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d114      	bne.n	800343c <PCD_EP_OutXfrComplete_int+0x1b0>
 8003412:	6879      	ldr	r1, [r7, #4]
 8003414:	683a      	ldr	r2, [r7, #0]
 8003416:	4613      	mov	r3, r2
 8003418:	00db      	lsls	r3, r3, #3
 800341a:	4413      	add	r3, r2
 800341c:	009b      	lsls	r3, r3, #2
 800341e:	440b      	add	r3, r1
 8003420:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d108      	bne.n	800343c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6818      	ldr	r0, [r3, #0]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003434:	461a      	mov	r2, r3
 8003436:	2100      	movs	r1, #0
 8003438:	f003 fb8c 	bl	8006b54 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	b2db      	uxtb	r3, r3
 8003440:	4619      	mov	r1, r3
 8003442:	6878      	ldr	r0, [r7, #4]
 8003444:	f005 ffb0 	bl	80093a8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003448:	2300      	movs	r3, #0
}
 800344a:	4618      	mov	r0, r3
 800344c:	3720      	adds	r7, #32
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}
 8003452:	bf00      	nop
 8003454:	4f54300a 	.word	0x4f54300a
 8003458:	4f54310a 	.word	0x4f54310a

0800345c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b086      	sub	sp, #24
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
 8003464:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800346c:	697b      	ldr	r3, [r7, #20]
 800346e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	333c      	adds	r3, #60	@ 0x3c
 8003474:	3304      	adds	r3, #4
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	015a      	lsls	r2, r3, #5
 800347e:	693b      	ldr	r3, [r7, #16]
 8003480:	4413      	add	r3, r2
 8003482:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003486:	689b      	ldr	r3, [r3, #8]
 8003488:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	4a15      	ldr	r2, [pc, #84]	@ (80034e4 <PCD_EP_OutSetupPacket_int+0x88>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d90e      	bls.n	80034b0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003492:	68bb      	ldr	r3, [r7, #8]
 8003494:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003498:	2b00      	cmp	r3, #0
 800349a:	d009      	beq.n	80034b0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	015a      	lsls	r2, r3, #5
 80034a0:	693b      	ldr	r3, [r7, #16]
 80034a2:	4413      	add	r3, r2
 80034a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80034a8:	461a      	mov	r2, r3
 80034aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80034ae:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80034b0:	6878      	ldr	r0, [r7, #4]
 80034b2:	f005 ff67 	bl	8009384 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	4a0a      	ldr	r2, [pc, #40]	@ (80034e4 <PCD_EP_OutSetupPacket_int+0x88>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d90c      	bls.n	80034d8 <PCD_EP_OutSetupPacket_int+0x7c>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	799b      	ldrb	r3, [r3, #6]
 80034c2:	2b01      	cmp	r3, #1
 80034c4:	d108      	bne.n	80034d8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6818      	ldr	r0, [r3, #0]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80034d0:	461a      	mov	r2, r3
 80034d2:	2101      	movs	r1, #1
 80034d4:	f003 fb3e 	bl	8006b54 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80034d8:	2300      	movs	r3, #0
}
 80034da:	4618      	mov	r0, r3
 80034dc:	3718      	adds	r7, #24
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}
 80034e2:	bf00      	nop
 80034e4:	4f54300a 	.word	0x4f54300a

080034e8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b085      	sub	sp, #20
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
 80034f0:	460b      	mov	r3, r1
 80034f2:	70fb      	strb	r3, [r7, #3]
 80034f4:	4613      	mov	r3, r2
 80034f6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034fe:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003500:	78fb      	ldrb	r3, [r7, #3]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d107      	bne.n	8003516 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003506:	883b      	ldrh	r3, [r7, #0]
 8003508:	0419      	lsls	r1, r3, #16
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	68ba      	ldr	r2, [r7, #8]
 8003510:	430a      	orrs	r2, r1
 8003512:	629a      	str	r2, [r3, #40]	@ 0x28
 8003514:	e028      	b.n	8003568 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800351c:	0c1b      	lsrs	r3, r3, #16
 800351e:	68ba      	ldr	r2, [r7, #8]
 8003520:	4413      	add	r3, r2
 8003522:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003524:	2300      	movs	r3, #0
 8003526:	73fb      	strb	r3, [r7, #15]
 8003528:	e00d      	b.n	8003546 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	7bfb      	ldrb	r3, [r7, #15]
 8003530:	3340      	adds	r3, #64	@ 0x40
 8003532:	009b      	lsls	r3, r3, #2
 8003534:	4413      	add	r3, r2
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	0c1b      	lsrs	r3, r3, #16
 800353a:	68ba      	ldr	r2, [r7, #8]
 800353c:	4413      	add	r3, r2
 800353e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003540:	7bfb      	ldrb	r3, [r7, #15]
 8003542:	3301      	adds	r3, #1
 8003544:	73fb      	strb	r3, [r7, #15]
 8003546:	7bfa      	ldrb	r2, [r7, #15]
 8003548:	78fb      	ldrb	r3, [r7, #3]
 800354a:	3b01      	subs	r3, #1
 800354c:	429a      	cmp	r2, r3
 800354e:	d3ec      	bcc.n	800352a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003550:	883b      	ldrh	r3, [r7, #0]
 8003552:	0418      	lsls	r0, r3, #16
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6819      	ldr	r1, [r3, #0]
 8003558:	78fb      	ldrb	r3, [r7, #3]
 800355a:	3b01      	subs	r3, #1
 800355c:	68ba      	ldr	r2, [r7, #8]
 800355e:	4302      	orrs	r2, r0
 8003560:	3340      	adds	r3, #64	@ 0x40
 8003562:	009b      	lsls	r3, r3, #2
 8003564:	440b      	add	r3, r1
 8003566:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003568:	2300      	movs	r3, #0
}
 800356a:	4618      	mov	r0, r3
 800356c:	3714      	adds	r7, #20
 800356e:	46bd      	mov	sp, r7
 8003570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003574:	4770      	bx	lr

08003576 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003576:	b480      	push	{r7}
 8003578:	b083      	sub	sp, #12
 800357a:	af00      	add	r7, sp, #0
 800357c:	6078      	str	r0, [r7, #4]
 800357e:	460b      	mov	r3, r1
 8003580:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	887a      	ldrh	r2, [r7, #2]
 8003588:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800358a:	2300      	movs	r3, #0
}
 800358c:	4618      	mov	r0, r3
 800358e:	370c      	adds	r7, #12
 8003590:	46bd      	mov	sp, r7
 8003592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003596:	4770      	bx	lr

08003598 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003598:	b480      	push	{r7}
 800359a:	b085      	sub	sp, #20
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2201      	movs	r2, #1
 80035aa:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2200      	movs	r2, #0
 80035b2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	699b      	ldr	r3, [r3, #24]
 80035ba:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80035c6:	4b05      	ldr	r3, [pc, #20]	@ (80035dc <HAL_PCDEx_ActivateLPM+0x44>)
 80035c8:	4313      	orrs	r3, r2
 80035ca:	68fa      	ldr	r2, [r7, #12]
 80035cc:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80035ce:	2300      	movs	r3, #0
}
 80035d0:	4618      	mov	r0, r3
 80035d2:	3714      	adds	r7, #20
 80035d4:	46bd      	mov	sp, r7
 80035d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035da:	4770      	bx	lr
 80035dc:	10000003 	.word	0x10000003

080035e0 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80035e0:	b480      	push	{r7}
 80035e2:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80035e4:	4b05      	ldr	r3, [pc, #20]	@ (80035fc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4a04      	ldr	r2, [pc, #16]	@ (80035fc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80035ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035ee:	6013      	str	r3, [r2, #0]
}
 80035f0:	bf00      	nop
 80035f2:	46bd      	mov	sp, r7
 80035f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f8:	4770      	bx	lr
 80035fa:	bf00      	nop
 80035fc:	40007000 	.word	0x40007000

08003600 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b082      	sub	sp, #8
 8003604:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003606:	2300      	movs	r3, #0
 8003608:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800360a:	4b23      	ldr	r3, [pc, #140]	@ (8003698 <HAL_PWREx_EnableOverDrive+0x98>)
 800360c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800360e:	4a22      	ldr	r2, [pc, #136]	@ (8003698 <HAL_PWREx_EnableOverDrive+0x98>)
 8003610:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003614:	6413      	str	r3, [r2, #64]	@ 0x40
 8003616:	4b20      	ldr	r3, [pc, #128]	@ (8003698 <HAL_PWREx_EnableOverDrive+0x98>)
 8003618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800361a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800361e:	603b      	str	r3, [r7, #0]
 8003620:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003622:	4b1e      	ldr	r3, [pc, #120]	@ (800369c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a1d      	ldr	r2, [pc, #116]	@ (800369c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003628:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800362c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800362e:	f7fe fa3b 	bl	8001aa8 <HAL_GetTick>
 8003632:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003634:	e009      	b.n	800364a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003636:	f7fe fa37 	bl	8001aa8 <HAL_GetTick>
 800363a:	4602      	mov	r2, r0
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	1ad3      	subs	r3, r2, r3
 8003640:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003644:	d901      	bls.n	800364a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003646:	2303      	movs	r3, #3
 8003648:	e022      	b.n	8003690 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800364a:	4b14      	ldr	r3, [pc, #80]	@ (800369c <HAL_PWREx_EnableOverDrive+0x9c>)
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003652:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003656:	d1ee      	bne.n	8003636 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003658:	4b10      	ldr	r3, [pc, #64]	@ (800369c <HAL_PWREx_EnableOverDrive+0x9c>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a0f      	ldr	r2, [pc, #60]	@ (800369c <HAL_PWREx_EnableOverDrive+0x9c>)
 800365e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003662:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003664:	f7fe fa20 	bl	8001aa8 <HAL_GetTick>
 8003668:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800366a:	e009      	b.n	8003680 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800366c:	f7fe fa1c 	bl	8001aa8 <HAL_GetTick>
 8003670:	4602      	mov	r2, r0
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	1ad3      	subs	r3, r2, r3
 8003676:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800367a:	d901      	bls.n	8003680 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800367c:	2303      	movs	r3, #3
 800367e:	e007      	b.n	8003690 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003680:	4b06      	ldr	r3, [pc, #24]	@ (800369c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003688:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800368c:	d1ee      	bne.n	800366c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800368e:	2300      	movs	r3, #0
}
 8003690:	4618      	mov	r0, r3
 8003692:	3708      	adds	r7, #8
 8003694:	46bd      	mov	sp, r7
 8003696:	bd80      	pop	{r7, pc}
 8003698:	40023800 	.word	0x40023800
 800369c:	40007000 	.word	0x40007000

080036a0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b086      	sub	sp, #24
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80036a8:	2300      	movs	r3, #0
 80036aa:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d101      	bne.n	80036b6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e291      	b.n	8003bda <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f003 0301 	and.w	r3, r3, #1
 80036be:	2b00      	cmp	r3, #0
 80036c0:	f000 8087 	beq.w	80037d2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80036c4:	4b96      	ldr	r3, [pc, #600]	@ (8003920 <HAL_RCC_OscConfig+0x280>)
 80036c6:	689b      	ldr	r3, [r3, #8]
 80036c8:	f003 030c 	and.w	r3, r3, #12
 80036cc:	2b04      	cmp	r3, #4
 80036ce:	d00c      	beq.n	80036ea <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036d0:	4b93      	ldr	r3, [pc, #588]	@ (8003920 <HAL_RCC_OscConfig+0x280>)
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	f003 030c 	and.w	r3, r3, #12
 80036d8:	2b08      	cmp	r3, #8
 80036da:	d112      	bne.n	8003702 <HAL_RCC_OscConfig+0x62>
 80036dc:	4b90      	ldr	r3, [pc, #576]	@ (8003920 <HAL_RCC_OscConfig+0x280>)
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036e4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80036e8:	d10b      	bne.n	8003702 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036ea:	4b8d      	ldr	r3, [pc, #564]	@ (8003920 <HAL_RCC_OscConfig+0x280>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d06c      	beq.n	80037d0 <HAL_RCC_OscConfig+0x130>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d168      	bne.n	80037d0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80036fe:	2301      	movs	r3, #1
 8003700:	e26b      	b.n	8003bda <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800370a:	d106      	bne.n	800371a <HAL_RCC_OscConfig+0x7a>
 800370c:	4b84      	ldr	r3, [pc, #528]	@ (8003920 <HAL_RCC_OscConfig+0x280>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a83      	ldr	r2, [pc, #524]	@ (8003920 <HAL_RCC_OscConfig+0x280>)
 8003712:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003716:	6013      	str	r3, [r2, #0]
 8003718:	e02e      	b.n	8003778 <HAL_RCC_OscConfig+0xd8>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d10c      	bne.n	800373c <HAL_RCC_OscConfig+0x9c>
 8003722:	4b7f      	ldr	r3, [pc, #508]	@ (8003920 <HAL_RCC_OscConfig+0x280>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4a7e      	ldr	r2, [pc, #504]	@ (8003920 <HAL_RCC_OscConfig+0x280>)
 8003728:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800372c:	6013      	str	r3, [r2, #0]
 800372e:	4b7c      	ldr	r3, [pc, #496]	@ (8003920 <HAL_RCC_OscConfig+0x280>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a7b      	ldr	r2, [pc, #492]	@ (8003920 <HAL_RCC_OscConfig+0x280>)
 8003734:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003738:	6013      	str	r3, [r2, #0]
 800373a:	e01d      	b.n	8003778 <HAL_RCC_OscConfig+0xd8>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003744:	d10c      	bne.n	8003760 <HAL_RCC_OscConfig+0xc0>
 8003746:	4b76      	ldr	r3, [pc, #472]	@ (8003920 <HAL_RCC_OscConfig+0x280>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4a75      	ldr	r2, [pc, #468]	@ (8003920 <HAL_RCC_OscConfig+0x280>)
 800374c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003750:	6013      	str	r3, [r2, #0]
 8003752:	4b73      	ldr	r3, [pc, #460]	@ (8003920 <HAL_RCC_OscConfig+0x280>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a72      	ldr	r2, [pc, #456]	@ (8003920 <HAL_RCC_OscConfig+0x280>)
 8003758:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800375c:	6013      	str	r3, [r2, #0]
 800375e:	e00b      	b.n	8003778 <HAL_RCC_OscConfig+0xd8>
 8003760:	4b6f      	ldr	r3, [pc, #444]	@ (8003920 <HAL_RCC_OscConfig+0x280>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4a6e      	ldr	r2, [pc, #440]	@ (8003920 <HAL_RCC_OscConfig+0x280>)
 8003766:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800376a:	6013      	str	r3, [r2, #0]
 800376c:	4b6c      	ldr	r3, [pc, #432]	@ (8003920 <HAL_RCC_OscConfig+0x280>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a6b      	ldr	r2, [pc, #428]	@ (8003920 <HAL_RCC_OscConfig+0x280>)
 8003772:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003776:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d013      	beq.n	80037a8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003780:	f7fe f992 	bl	8001aa8 <HAL_GetTick>
 8003784:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003786:	e008      	b.n	800379a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003788:	f7fe f98e 	bl	8001aa8 <HAL_GetTick>
 800378c:	4602      	mov	r2, r0
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	1ad3      	subs	r3, r2, r3
 8003792:	2b64      	cmp	r3, #100	@ 0x64
 8003794:	d901      	bls.n	800379a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003796:	2303      	movs	r3, #3
 8003798:	e21f      	b.n	8003bda <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800379a:	4b61      	ldr	r3, [pc, #388]	@ (8003920 <HAL_RCC_OscConfig+0x280>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d0f0      	beq.n	8003788 <HAL_RCC_OscConfig+0xe8>
 80037a6:	e014      	b.n	80037d2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037a8:	f7fe f97e 	bl	8001aa8 <HAL_GetTick>
 80037ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037ae:	e008      	b.n	80037c2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037b0:	f7fe f97a 	bl	8001aa8 <HAL_GetTick>
 80037b4:	4602      	mov	r2, r0
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	1ad3      	subs	r3, r2, r3
 80037ba:	2b64      	cmp	r3, #100	@ 0x64
 80037bc:	d901      	bls.n	80037c2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80037be:	2303      	movs	r3, #3
 80037c0:	e20b      	b.n	8003bda <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037c2:	4b57      	ldr	r3, [pc, #348]	@ (8003920 <HAL_RCC_OscConfig+0x280>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d1f0      	bne.n	80037b0 <HAL_RCC_OscConfig+0x110>
 80037ce:	e000      	b.n	80037d2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f003 0302 	and.w	r3, r3, #2
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d069      	beq.n	80038b2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80037de:	4b50      	ldr	r3, [pc, #320]	@ (8003920 <HAL_RCC_OscConfig+0x280>)
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	f003 030c 	and.w	r3, r3, #12
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d00b      	beq.n	8003802 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80037ea:	4b4d      	ldr	r3, [pc, #308]	@ (8003920 <HAL_RCC_OscConfig+0x280>)
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	f003 030c 	and.w	r3, r3, #12
 80037f2:	2b08      	cmp	r3, #8
 80037f4:	d11c      	bne.n	8003830 <HAL_RCC_OscConfig+0x190>
 80037f6:	4b4a      	ldr	r3, [pc, #296]	@ (8003920 <HAL_RCC_OscConfig+0x280>)
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d116      	bne.n	8003830 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003802:	4b47      	ldr	r3, [pc, #284]	@ (8003920 <HAL_RCC_OscConfig+0x280>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 0302 	and.w	r3, r3, #2
 800380a:	2b00      	cmp	r3, #0
 800380c:	d005      	beq.n	800381a <HAL_RCC_OscConfig+0x17a>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	68db      	ldr	r3, [r3, #12]
 8003812:	2b01      	cmp	r3, #1
 8003814:	d001      	beq.n	800381a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	e1df      	b.n	8003bda <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800381a:	4b41      	ldr	r3, [pc, #260]	@ (8003920 <HAL_RCC_OscConfig+0x280>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	691b      	ldr	r3, [r3, #16]
 8003826:	00db      	lsls	r3, r3, #3
 8003828:	493d      	ldr	r1, [pc, #244]	@ (8003920 <HAL_RCC_OscConfig+0x280>)
 800382a:	4313      	orrs	r3, r2
 800382c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800382e:	e040      	b.n	80038b2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	68db      	ldr	r3, [r3, #12]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d023      	beq.n	8003880 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003838:	4b39      	ldr	r3, [pc, #228]	@ (8003920 <HAL_RCC_OscConfig+0x280>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a38      	ldr	r2, [pc, #224]	@ (8003920 <HAL_RCC_OscConfig+0x280>)
 800383e:	f043 0301 	orr.w	r3, r3, #1
 8003842:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003844:	f7fe f930 	bl	8001aa8 <HAL_GetTick>
 8003848:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800384a:	e008      	b.n	800385e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800384c:	f7fe f92c 	bl	8001aa8 <HAL_GetTick>
 8003850:	4602      	mov	r2, r0
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	1ad3      	subs	r3, r2, r3
 8003856:	2b02      	cmp	r3, #2
 8003858:	d901      	bls.n	800385e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800385a:	2303      	movs	r3, #3
 800385c:	e1bd      	b.n	8003bda <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800385e:	4b30      	ldr	r3, [pc, #192]	@ (8003920 <HAL_RCC_OscConfig+0x280>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f003 0302 	and.w	r3, r3, #2
 8003866:	2b00      	cmp	r3, #0
 8003868:	d0f0      	beq.n	800384c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800386a:	4b2d      	ldr	r3, [pc, #180]	@ (8003920 <HAL_RCC_OscConfig+0x280>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	691b      	ldr	r3, [r3, #16]
 8003876:	00db      	lsls	r3, r3, #3
 8003878:	4929      	ldr	r1, [pc, #164]	@ (8003920 <HAL_RCC_OscConfig+0x280>)
 800387a:	4313      	orrs	r3, r2
 800387c:	600b      	str	r3, [r1, #0]
 800387e:	e018      	b.n	80038b2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003880:	4b27      	ldr	r3, [pc, #156]	@ (8003920 <HAL_RCC_OscConfig+0x280>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a26      	ldr	r2, [pc, #152]	@ (8003920 <HAL_RCC_OscConfig+0x280>)
 8003886:	f023 0301 	bic.w	r3, r3, #1
 800388a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800388c:	f7fe f90c 	bl	8001aa8 <HAL_GetTick>
 8003890:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003892:	e008      	b.n	80038a6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003894:	f7fe f908 	bl	8001aa8 <HAL_GetTick>
 8003898:	4602      	mov	r2, r0
 800389a:	693b      	ldr	r3, [r7, #16]
 800389c:	1ad3      	subs	r3, r2, r3
 800389e:	2b02      	cmp	r3, #2
 80038a0:	d901      	bls.n	80038a6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80038a2:	2303      	movs	r3, #3
 80038a4:	e199      	b.n	8003bda <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038a6:	4b1e      	ldr	r3, [pc, #120]	@ (8003920 <HAL_RCC_OscConfig+0x280>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f003 0302 	and.w	r3, r3, #2
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d1f0      	bne.n	8003894 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f003 0308 	and.w	r3, r3, #8
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d038      	beq.n	8003930 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	695b      	ldr	r3, [r3, #20]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d019      	beq.n	80038fa <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038c6:	4b16      	ldr	r3, [pc, #88]	@ (8003920 <HAL_RCC_OscConfig+0x280>)
 80038c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038ca:	4a15      	ldr	r2, [pc, #84]	@ (8003920 <HAL_RCC_OscConfig+0x280>)
 80038cc:	f043 0301 	orr.w	r3, r3, #1
 80038d0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038d2:	f7fe f8e9 	bl	8001aa8 <HAL_GetTick>
 80038d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038d8:	e008      	b.n	80038ec <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038da:	f7fe f8e5 	bl	8001aa8 <HAL_GetTick>
 80038de:	4602      	mov	r2, r0
 80038e0:	693b      	ldr	r3, [r7, #16]
 80038e2:	1ad3      	subs	r3, r2, r3
 80038e4:	2b02      	cmp	r3, #2
 80038e6:	d901      	bls.n	80038ec <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80038e8:	2303      	movs	r3, #3
 80038ea:	e176      	b.n	8003bda <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038ec:	4b0c      	ldr	r3, [pc, #48]	@ (8003920 <HAL_RCC_OscConfig+0x280>)
 80038ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038f0:	f003 0302 	and.w	r3, r3, #2
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d0f0      	beq.n	80038da <HAL_RCC_OscConfig+0x23a>
 80038f8:	e01a      	b.n	8003930 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038fa:	4b09      	ldr	r3, [pc, #36]	@ (8003920 <HAL_RCC_OscConfig+0x280>)
 80038fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038fe:	4a08      	ldr	r2, [pc, #32]	@ (8003920 <HAL_RCC_OscConfig+0x280>)
 8003900:	f023 0301 	bic.w	r3, r3, #1
 8003904:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003906:	f7fe f8cf 	bl	8001aa8 <HAL_GetTick>
 800390a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800390c:	e00a      	b.n	8003924 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800390e:	f7fe f8cb 	bl	8001aa8 <HAL_GetTick>
 8003912:	4602      	mov	r2, r0
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	1ad3      	subs	r3, r2, r3
 8003918:	2b02      	cmp	r3, #2
 800391a:	d903      	bls.n	8003924 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800391c:	2303      	movs	r3, #3
 800391e:	e15c      	b.n	8003bda <HAL_RCC_OscConfig+0x53a>
 8003920:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003924:	4b91      	ldr	r3, [pc, #580]	@ (8003b6c <HAL_RCC_OscConfig+0x4cc>)
 8003926:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003928:	f003 0302 	and.w	r3, r3, #2
 800392c:	2b00      	cmp	r3, #0
 800392e:	d1ee      	bne.n	800390e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f003 0304 	and.w	r3, r3, #4
 8003938:	2b00      	cmp	r3, #0
 800393a:	f000 80a4 	beq.w	8003a86 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800393e:	4b8b      	ldr	r3, [pc, #556]	@ (8003b6c <HAL_RCC_OscConfig+0x4cc>)
 8003940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003942:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003946:	2b00      	cmp	r3, #0
 8003948:	d10d      	bne.n	8003966 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800394a:	4b88      	ldr	r3, [pc, #544]	@ (8003b6c <HAL_RCC_OscConfig+0x4cc>)
 800394c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800394e:	4a87      	ldr	r2, [pc, #540]	@ (8003b6c <HAL_RCC_OscConfig+0x4cc>)
 8003950:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003954:	6413      	str	r3, [r2, #64]	@ 0x40
 8003956:	4b85      	ldr	r3, [pc, #532]	@ (8003b6c <HAL_RCC_OscConfig+0x4cc>)
 8003958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800395a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800395e:	60bb      	str	r3, [r7, #8]
 8003960:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003962:	2301      	movs	r3, #1
 8003964:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003966:	4b82      	ldr	r3, [pc, #520]	@ (8003b70 <HAL_RCC_OscConfig+0x4d0>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800396e:	2b00      	cmp	r3, #0
 8003970:	d118      	bne.n	80039a4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003972:	4b7f      	ldr	r3, [pc, #508]	@ (8003b70 <HAL_RCC_OscConfig+0x4d0>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a7e      	ldr	r2, [pc, #504]	@ (8003b70 <HAL_RCC_OscConfig+0x4d0>)
 8003978:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800397c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800397e:	f7fe f893 	bl	8001aa8 <HAL_GetTick>
 8003982:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003984:	e008      	b.n	8003998 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003986:	f7fe f88f 	bl	8001aa8 <HAL_GetTick>
 800398a:	4602      	mov	r2, r0
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	1ad3      	subs	r3, r2, r3
 8003990:	2b64      	cmp	r3, #100	@ 0x64
 8003992:	d901      	bls.n	8003998 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003994:	2303      	movs	r3, #3
 8003996:	e120      	b.n	8003bda <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003998:	4b75      	ldr	r3, [pc, #468]	@ (8003b70 <HAL_RCC_OscConfig+0x4d0>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d0f0      	beq.n	8003986 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	2b01      	cmp	r3, #1
 80039aa:	d106      	bne.n	80039ba <HAL_RCC_OscConfig+0x31a>
 80039ac:	4b6f      	ldr	r3, [pc, #444]	@ (8003b6c <HAL_RCC_OscConfig+0x4cc>)
 80039ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039b0:	4a6e      	ldr	r2, [pc, #440]	@ (8003b6c <HAL_RCC_OscConfig+0x4cc>)
 80039b2:	f043 0301 	orr.w	r3, r3, #1
 80039b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80039b8:	e02d      	b.n	8003a16 <HAL_RCC_OscConfig+0x376>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	689b      	ldr	r3, [r3, #8]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d10c      	bne.n	80039dc <HAL_RCC_OscConfig+0x33c>
 80039c2:	4b6a      	ldr	r3, [pc, #424]	@ (8003b6c <HAL_RCC_OscConfig+0x4cc>)
 80039c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039c6:	4a69      	ldr	r2, [pc, #420]	@ (8003b6c <HAL_RCC_OscConfig+0x4cc>)
 80039c8:	f023 0301 	bic.w	r3, r3, #1
 80039cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80039ce:	4b67      	ldr	r3, [pc, #412]	@ (8003b6c <HAL_RCC_OscConfig+0x4cc>)
 80039d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039d2:	4a66      	ldr	r2, [pc, #408]	@ (8003b6c <HAL_RCC_OscConfig+0x4cc>)
 80039d4:	f023 0304 	bic.w	r3, r3, #4
 80039d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80039da:	e01c      	b.n	8003a16 <HAL_RCC_OscConfig+0x376>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	689b      	ldr	r3, [r3, #8]
 80039e0:	2b05      	cmp	r3, #5
 80039e2:	d10c      	bne.n	80039fe <HAL_RCC_OscConfig+0x35e>
 80039e4:	4b61      	ldr	r3, [pc, #388]	@ (8003b6c <HAL_RCC_OscConfig+0x4cc>)
 80039e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039e8:	4a60      	ldr	r2, [pc, #384]	@ (8003b6c <HAL_RCC_OscConfig+0x4cc>)
 80039ea:	f043 0304 	orr.w	r3, r3, #4
 80039ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80039f0:	4b5e      	ldr	r3, [pc, #376]	@ (8003b6c <HAL_RCC_OscConfig+0x4cc>)
 80039f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039f4:	4a5d      	ldr	r2, [pc, #372]	@ (8003b6c <HAL_RCC_OscConfig+0x4cc>)
 80039f6:	f043 0301 	orr.w	r3, r3, #1
 80039fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80039fc:	e00b      	b.n	8003a16 <HAL_RCC_OscConfig+0x376>
 80039fe:	4b5b      	ldr	r3, [pc, #364]	@ (8003b6c <HAL_RCC_OscConfig+0x4cc>)
 8003a00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a02:	4a5a      	ldr	r2, [pc, #360]	@ (8003b6c <HAL_RCC_OscConfig+0x4cc>)
 8003a04:	f023 0301 	bic.w	r3, r3, #1
 8003a08:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a0a:	4b58      	ldr	r3, [pc, #352]	@ (8003b6c <HAL_RCC_OscConfig+0x4cc>)
 8003a0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a0e:	4a57      	ldr	r2, [pc, #348]	@ (8003b6c <HAL_RCC_OscConfig+0x4cc>)
 8003a10:	f023 0304 	bic.w	r3, r3, #4
 8003a14:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d015      	beq.n	8003a4a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a1e:	f7fe f843 	bl	8001aa8 <HAL_GetTick>
 8003a22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a24:	e00a      	b.n	8003a3c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a26:	f7fe f83f 	bl	8001aa8 <HAL_GetTick>
 8003a2a:	4602      	mov	r2, r0
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	1ad3      	subs	r3, r2, r3
 8003a30:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d901      	bls.n	8003a3c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003a38:	2303      	movs	r3, #3
 8003a3a:	e0ce      	b.n	8003bda <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a3c:	4b4b      	ldr	r3, [pc, #300]	@ (8003b6c <HAL_RCC_OscConfig+0x4cc>)
 8003a3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a40:	f003 0302 	and.w	r3, r3, #2
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d0ee      	beq.n	8003a26 <HAL_RCC_OscConfig+0x386>
 8003a48:	e014      	b.n	8003a74 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a4a:	f7fe f82d 	bl	8001aa8 <HAL_GetTick>
 8003a4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a50:	e00a      	b.n	8003a68 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a52:	f7fe f829 	bl	8001aa8 <HAL_GetTick>
 8003a56:	4602      	mov	r2, r0
 8003a58:	693b      	ldr	r3, [r7, #16]
 8003a5a:	1ad3      	subs	r3, r2, r3
 8003a5c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d901      	bls.n	8003a68 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003a64:	2303      	movs	r3, #3
 8003a66:	e0b8      	b.n	8003bda <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a68:	4b40      	ldr	r3, [pc, #256]	@ (8003b6c <HAL_RCC_OscConfig+0x4cc>)
 8003a6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a6c:	f003 0302 	and.w	r3, r3, #2
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d1ee      	bne.n	8003a52 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003a74:	7dfb      	ldrb	r3, [r7, #23]
 8003a76:	2b01      	cmp	r3, #1
 8003a78:	d105      	bne.n	8003a86 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a7a:	4b3c      	ldr	r3, [pc, #240]	@ (8003b6c <HAL_RCC_OscConfig+0x4cc>)
 8003a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a7e:	4a3b      	ldr	r2, [pc, #236]	@ (8003b6c <HAL_RCC_OscConfig+0x4cc>)
 8003a80:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a84:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	699b      	ldr	r3, [r3, #24]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	f000 80a4 	beq.w	8003bd8 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003a90:	4b36      	ldr	r3, [pc, #216]	@ (8003b6c <HAL_RCC_OscConfig+0x4cc>)
 8003a92:	689b      	ldr	r3, [r3, #8]
 8003a94:	f003 030c 	and.w	r3, r3, #12
 8003a98:	2b08      	cmp	r3, #8
 8003a9a:	d06b      	beq.n	8003b74 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	699b      	ldr	r3, [r3, #24]
 8003aa0:	2b02      	cmp	r3, #2
 8003aa2:	d149      	bne.n	8003b38 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003aa4:	4b31      	ldr	r3, [pc, #196]	@ (8003b6c <HAL_RCC_OscConfig+0x4cc>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a30      	ldr	r2, [pc, #192]	@ (8003b6c <HAL_RCC_OscConfig+0x4cc>)
 8003aaa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003aae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ab0:	f7fd fffa 	bl	8001aa8 <HAL_GetTick>
 8003ab4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ab6:	e008      	b.n	8003aca <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ab8:	f7fd fff6 	bl	8001aa8 <HAL_GetTick>
 8003abc:	4602      	mov	r2, r0
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	1ad3      	subs	r3, r2, r3
 8003ac2:	2b02      	cmp	r3, #2
 8003ac4:	d901      	bls.n	8003aca <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003ac6:	2303      	movs	r3, #3
 8003ac8:	e087      	b.n	8003bda <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003aca:	4b28      	ldr	r3, [pc, #160]	@ (8003b6c <HAL_RCC_OscConfig+0x4cc>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d1f0      	bne.n	8003ab8 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	69da      	ldr	r2, [r3, #28]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6a1b      	ldr	r3, [r3, #32]
 8003ade:	431a      	orrs	r2, r3
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ae4:	019b      	lsls	r3, r3, #6
 8003ae6:	431a      	orrs	r2, r3
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aec:	085b      	lsrs	r3, r3, #1
 8003aee:	3b01      	subs	r3, #1
 8003af0:	041b      	lsls	r3, r3, #16
 8003af2:	431a      	orrs	r2, r3
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003af8:	061b      	lsls	r3, r3, #24
 8003afa:	4313      	orrs	r3, r2
 8003afc:	4a1b      	ldr	r2, [pc, #108]	@ (8003b6c <HAL_RCC_OscConfig+0x4cc>)
 8003afe:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003b02:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b04:	4b19      	ldr	r3, [pc, #100]	@ (8003b6c <HAL_RCC_OscConfig+0x4cc>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a18      	ldr	r2, [pc, #96]	@ (8003b6c <HAL_RCC_OscConfig+0x4cc>)
 8003b0a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b10:	f7fd ffca 	bl	8001aa8 <HAL_GetTick>
 8003b14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b16:	e008      	b.n	8003b2a <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b18:	f7fd ffc6 	bl	8001aa8 <HAL_GetTick>
 8003b1c:	4602      	mov	r2, r0
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	1ad3      	subs	r3, r2, r3
 8003b22:	2b02      	cmp	r3, #2
 8003b24:	d901      	bls.n	8003b2a <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8003b26:	2303      	movs	r3, #3
 8003b28:	e057      	b.n	8003bda <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b2a:	4b10      	ldr	r3, [pc, #64]	@ (8003b6c <HAL_RCC_OscConfig+0x4cc>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d0f0      	beq.n	8003b18 <HAL_RCC_OscConfig+0x478>
 8003b36:	e04f      	b.n	8003bd8 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b38:	4b0c      	ldr	r3, [pc, #48]	@ (8003b6c <HAL_RCC_OscConfig+0x4cc>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a0b      	ldr	r2, [pc, #44]	@ (8003b6c <HAL_RCC_OscConfig+0x4cc>)
 8003b3e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003b42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b44:	f7fd ffb0 	bl	8001aa8 <HAL_GetTick>
 8003b48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b4a:	e008      	b.n	8003b5e <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b4c:	f7fd ffac 	bl	8001aa8 <HAL_GetTick>
 8003b50:	4602      	mov	r2, r0
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	1ad3      	subs	r3, r2, r3
 8003b56:	2b02      	cmp	r3, #2
 8003b58:	d901      	bls.n	8003b5e <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	e03d      	b.n	8003bda <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b5e:	4b03      	ldr	r3, [pc, #12]	@ (8003b6c <HAL_RCC_OscConfig+0x4cc>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d1f0      	bne.n	8003b4c <HAL_RCC_OscConfig+0x4ac>
 8003b6a:	e035      	b.n	8003bd8 <HAL_RCC_OscConfig+0x538>
 8003b6c:	40023800 	.word	0x40023800
 8003b70:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003b74:	4b1b      	ldr	r3, [pc, #108]	@ (8003be4 <HAL_RCC_OscConfig+0x544>)
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	699b      	ldr	r3, [r3, #24]
 8003b7e:	2b01      	cmp	r3, #1
 8003b80:	d028      	beq.n	8003bd4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b8c:	429a      	cmp	r2, r3
 8003b8e:	d121      	bne.n	8003bd4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b9a:	429a      	cmp	r2, r3
 8003b9c:	d11a      	bne.n	8003bd4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003b9e:	68fa      	ldr	r2, [r7, #12]
 8003ba0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003ba4:	4013      	ands	r3, r2
 8003ba6:	687a      	ldr	r2, [r7, #4]
 8003ba8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003baa:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d111      	bne.n	8003bd4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bba:	085b      	lsrs	r3, r3, #1
 8003bbc:	3b01      	subs	r3, #1
 8003bbe:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003bc0:	429a      	cmp	r2, r3
 8003bc2:	d107      	bne.n	8003bd4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bce:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003bd0:	429a      	cmp	r2, r3
 8003bd2:	d001      	beq.n	8003bd8 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	e000      	b.n	8003bda <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8003bd8:	2300      	movs	r3, #0
}
 8003bda:	4618      	mov	r0, r3
 8003bdc:	3718      	adds	r7, #24
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}
 8003be2:	bf00      	nop
 8003be4:	40023800 	.word	0x40023800

08003be8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b084      	sub	sp, #16
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
 8003bf0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d101      	bne.n	8003c00 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	e0d0      	b.n	8003da2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c00:	4b6a      	ldr	r3, [pc, #424]	@ (8003dac <HAL_RCC_ClockConfig+0x1c4>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f003 030f 	and.w	r3, r3, #15
 8003c08:	683a      	ldr	r2, [r7, #0]
 8003c0a:	429a      	cmp	r2, r3
 8003c0c:	d910      	bls.n	8003c30 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c0e:	4b67      	ldr	r3, [pc, #412]	@ (8003dac <HAL_RCC_ClockConfig+0x1c4>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f023 020f 	bic.w	r2, r3, #15
 8003c16:	4965      	ldr	r1, [pc, #404]	@ (8003dac <HAL_RCC_ClockConfig+0x1c4>)
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	4313      	orrs	r3, r2
 8003c1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c1e:	4b63      	ldr	r3, [pc, #396]	@ (8003dac <HAL_RCC_ClockConfig+0x1c4>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f003 030f 	and.w	r3, r3, #15
 8003c26:	683a      	ldr	r2, [r7, #0]
 8003c28:	429a      	cmp	r2, r3
 8003c2a:	d001      	beq.n	8003c30 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	e0b8      	b.n	8003da2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f003 0302 	and.w	r3, r3, #2
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d020      	beq.n	8003c7e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f003 0304 	and.w	r3, r3, #4
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d005      	beq.n	8003c54 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c48:	4b59      	ldr	r3, [pc, #356]	@ (8003db0 <HAL_RCC_ClockConfig+0x1c8>)
 8003c4a:	689b      	ldr	r3, [r3, #8]
 8003c4c:	4a58      	ldr	r2, [pc, #352]	@ (8003db0 <HAL_RCC_ClockConfig+0x1c8>)
 8003c4e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003c52:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f003 0308 	and.w	r3, r3, #8
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d005      	beq.n	8003c6c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c60:	4b53      	ldr	r3, [pc, #332]	@ (8003db0 <HAL_RCC_ClockConfig+0x1c8>)
 8003c62:	689b      	ldr	r3, [r3, #8]
 8003c64:	4a52      	ldr	r2, [pc, #328]	@ (8003db0 <HAL_RCC_ClockConfig+0x1c8>)
 8003c66:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003c6a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c6c:	4b50      	ldr	r3, [pc, #320]	@ (8003db0 <HAL_RCC_ClockConfig+0x1c8>)
 8003c6e:	689b      	ldr	r3, [r3, #8]
 8003c70:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	689b      	ldr	r3, [r3, #8]
 8003c78:	494d      	ldr	r1, [pc, #308]	@ (8003db0 <HAL_RCC_ClockConfig+0x1c8>)
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f003 0301 	and.w	r3, r3, #1
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d040      	beq.n	8003d0c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	2b01      	cmp	r3, #1
 8003c90:	d107      	bne.n	8003ca2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c92:	4b47      	ldr	r3, [pc, #284]	@ (8003db0 <HAL_RCC_ClockConfig+0x1c8>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d115      	bne.n	8003cca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e07f      	b.n	8003da2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	2b02      	cmp	r3, #2
 8003ca8:	d107      	bne.n	8003cba <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003caa:	4b41      	ldr	r3, [pc, #260]	@ (8003db0 <HAL_RCC_ClockConfig+0x1c8>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d109      	bne.n	8003cca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	e073      	b.n	8003da2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cba:	4b3d      	ldr	r3, [pc, #244]	@ (8003db0 <HAL_RCC_ClockConfig+0x1c8>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f003 0302 	and.w	r3, r3, #2
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d101      	bne.n	8003cca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	e06b      	b.n	8003da2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003cca:	4b39      	ldr	r3, [pc, #228]	@ (8003db0 <HAL_RCC_ClockConfig+0x1c8>)
 8003ccc:	689b      	ldr	r3, [r3, #8]
 8003cce:	f023 0203 	bic.w	r2, r3, #3
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	4936      	ldr	r1, [pc, #216]	@ (8003db0 <HAL_RCC_ClockConfig+0x1c8>)
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cdc:	f7fd fee4 	bl	8001aa8 <HAL_GetTick>
 8003ce0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ce2:	e00a      	b.n	8003cfa <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ce4:	f7fd fee0 	bl	8001aa8 <HAL_GetTick>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	1ad3      	subs	r3, r2, r3
 8003cee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d901      	bls.n	8003cfa <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003cf6:	2303      	movs	r3, #3
 8003cf8:	e053      	b.n	8003da2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cfa:	4b2d      	ldr	r3, [pc, #180]	@ (8003db0 <HAL_RCC_ClockConfig+0x1c8>)
 8003cfc:	689b      	ldr	r3, [r3, #8]
 8003cfe:	f003 020c 	and.w	r2, r3, #12
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	009b      	lsls	r3, r3, #2
 8003d08:	429a      	cmp	r2, r3
 8003d0a:	d1eb      	bne.n	8003ce4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003d0c:	4b27      	ldr	r3, [pc, #156]	@ (8003dac <HAL_RCC_ClockConfig+0x1c4>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f003 030f 	and.w	r3, r3, #15
 8003d14:	683a      	ldr	r2, [r7, #0]
 8003d16:	429a      	cmp	r2, r3
 8003d18:	d210      	bcs.n	8003d3c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d1a:	4b24      	ldr	r3, [pc, #144]	@ (8003dac <HAL_RCC_ClockConfig+0x1c4>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f023 020f 	bic.w	r2, r3, #15
 8003d22:	4922      	ldr	r1, [pc, #136]	@ (8003dac <HAL_RCC_ClockConfig+0x1c4>)
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	4313      	orrs	r3, r2
 8003d28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d2a:	4b20      	ldr	r3, [pc, #128]	@ (8003dac <HAL_RCC_ClockConfig+0x1c4>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f003 030f 	and.w	r3, r3, #15
 8003d32:	683a      	ldr	r2, [r7, #0]
 8003d34:	429a      	cmp	r2, r3
 8003d36:	d001      	beq.n	8003d3c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003d38:	2301      	movs	r3, #1
 8003d3a:	e032      	b.n	8003da2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f003 0304 	and.w	r3, r3, #4
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d008      	beq.n	8003d5a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d48:	4b19      	ldr	r3, [pc, #100]	@ (8003db0 <HAL_RCC_ClockConfig+0x1c8>)
 8003d4a:	689b      	ldr	r3, [r3, #8]
 8003d4c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	68db      	ldr	r3, [r3, #12]
 8003d54:	4916      	ldr	r1, [pc, #88]	@ (8003db0 <HAL_RCC_ClockConfig+0x1c8>)
 8003d56:	4313      	orrs	r3, r2
 8003d58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f003 0308 	and.w	r3, r3, #8
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d009      	beq.n	8003d7a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003d66:	4b12      	ldr	r3, [pc, #72]	@ (8003db0 <HAL_RCC_ClockConfig+0x1c8>)
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	691b      	ldr	r3, [r3, #16]
 8003d72:	00db      	lsls	r3, r3, #3
 8003d74:	490e      	ldr	r1, [pc, #56]	@ (8003db0 <HAL_RCC_ClockConfig+0x1c8>)
 8003d76:	4313      	orrs	r3, r2
 8003d78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003d7a:	f000 f821 	bl	8003dc0 <HAL_RCC_GetSysClockFreq>
 8003d7e:	4602      	mov	r2, r0
 8003d80:	4b0b      	ldr	r3, [pc, #44]	@ (8003db0 <HAL_RCC_ClockConfig+0x1c8>)
 8003d82:	689b      	ldr	r3, [r3, #8]
 8003d84:	091b      	lsrs	r3, r3, #4
 8003d86:	f003 030f 	and.w	r3, r3, #15
 8003d8a:	490a      	ldr	r1, [pc, #40]	@ (8003db4 <HAL_RCC_ClockConfig+0x1cc>)
 8003d8c:	5ccb      	ldrb	r3, [r1, r3]
 8003d8e:	fa22 f303 	lsr.w	r3, r2, r3
 8003d92:	4a09      	ldr	r2, [pc, #36]	@ (8003db8 <HAL_RCC_ClockConfig+0x1d0>)
 8003d94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003d96:	4b09      	ldr	r3, [pc, #36]	@ (8003dbc <HAL_RCC_ClockConfig+0x1d4>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f7fd fe40 	bl	8001a20 <HAL_InitTick>

  return HAL_OK;
 8003da0:	2300      	movs	r3, #0
}
 8003da2:	4618      	mov	r0, r3
 8003da4:	3710      	adds	r7, #16
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}
 8003daa:	bf00      	nop
 8003dac:	40023c00 	.word	0x40023c00
 8003db0:	40023800 	.word	0x40023800
 8003db4:	0800a9fc 	.word	0x0800a9fc
 8003db8:	2000000c 	.word	0x2000000c
 8003dbc:	20000010 	.word	0x20000010

08003dc0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003dc0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003dc4:	b094      	sub	sp, #80	@ 0x50
 8003dc6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003dc8:	2300      	movs	r3, #0
 8003dca:	647b      	str	r3, [r7, #68]	@ 0x44
 8003dcc:	2300      	movs	r3, #0
 8003dce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003dd8:	4b79      	ldr	r3, [pc, #484]	@ (8003fc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003dda:	689b      	ldr	r3, [r3, #8]
 8003ddc:	f003 030c 	and.w	r3, r3, #12
 8003de0:	2b08      	cmp	r3, #8
 8003de2:	d00d      	beq.n	8003e00 <HAL_RCC_GetSysClockFreq+0x40>
 8003de4:	2b08      	cmp	r3, #8
 8003de6:	f200 80e1 	bhi.w	8003fac <HAL_RCC_GetSysClockFreq+0x1ec>
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d002      	beq.n	8003df4 <HAL_RCC_GetSysClockFreq+0x34>
 8003dee:	2b04      	cmp	r3, #4
 8003df0:	d003      	beq.n	8003dfa <HAL_RCC_GetSysClockFreq+0x3a>
 8003df2:	e0db      	b.n	8003fac <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003df4:	4b73      	ldr	r3, [pc, #460]	@ (8003fc4 <HAL_RCC_GetSysClockFreq+0x204>)
 8003df6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003df8:	e0db      	b.n	8003fb2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003dfa:	4b72      	ldr	r3, [pc, #456]	@ (8003fc4 <HAL_RCC_GetSysClockFreq+0x204>)
 8003dfc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003dfe:	e0d8      	b.n	8003fb2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e00:	4b6f      	ldr	r3, [pc, #444]	@ (8003fc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e08:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003e0a:	4b6d      	ldr	r3, [pc, #436]	@ (8003fc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d063      	beq.n	8003ede <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e16:	4b6a      	ldr	r3, [pc, #424]	@ (8003fc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	099b      	lsrs	r3, r3, #6
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003e20:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003e22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e28:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e2e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003e32:	4622      	mov	r2, r4
 8003e34:	462b      	mov	r3, r5
 8003e36:	f04f 0000 	mov.w	r0, #0
 8003e3a:	f04f 0100 	mov.w	r1, #0
 8003e3e:	0159      	lsls	r1, r3, #5
 8003e40:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e44:	0150      	lsls	r0, r2, #5
 8003e46:	4602      	mov	r2, r0
 8003e48:	460b      	mov	r3, r1
 8003e4a:	4621      	mov	r1, r4
 8003e4c:	1a51      	subs	r1, r2, r1
 8003e4e:	6139      	str	r1, [r7, #16]
 8003e50:	4629      	mov	r1, r5
 8003e52:	eb63 0301 	sbc.w	r3, r3, r1
 8003e56:	617b      	str	r3, [r7, #20]
 8003e58:	f04f 0200 	mov.w	r2, #0
 8003e5c:	f04f 0300 	mov.w	r3, #0
 8003e60:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003e64:	4659      	mov	r1, fp
 8003e66:	018b      	lsls	r3, r1, #6
 8003e68:	4651      	mov	r1, sl
 8003e6a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003e6e:	4651      	mov	r1, sl
 8003e70:	018a      	lsls	r2, r1, #6
 8003e72:	4651      	mov	r1, sl
 8003e74:	ebb2 0801 	subs.w	r8, r2, r1
 8003e78:	4659      	mov	r1, fp
 8003e7a:	eb63 0901 	sbc.w	r9, r3, r1
 8003e7e:	f04f 0200 	mov.w	r2, #0
 8003e82:	f04f 0300 	mov.w	r3, #0
 8003e86:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003e8a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003e8e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003e92:	4690      	mov	r8, r2
 8003e94:	4699      	mov	r9, r3
 8003e96:	4623      	mov	r3, r4
 8003e98:	eb18 0303 	adds.w	r3, r8, r3
 8003e9c:	60bb      	str	r3, [r7, #8]
 8003e9e:	462b      	mov	r3, r5
 8003ea0:	eb49 0303 	adc.w	r3, r9, r3
 8003ea4:	60fb      	str	r3, [r7, #12]
 8003ea6:	f04f 0200 	mov.w	r2, #0
 8003eaa:	f04f 0300 	mov.w	r3, #0
 8003eae:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003eb2:	4629      	mov	r1, r5
 8003eb4:	028b      	lsls	r3, r1, #10
 8003eb6:	4621      	mov	r1, r4
 8003eb8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003ebc:	4621      	mov	r1, r4
 8003ebe:	028a      	lsls	r2, r1, #10
 8003ec0:	4610      	mov	r0, r2
 8003ec2:	4619      	mov	r1, r3
 8003ec4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003eca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003ecc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003ed0:	f7fc f9f6 	bl	80002c0 <__aeabi_uldivmod>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	460b      	mov	r3, r1
 8003ed8:	4613      	mov	r3, r2
 8003eda:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003edc:	e058      	b.n	8003f90 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ede:	4b38      	ldr	r3, [pc, #224]	@ (8003fc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	099b      	lsrs	r3, r3, #6
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	4611      	mov	r1, r2
 8003eea:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003eee:	623b      	str	r3, [r7, #32]
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ef4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003ef8:	4642      	mov	r2, r8
 8003efa:	464b      	mov	r3, r9
 8003efc:	f04f 0000 	mov.w	r0, #0
 8003f00:	f04f 0100 	mov.w	r1, #0
 8003f04:	0159      	lsls	r1, r3, #5
 8003f06:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f0a:	0150      	lsls	r0, r2, #5
 8003f0c:	4602      	mov	r2, r0
 8003f0e:	460b      	mov	r3, r1
 8003f10:	4641      	mov	r1, r8
 8003f12:	ebb2 0a01 	subs.w	sl, r2, r1
 8003f16:	4649      	mov	r1, r9
 8003f18:	eb63 0b01 	sbc.w	fp, r3, r1
 8003f1c:	f04f 0200 	mov.w	r2, #0
 8003f20:	f04f 0300 	mov.w	r3, #0
 8003f24:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003f28:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003f2c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003f30:	ebb2 040a 	subs.w	r4, r2, sl
 8003f34:	eb63 050b 	sbc.w	r5, r3, fp
 8003f38:	f04f 0200 	mov.w	r2, #0
 8003f3c:	f04f 0300 	mov.w	r3, #0
 8003f40:	00eb      	lsls	r3, r5, #3
 8003f42:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f46:	00e2      	lsls	r2, r4, #3
 8003f48:	4614      	mov	r4, r2
 8003f4a:	461d      	mov	r5, r3
 8003f4c:	4643      	mov	r3, r8
 8003f4e:	18e3      	adds	r3, r4, r3
 8003f50:	603b      	str	r3, [r7, #0]
 8003f52:	464b      	mov	r3, r9
 8003f54:	eb45 0303 	adc.w	r3, r5, r3
 8003f58:	607b      	str	r3, [r7, #4]
 8003f5a:	f04f 0200 	mov.w	r2, #0
 8003f5e:	f04f 0300 	mov.w	r3, #0
 8003f62:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003f66:	4629      	mov	r1, r5
 8003f68:	028b      	lsls	r3, r1, #10
 8003f6a:	4621      	mov	r1, r4
 8003f6c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003f70:	4621      	mov	r1, r4
 8003f72:	028a      	lsls	r2, r1, #10
 8003f74:	4610      	mov	r0, r2
 8003f76:	4619      	mov	r1, r3
 8003f78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	61bb      	str	r3, [r7, #24]
 8003f7e:	61fa      	str	r2, [r7, #28]
 8003f80:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003f84:	f7fc f99c 	bl	80002c0 <__aeabi_uldivmod>
 8003f88:	4602      	mov	r2, r0
 8003f8a:	460b      	mov	r3, r1
 8003f8c:	4613      	mov	r3, r2
 8003f8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003f90:	4b0b      	ldr	r3, [pc, #44]	@ (8003fc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	0c1b      	lsrs	r3, r3, #16
 8003f96:	f003 0303 	and.w	r3, r3, #3
 8003f9a:	3301      	adds	r3, #1
 8003f9c:	005b      	lsls	r3, r3, #1
 8003f9e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003fa0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003fa2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003fa4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fa8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003faa:	e002      	b.n	8003fb2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003fac:	4b05      	ldr	r3, [pc, #20]	@ (8003fc4 <HAL_RCC_GetSysClockFreq+0x204>)
 8003fae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003fb0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003fb2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	3750      	adds	r7, #80	@ 0x50
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003fbe:	bf00      	nop
 8003fc0:	40023800 	.word	0x40023800
 8003fc4:	00f42400 	.word	0x00f42400

08003fc8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003fcc:	4b03      	ldr	r3, [pc, #12]	@ (8003fdc <HAL_RCC_GetHCLKFreq+0x14>)
 8003fce:	681b      	ldr	r3, [r3, #0]
}
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd8:	4770      	bx	lr
 8003fda:	bf00      	nop
 8003fdc:	2000000c 	.word	0x2000000c

08003fe0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b088      	sub	sp, #32
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003fe8:	2300      	movs	r3, #0
 8003fea:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003fec:	2300      	movs	r3, #0
 8003fee:	613b      	str	r3, [r7, #16]
  uint32_t plli2sused = 0;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f003 0301 	and.w	r3, r3, #1
 8004000:	2b00      	cmp	r3, #0
 8004002:	d012      	beq.n	800402a <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004004:	4b65      	ldr	r3, [pc, #404]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004006:	689b      	ldr	r3, [r3, #8]
 8004008:	4a64      	ldr	r2, [pc, #400]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800400a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800400e:	6093      	str	r3, [r2, #8]
 8004010:	4b62      	ldr	r3, [pc, #392]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004012:	689a      	ldr	r2, [r3, #8]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004018:	4960      	ldr	r1, [pc, #384]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800401a:	4313      	orrs	r3, r2
 800401c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004022:	2b00      	cmp	r3, #0
 8004024:	d101      	bne.n	800402a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      plli2sused = 1;
 8004026:	2301      	movs	r3, #1
 8004028:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004032:	2b00      	cmp	r3, #0
 8004034:	d017      	beq.n	8004066 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004036:	4b59      	ldr	r3, [pc, #356]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004038:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800403c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004044:	4955      	ldr	r1, [pc, #340]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004046:	4313      	orrs	r3, r2
 8004048:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004050:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004054:	d101      	bne.n	800405a <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      plli2sused = 1;
 8004056:	2301      	movs	r3, #1
 8004058:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800405e:	2b00      	cmp	r3, #0
 8004060:	d101      	bne.n	8004066 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      pllsaiused = 1;
 8004062:	2301      	movs	r3, #1
 8004064:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800406e:	2b00      	cmp	r3, #0
 8004070:	d017      	beq.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004072:	4b4a      	ldr	r3, [pc, #296]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004074:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004078:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004080:	4946      	ldr	r1, [pc, #280]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004082:	4313      	orrs	r3, r2
 8004084:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800408c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004090:	d101      	bne.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      plli2sused = 1;
 8004092:	2301      	movs	r3, #1
 8004094:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800409a:	2b00      	cmp	r3, #0
 800409c:	d101      	bne.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
      pllsaiused = 1;
 800409e:	2301      	movs	r3, #1
 80040a0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f003 0320 	and.w	r3, r3, #32
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	f000 808b 	beq.w	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80040b0:	4b3a      	ldr	r3, [pc, #232]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80040b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040b4:	4a39      	ldr	r2, [pc, #228]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80040b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80040ba:	6413      	str	r3, [r2, #64]	@ 0x40
 80040bc:	4b37      	ldr	r3, [pc, #220]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80040be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040c4:	60fb      	str	r3, [r7, #12]
 80040c6:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80040c8:	4b35      	ldr	r3, [pc, #212]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a34      	ldr	r2, [pc, #208]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80040ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040d2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040d4:	f7fd fce8 	bl	8001aa8 <HAL_GetTick>
 80040d8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80040da:	e008      	b.n	80040ee <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040dc:	f7fd fce4 	bl	8001aa8 <HAL_GetTick>
 80040e0:	4602      	mov	r2, r0
 80040e2:	697b      	ldr	r3, [r7, #20]
 80040e4:	1ad3      	subs	r3, r2, r3
 80040e6:	2b64      	cmp	r3, #100	@ 0x64
 80040e8:	d901      	bls.n	80040ee <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80040ea:	2303      	movs	r3, #3
 80040ec:	e2bc      	b.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80040ee:	4b2c      	ldr	r3, [pc, #176]	@ (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d0f0      	beq.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80040fa:	4b28      	ldr	r3, [pc, #160]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80040fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004102:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004104:	693b      	ldr	r3, [r7, #16]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d035      	beq.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800410e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004112:	693a      	ldr	r2, [r7, #16]
 8004114:	429a      	cmp	r2, r3
 8004116:	d02e      	beq.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004118:	4b20      	ldr	r3, [pc, #128]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800411a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800411c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004120:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004122:	4b1e      	ldr	r3, [pc, #120]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004124:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004126:	4a1d      	ldr	r2, [pc, #116]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004128:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800412c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800412e:	4b1b      	ldr	r3, [pc, #108]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004130:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004132:	4a1a      	ldr	r2, [pc, #104]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004134:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004138:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800413a:	4a18      	ldr	r2, [pc, #96]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800413c:	693b      	ldr	r3, [r7, #16]
 800413e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004140:	4b16      	ldr	r3, [pc, #88]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004142:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004144:	f003 0301 	and.w	r3, r3, #1
 8004148:	2b01      	cmp	r3, #1
 800414a:	d114      	bne.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800414c:	f7fd fcac 	bl	8001aa8 <HAL_GetTick>
 8004150:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004152:	e00a      	b.n	800416a <HAL_RCCEx_PeriphCLKConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004154:	f7fd fca8 	bl	8001aa8 <HAL_GetTick>
 8004158:	4602      	mov	r2, r0
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	1ad3      	subs	r3, r2, r3
 800415e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004162:	4293      	cmp	r3, r2
 8004164:	d901      	bls.n	800416a <HAL_RCCEx_PeriphCLKConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8004166:	2303      	movs	r3, #3
 8004168:	e27e      	b.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0x688>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800416a:	4b0c      	ldr	r3, [pc, #48]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800416c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800416e:	f003 0302 	and.w	r3, r3, #2
 8004172:	2b00      	cmp	r3, #0
 8004174:	d0ee      	beq.n	8004154 <HAL_RCCEx_PeriphCLKConfig+0x174>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800417a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800417e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004182:	d111      	bne.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 8004184:	4b05      	ldr	r3, [pc, #20]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004186:	689b      	ldr	r3, [r3, #8]
 8004188:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8004190:	4b04      	ldr	r3, [pc, #16]	@ (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004192:	400b      	ands	r3, r1
 8004194:	4901      	ldr	r1, [pc, #4]	@ (800419c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004196:	4313      	orrs	r3, r2
 8004198:	608b      	str	r3, [r1, #8]
 800419a:	e00b      	b.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 800419c:	40023800 	.word	0x40023800
 80041a0:	40007000 	.word	0x40007000
 80041a4:	0ffffcff 	.word	0x0ffffcff
 80041a8:	4ba4      	ldr	r3, [pc, #656]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80041aa:	689b      	ldr	r3, [r3, #8]
 80041ac:	4aa3      	ldr	r2, [pc, #652]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80041ae:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80041b2:	6093      	str	r3, [r2, #8]
 80041b4:	4ba1      	ldr	r3, [pc, #644]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80041b6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041c0:	499e      	ldr	r1, [pc, #632]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80041c2:	4313      	orrs	r3, r2
 80041c4:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f003 0310 	and.w	r3, r3, #16
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d010      	beq.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80041d2:	4b9a      	ldr	r3, [pc, #616]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80041d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80041d8:	4a98      	ldr	r2, [pc, #608]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80041da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80041de:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80041e2:	4b96      	ldr	r3, [pc, #600]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80041e4:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041ec:	4993      	ldr	r1, [pc, #588]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80041ee:	4313      	orrs	r3, r2
 80041f0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d00a      	beq.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004200:	4b8e      	ldr	r3, [pc, #568]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004202:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004206:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800420e:	498b      	ldr	r1, [pc, #556]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004210:	4313      	orrs	r3, r2
 8004212:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800421e:	2b00      	cmp	r3, #0
 8004220:	d00a      	beq.n	8004238 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004222:	4b86      	ldr	r3, [pc, #536]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004224:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004228:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004230:	4982      	ldr	r1, [pc, #520]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004232:	4313      	orrs	r3, r2
 8004234:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004240:	2b00      	cmp	r3, #0
 8004242:	d00a      	beq.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004244:	4b7d      	ldr	r3, [pc, #500]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004246:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800424a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004252:	497a      	ldr	r1, [pc, #488]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004254:	4313      	orrs	r3, r2
 8004256:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004262:	2b00      	cmp	r3, #0
 8004264:	d00a      	beq.n	800427c <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004266:	4b75      	ldr	r3, [pc, #468]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004268:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800426c:	f023 0203 	bic.w	r2, r3, #3
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004274:	4971      	ldr	r1, [pc, #452]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004276:	4313      	orrs	r3, r2
 8004278:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004284:	2b00      	cmp	r3, #0
 8004286:	d00a      	beq.n	800429e <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004288:	4b6c      	ldr	r3, [pc, #432]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800428a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800428e:	f023 020c 	bic.w	r2, r3, #12
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004296:	4969      	ldr	r1, [pc, #420]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004298:	4313      	orrs	r3, r2
 800429a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d00a      	beq.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80042aa:	4b64      	ldr	r3, [pc, #400]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80042ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042b0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042b8:	4960      	ldr	r1, [pc, #384]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80042ba:	4313      	orrs	r3, r2
 80042bc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d00a      	beq.n	80042e2 <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80042cc:	4b5b      	ldr	r3, [pc, #364]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80042ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042d2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042da:	4958      	ldr	r1, [pc, #352]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80042dc:	4313      	orrs	r3, r2
 80042de:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d00a      	beq.n	8004304 <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80042ee:	4b53      	ldr	r3, [pc, #332]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80042f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042f4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042fc:	494f      	ldr	r1, [pc, #316]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80042fe:	4313      	orrs	r3, r2
 8004300:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800430c:	2b00      	cmp	r3, #0
 800430e:	d00a      	beq.n	8004326 <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004310:	4b4a      	ldr	r3, [pc, #296]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004312:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004316:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800431e:	4947      	ldr	r1, [pc, #284]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004320:	4313      	orrs	r3, r2
 8004322:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800432e:	2b00      	cmp	r3, #0
 8004330:	d00a      	beq.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004332:	4b42      	ldr	r3, [pc, #264]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004334:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004338:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004340:	493e      	ldr	r1, [pc, #248]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004342:	4313      	orrs	r3, r2
 8004344:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004350:	2b00      	cmp	r3, #0
 8004352:	d00a      	beq.n	800436a <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004354:	4b39      	ldr	r3, [pc, #228]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004356:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800435a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004362:	4936      	ldr	r1, [pc, #216]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004364:	4313      	orrs	r3, r2
 8004366:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004372:	2b00      	cmp	r3, #0
 8004374:	d011      	beq.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004376:	4b31      	ldr	r3, [pc, #196]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004378:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800437c:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004384:	492d      	ldr	r1, [pc, #180]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004386:	4313      	orrs	r3, r2
 8004388:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004390:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004394:	d101      	bne.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      pllsaiused = 1;
 8004396:	2301      	movs	r3, #1
 8004398:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d00a      	beq.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80043a6:	4b25      	ldr	r3, [pc, #148]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80043a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043ac:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80043b4:	4921      	ldr	r1, [pc, #132]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80043b6:	4313      	orrs	r3, r2
 80043b8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d00a      	beq.n	80043de <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80043c8:	4b1c      	ldr	r3, [pc, #112]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80043ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043ce:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80043d6:	4919      	ldr	r1, [pc, #100]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80043d8:	4313      	orrs	r3, r2
 80043da:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d00a      	beq.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80043ea:	4b14      	ldr	r3, [pc, #80]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80043ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043f0:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80043f8:	4910      	ldr	r1, [pc, #64]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80043fa:	4313      	orrs	r3, r2
 80043fc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004400:	69fb      	ldr	r3, [r7, #28]
 8004402:	2b01      	cmp	r3, #1
 8004404:	d006      	beq.n	8004414 <HAL_RCCEx_PeriphCLKConfig+0x434>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800440e:	2b00      	cmp	r3, #0
 8004410:	f000 809d 	beq.w	800454e <HAL_RCCEx_PeriphCLKConfig+0x56e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004414:	4b09      	ldr	r3, [pc, #36]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	4a08      	ldr	r2, [pc, #32]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800441a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800441e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004420:	f7fd fb42 	bl	8001aa8 <HAL_GetTick>
 8004424:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004426:	e00b      	b.n	8004440 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004428:	f7fd fb3e 	bl	8001aa8 <HAL_GetTick>
 800442c:	4602      	mov	r2, r0
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	1ad3      	subs	r3, r2, r3
 8004432:	2b64      	cmp	r3, #100	@ 0x64
 8004434:	d904      	bls.n	8004440 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004436:	2303      	movs	r3, #3
 8004438:	e116      	b.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0x688>
 800443a:	bf00      	nop
 800443c:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004440:	4b8b      	ldr	r3, [pc, #556]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004448:	2b00      	cmp	r3, #0
 800444a:	d1ed      	bne.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0x448>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f003 0301 	and.w	r3, r3, #1
 8004454:	2b00      	cmp	r3, #0
 8004456:	d017      	beq.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800445c:	2b00      	cmp	r3, #0
 800445e:	d113      	bne.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004460:	4b83      	ldr	r3, [pc, #524]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004462:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004466:	0e1b      	lsrs	r3, r3, #24
 8004468:	f003 030f 	and.w	r3, r3, #15
 800446c:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	685b      	ldr	r3, [r3, #4]
 8004472:	019a      	lsls	r2, r3, #6
 8004474:	693b      	ldr	r3, [r7, #16]
 8004476:	061b      	lsls	r3, r3, #24
 8004478:	431a      	orrs	r2, r3
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	689b      	ldr	r3, [r3, #8]
 800447e:	071b      	lsls	r3, r3, #28
 8004480:	497b      	ldr	r1, [pc, #492]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004482:	4313      	orrs	r3, r2
 8004484:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004490:	2b00      	cmp	r3, #0
 8004492:	d004      	beq.n	800449e <HAL_RCCEx_PeriphCLKConfig+0x4be>
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004498:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800449c:	d00a      	beq.n	80044b4 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d024      	beq.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x514>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044ae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80044b2:	d11f      	bne.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80044b4:	4b6e      	ldr	r3, [pc, #440]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80044b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80044ba:	0f1b      	lsrs	r3, r3, #28
 80044bc:	f003 0307 	and.w	r3, r3, #7
 80044c0:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	019a      	lsls	r2, r3, #6
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	68db      	ldr	r3, [r3, #12]
 80044cc:	061b      	lsls	r3, r3, #24
 80044ce:	431a      	orrs	r2, r3
 80044d0:	693b      	ldr	r3, [r7, #16]
 80044d2:	071b      	lsls	r3, r3, #28
 80044d4:	4966      	ldr	r1, [pc, #408]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80044d6:	4313      	orrs	r3, r2
 80044d8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80044dc:	4b64      	ldr	r3, [pc, #400]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80044de:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80044e2:	f023 021f 	bic.w	r2, r3, #31
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	69db      	ldr	r3, [r3, #28]
 80044ea:	3b01      	subs	r3, #1
 80044ec:	4960      	ldr	r1, [pc, #384]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80044ee:	4313      	orrs	r3, r2
 80044f0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d00d      	beq.n	800451c <HAL_RCCEx_PeriphCLKConfig+0x53c>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	019a      	lsls	r2, r3, #6
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	68db      	ldr	r3, [r3, #12]
 800450a:	061b      	lsls	r3, r3, #24
 800450c:	431a      	orrs	r2, r3
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	689b      	ldr	r3, [r3, #8]
 8004512:	071b      	lsls	r3, r3, #28
 8004514:	4956      	ldr	r1, [pc, #344]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004516:	4313      	orrs	r3, r2
 8004518:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800451c:	4b54      	ldr	r3, [pc, #336]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	4a53      	ldr	r2, [pc, #332]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004522:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004526:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004528:	f7fd fabe 	bl	8001aa8 <HAL_GetTick>
 800452c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800452e:	e008      	b.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x562>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004530:	f7fd faba 	bl	8001aa8 <HAL_GetTick>
 8004534:	4602      	mov	r2, r0
 8004536:	697b      	ldr	r3, [r7, #20]
 8004538:	1ad3      	subs	r3, r2, r3
 800453a:	2b64      	cmp	r3, #100	@ 0x64
 800453c:	d901      	bls.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x562>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800453e:	2303      	movs	r3, #3
 8004540:	e092      	b.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004542:	4b4b      	ldr	r3, [pc, #300]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800454a:	2b00      	cmp	r3, #0
 800454c:	d0f0      	beq.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0x550>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800454e:	69bb      	ldr	r3, [r7, #24]
 8004550:	2b01      	cmp	r3, #1
 8004552:	f040 8088 	bne.w	8004666 <HAL_RCCEx_PeriphCLKConfig+0x686>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004556:	4b46      	ldr	r3, [pc, #280]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	4a45      	ldr	r2, [pc, #276]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800455c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004560:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004562:	f7fd faa1 	bl	8001aa8 <HAL_GetTick>
 8004566:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004568:	e008      	b.n	800457c <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800456a:	f7fd fa9d 	bl	8001aa8 <HAL_GetTick>
 800456e:	4602      	mov	r2, r0
 8004570:	697b      	ldr	r3, [r7, #20]
 8004572:	1ad3      	subs	r3, r2, r3
 8004574:	2b64      	cmp	r3, #100	@ 0x64
 8004576:	d901      	bls.n	800457c <HAL_RCCEx_PeriphCLKConfig+0x59c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004578:	2303      	movs	r3, #3
 800457a:	e075      	b.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800457c:	4b3c      	ldr	r3, [pc, #240]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004584:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004588:	d0ef      	beq.n	800456a <HAL_RCCEx_PeriphCLKConfig+0x58a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004592:	2b00      	cmp	r3, #0
 8004594:	d003      	beq.n	800459e <HAL_RCCEx_PeriphCLKConfig+0x5be>
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800459a:	2b00      	cmp	r3, #0
 800459c:	d009      	beq.n	80045b2 <HAL_RCCEx_PeriphCLKConfig+0x5d2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d024      	beq.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x614>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d120      	bne.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x614>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80045b2:	4b2f      	ldr	r3, [pc, #188]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80045b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045b8:	0c1b      	lsrs	r3, r3, #16
 80045ba:	f003 0303 	and.w	r3, r3, #3
 80045be:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	691b      	ldr	r3, [r3, #16]
 80045c4:	019a      	lsls	r2, r3, #6
 80045c6:	693b      	ldr	r3, [r7, #16]
 80045c8:	041b      	lsls	r3, r3, #16
 80045ca:	431a      	orrs	r2, r3
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	695b      	ldr	r3, [r3, #20]
 80045d0:	061b      	lsls	r3, r3, #24
 80045d2:	4927      	ldr	r1, [pc, #156]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80045d4:	4313      	orrs	r3, r2
 80045d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80045da:	4b25      	ldr	r3, [pc, #148]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80045dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80045e0:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6a1b      	ldr	r3, [r3, #32]
 80045e8:	3b01      	subs	r3, #1
 80045ea:	021b      	lsls	r3, r3, #8
 80045ec:	4920      	ldr	r1, [pc, #128]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80045ee:	4313      	orrs	r3, r2
 80045f0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d018      	beq.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x652>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004604:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004608:	d113      	bne.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x652>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800460a:	4b19      	ldr	r3, [pc, #100]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800460c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004610:	0e1b      	lsrs	r3, r3, #24
 8004612:	f003 030f 	and.w	r3, r3, #15
 8004616:	613b      	str	r3, [r7, #16]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	691b      	ldr	r3, [r3, #16]
 800461c:	019a      	lsls	r2, r3, #6
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	699b      	ldr	r3, [r3, #24]
 8004622:	041b      	lsls	r3, r3, #16
 8004624:	431a      	orrs	r2, r3
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	061b      	lsls	r3, r3, #24
 800462a:	4911      	ldr	r1, [pc, #68]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800462c:	4313      	orrs	r3, r2
 800462e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004632:	4b0f      	ldr	r3, [pc, #60]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a0e      	ldr	r2, [pc, #56]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004638:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800463c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800463e:	f7fd fa33 	bl	8001aa8 <HAL_GetTick>
 8004642:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004644:	e008      	b.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0x678>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004646:	f7fd fa2f 	bl	8001aa8 <HAL_GetTick>
 800464a:	4602      	mov	r2, r0
 800464c:	697b      	ldr	r3, [r7, #20]
 800464e:	1ad3      	subs	r3, r2, r3
 8004650:	2b64      	cmp	r3, #100	@ 0x64
 8004652:	d901      	bls.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0x678>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004654:	2303      	movs	r3, #3
 8004656:	e007      	b.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004658:	4b05      	ldr	r3, [pc, #20]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004660:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004664:	d1ef      	bne.n	8004646 <HAL_RCCEx_PeriphCLKConfig+0x666>
      }
    }
  }
  return HAL_OK;
 8004666:	2300      	movs	r3, #0
}
 8004668:	4618      	mov	r0, r3
 800466a:	3720      	adds	r7, #32
 800466c:	46bd      	mov	sp, r7
 800466e:	bd80      	pop	{r7, pc}
 8004670:	40023800 	.word	0x40023800

08004674 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b084      	sub	sp, #16
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d101      	bne.n	8004686 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	e09d      	b.n	80047c2 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800468a:	2b00      	cmp	r3, #0
 800468c:	d108      	bne.n	80046a0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	685b      	ldr	r3, [r3, #4]
 8004692:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004696:	d009      	beq.n	80046ac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2200      	movs	r2, #0
 800469c:	61da      	str	r2, [r3, #28]
 800469e:	e005      	b.n	80046ac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2200      	movs	r2, #0
 80046a4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2200      	movs	r2, #0
 80046aa:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2200      	movs	r2, #0
 80046b0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80046b8:	b2db      	uxtb	r3, r3
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d106      	bne.n	80046cc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2200      	movs	r2, #0
 80046c2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80046c6:	6878      	ldr	r0, [r7, #4]
 80046c8:	f7fc ffe2 	bl	8001690 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2202      	movs	r2, #2
 80046d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	681a      	ldr	r2, [r3, #0]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80046e2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	68db      	ldr	r3, [r3, #12]
 80046e8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80046ec:	d902      	bls.n	80046f4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80046ee:	2300      	movs	r3, #0
 80046f0:	60fb      	str	r3, [r7, #12]
 80046f2:	e002      	b.n	80046fa <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80046f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80046f8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	68db      	ldr	r3, [r3, #12]
 80046fe:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004702:	d007      	beq.n	8004714 <HAL_SPI_Init+0xa0>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	68db      	ldr	r3, [r3, #12]
 8004708:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800470c:	d002      	beq.n	8004714 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2200      	movs	r2, #0
 8004712:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	689b      	ldr	r3, [r3, #8]
 8004720:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004724:	431a      	orrs	r2, r3
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	691b      	ldr	r3, [r3, #16]
 800472a:	f003 0302 	and.w	r3, r3, #2
 800472e:	431a      	orrs	r2, r3
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	695b      	ldr	r3, [r3, #20]
 8004734:	f003 0301 	and.w	r3, r3, #1
 8004738:	431a      	orrs	r2, r3
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	699b      	ldr	r3, [r3, #24]
 800473e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004742:	431a      	orrs	r2, r3
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	69db      	ldr	r3, [r3, #28]
 8004748:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800474c:	431a      	orrs	r2, r3
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6a1b      	ldr	r3, [r3, #32]
 8004752:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004756:	ea42 0103 	orr.w	r1, r2, r3
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800475e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	430a      	orrs	r2, r1
 8004768:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	699b      	ldr	r3, [r3, #24]
 800476e:	0c1b      	lsrs	r3, r3, #16
 8004770:	f003 0204 	and.w	r2, r3, #4
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004778:	f003 0310 	and.w	r3, r3, #16
 800477c:	431a      	orrs	r2, r3
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004782:	f003 0308 	and.w	r3, r3, #8
 8004786:	431a      	orrs	r2, r3
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	68db      	ldr	r3, [r3, #12]
 800478c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004790:	ea42 0103 	orr.w	r1, r2, r3
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	430a      	orrs	r2, r1
 80047a0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	69da      	ldr	r2, [r3, #28]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80047b0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2200      	movs	r2, #0
 80047b6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2201      	movs	r2, #1
 80047bc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80047c0:	2300      	movs	r3, #0
}
 80047c2:	4618      	mov	r0, r3
 80047c4:	3710      	adds	r7, #16
 80047c6:	46bd      	mov	sp, r7
 80047c8:	bd80      	pop	{r7, pc}

080047ca <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047ca:	b580      	push	{r7, lr}
 80047cc:	b088      	sub	sp, #32
 80047ce:	af00      	add	r7, sp, #0
 80047d0:	60f8      	str	r0, [r7, #12]
 80047d2:	60b9      	str	r1, [r7, #8]
 80047d4:	603b      	str	r3, [r7, #0]
 80047d6:	4613      	mov	r3, r2
 80047d8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80047da:	f7fd f965 	bl	8001aa8 <HAL_GetTick>
 80047de:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80047e0:	88fb      	ldrh	r3, [r7, #6]
 80047e2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80047ea:	b2db      	uxtb	r3, r3
 80047ec:	2b01      	cmp	r3, #1
 80047ee:	d001      	beq.n	80047f4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80047f0:	2302      	movs	r3, #2
 80047f2:	e15c      	b.n	8004aae <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d002      	beq.n	8004800 <HAL_SPI_Transmit+0x36>
 80047fa:	88fb      	ldrh	r3, [r7, #6]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d101      	bne.n	8004804 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004800:	2301      	movs	r3, #1
 8004802:	e154      	b.n	8004aae <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800480a:	2b01      	cmp	r3, #1
 800480c:	d101      	bne.n	8004812 <HAL_SPI_Transmit+0x48>
 800480e:	2302      	movs	r3, #2
 8004810:	e14d      	b.n	8004aae <HAL_SPI_Transmit+0x2e4>
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	2201      	movs	r2, #1
 8004816:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	2203      	movs	r2, #3
 800481e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	2200      	movs	r2, #0
 8004826:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	68ba      	ldr	r2, [r7, #8]
 800482c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	88fa      	ldrh	r2, [r7, #6]
 8004832:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	88fa      	ldrh	r2, [r7, #6]
 8004838:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	2200      	movs	r2, #0
 800483e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	2200      	movs	r2, #0
 8004844:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	2200      	movs	r2, #0
 800484c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	2200      	movs	r2, #0
 8004854:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	2200      	movs	r2, #0
 800485a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	689b      	ldr	r3, [r3, #8]
 8004860:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004864:	d10f      	bne.n	8004886 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	681a      	ldr	r2, [r3, #0]
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004874:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	681a      	ldr	r2, [r3, #0]
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004884:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004890:	2b40      	cmp	r3, #64	@ 0x40
 8004892:	d007      	beq.n	80048a4 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	681a      	ldr	r2, [r3, #0]
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80048a2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	68db      	ldr	r3, [r3, #12]
 80048a8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80048ac:	d952      	bls.n	8004954 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d002      	beq.n	80048bc <HAL_SPI_Transmit+0xf2>
 80048b6:	8b7b      	ldrh	r3, [r7, #26]
 80048b8:	2b01      	cmp	r3, #1
 80048ba:	d145      	bne.n	8004948 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048c0:	881a      	ldrh	r2, [r3, #0]
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048cc:	1c9a      	adds	r2, r3, #2
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048d6:	b29b      	uxth	r3, r3
 80048d8:	3b01      	subs	r3, #1
 80048da:	b29a      	uxth	r2, r3
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80048e0:	e032      	b.n	8004948 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	689b      	ldr	r3, [r3, #8]
 80048e8:	f003 0302 	and.w	r3, r3, #2
 80048ec:	2b02      	cmp	r3, #2
 80048ee:	d112      	bne.n	8004916 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048f4:	881a      	ldrh	r2, [r3, #0]
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004900:	1c9a      	adds	r2, r3, #2
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800490a:	b29b      	uxth	r3, r3
 800490c:	3b01      	subs	r3, #1
 800490e:	b29a      	uxth	r2, r3
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004914:	e018      	b.n	8004948 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004916:	f7fd f8c7 	bl	8001aa8 <HAL_GetTick>
 800491a:	4602      	mov	r2, r0
 800491c:	69fb      	ldr	r3, [r7, #28]
 800491e:	1ad3      	subs	r3, r2, r3
 8004920:	683a      	ldr	r2, [r7, #0]
 8004922:	429a      	cmp	r2, r3
 8004924:	d803      	bhi.n	800492e <HAL_SPI_Transmit+0x164>
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800492c:	d102      	bne.n	8004934 <HAL_SPI_Transmit+0x16a>
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d109      	bne.n	8004948 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	2201      	movs	r2, #1
 8004938:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2200      	movs	r2, #0
 8004940:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004944:	2303      	movs	r3, #3
 8004946:	e0b2      	b.n	8004aae <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800494c:	b29b      	uxth	r3, r3
 800494e:	2b00      	cmp	r3, #0
 8004950:	d1c7      	bne.n	80048e2 <HAL_SPI_Transmit+0x118>
 8004952:	e083      	b.n	8004a5c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d002      	beq.n	8004962 <HAL_SPI_Transmit+0x198>
 800495c:	8b7b      	ldrh	r3, [r7, #26]
 800495e:	2b01      	cmp	r3, #1
 8004960:	d177      	bne.n	8004a52 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004966:	b29b      	uxth	r3, r3
 8004968:	2b01      	cmp	r3, #1
 800496a:	d912      	bls.n	8004992 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004970:	881a      	ldrh	r2, [r3, #0]
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800497c:	1c9a      	adds	r2, r3, #2
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004986:	b29b      	uxth	r3, r3
 8004988:	3b02      	subs	r3, #2
 800498a:	b29a      	uxth	r2, r3
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004990:	e05f      	b.n	8004a52 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	330c      	adds	r3, #12
 800499c:	7812      	ldrb	r2, [r2, #0]
 800499e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049a4:	1c5a      	adds	r2, r3, #1
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049ae:	b29b      	uxth	r3, r3
 80049b0:	3b01      	subs	r3, #1
 80049b2:	b29a      	uxth	r2, r3
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80049b8:	e04b      	b.n	8004a52 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	689b      	ldr	r3, [r3, #8]
 80049c0:	f003 0302 	and.w	r3, r3, #2
 80049c4:	2b02      	cmp	r3, #2
 80049c6:	d12b      	bne.n	8004a20 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049cc:	b29b      	uxth	r3, r3
 80049ce:	2b01      	cmp	r3, #1
 80049d0:	d912      	bls.n	80049f8 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049d6:	881a      	ldrh	r2, [r3, #0]
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049e2:	1c9a      	adds	r2, r3, #2
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049ec:	b29b      	uxth	r3, r3
 80049ee:	3b02      	subs	r3, #2
 80049f0:	b29a      	uxth	r2, r3
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80049f6:	e02c      	b.n	8004a52 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	330c      	adds	r3, #12
 8004a02:	7812      	ldrb	r2, [r2, #0]
 8004a04:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a0a:	1c5a      	adds	r2, r3, #1
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a14:	b29b      	uxth	r3, r3
 8004a16:	3b01      	subs	r3, #1
 8004a18:	b29a      	uxth	r2, r3
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004a1e:	e018      	b.n	8004a52 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004a20:	f7fd f842 	bl	8001aa8 <HAL_GetTick>
 8004a24:	4602      	mov	r2, r0
 8004a26:	69fb      	ldr	r3, [r7, #28]
 8004a28:	1ad3      	subs	r3, r2, r3
 8004a2a:	683a      	ldr	r2, [r7, #0]
 8004a2c:	429a      	cmp	r2, r3
 8004a2e:	d803      	bhi.n	8004a38 <HAL_SPI_Transmit+0x26e>
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004a36:	d102      	bne.n	8004a3e <HAL_SPI_Transmit+0x274>
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d109      	bne.n	8004a52 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	2201      	movs	r2, #1
 8004a42:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	2200      	movs	r2, #0
 8004a4a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004a4e:	2303      	movs	r3, #3
 8004a50:	e02d      	b.n	8004aae <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a56:	b29b      	uxth	r3, r3
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d1ae      	bne.n	80049ba <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004a5c:	69fa      	ldr	r2, [r7, #28]
 8004a5e:	6839      	ldr	r1, [r7, #0]
 8004a60:	68f8      	ldr	r0, [r7, #12]
 8004a62:	f000 fd19 	bl	8005498 <SPI_EndRxTxTransaction>
 8004a66:	4603      	mov	r3, r0
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d002      	beq.n	8004a72 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	2220      	movs	r2, #32
 8004a70:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	689b      	ldr	r3, [r3, #8]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d10a      	bne.n	8004a90 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	617b      	str	r3, [r7, #20]
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	68db      	ldr	r3, [r3, #12]
 8004a84:	617b      	str	r3, [r7, #20]
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	689b      	ldr	r3, [r3, #8]
 8004a8c:	617b      	str	r3, [r7, #20]
 8004a8e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	2201      	movs	r2, #1
 8004a94:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d001      	beq.n	8004aac <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8004aa8:	2301      	movs	r3, #1
 8004aaa:	e000      	b.n	8004aae <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8004aac:	2300      	movs	r3, #0
  }
}
 8004aae:	4618      	mov	r0, r3
 8004ab0:	3720      	adds	r7, #32
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	bd80      	pop	{r7, pc}

08004ab6 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ab6:	b580      	push	{r7, lr}
 8004ab8:	b088      	sub	sp, #32
 8004aba:	af02      	add	r7, sp, #8
 8004abc:	60f8      	str	r0, [r7, #12]
 8004abe:	60b9      	str	r1, [r7, #8]
 8004ac0:	603b      	str	r3, [r7, #0]
 8004ac2:	4613      	mov	r3, r2
 8004ac4:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004acc:	b2db      	uxtb	r3, r3
 8004ace:	2b01      	cmp	r3, #1
 8004ad0:	d001      	beq.n	8004ad6 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004ad2:	2302      	movs	r3, #2
 8004ad4:	e123      	b.n	8004d1e <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 8004ad6:	68bb      	ldr	r3, [r7, #8]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d002      	beq.n	8004ae2 <HAL_SPI_Receive+0x2c>
 8004adc:	88fb      	ldrh	r3, [r7, #6]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d101      	bne.n	8004ae6 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	e11b      	b.n	8004d1e <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004aee:	d112      	bne.n	8004b16 <HAL_SPI_Receive+0x60>
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	689b      	ldr	r3, [r3, #8]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d10e      	bne.n	8004b16 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	2204      	movs	r2, #4
 8004afc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004b00:	88fa      	ldrh	r2, [r7, #6]
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	9300      	str	r3, [sp, #0]
 8004b06:	4613      	mov	r3, r2
 8004b08:	68ba      	ldr	r2, [r7, #8]
 8004b0a:	68b9      	ldr	r1, [r7, #8]
 8004b0c:	68f8      	ldr	r0, [r7, #12]
 8004b0e:	f000 f90a 	bl	8004d26 <HAL_SPI_TransmitReceive>
 8004b12:	4603      	mov	r3, r0
 8004b14:	e103      	b.n	8004d1e <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b16:	f7fc ffc7 	bl	8001aa8 <HAL_GetTick>
 8004b1a:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004b22:	2b01      	cmp	r3, #1
 8004b24:	d101      	bne.n	8004b2a <HAL_SPI_Receive+0x74>
 8004b26:	2302      	movs	r3, #2
 8004b28:	e0f9      	b.n	8004d1e <HAL_SPI_Receive+0x268>
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	2201      	movs	r2, #1
 8004b2e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	2204      	movs	r2, #4
 8004b36:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	68ba      	ldr	r2, [r7, #8]
 8004b44:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	88fa      	ldrh	r2, [r7, #6]
 8004b4a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	88fa      	ldrh	r2, [r7, #6]
 8004b52:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	2200      	movs	r2, #0
 8004b60:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	2200      	movs	r2, #0
 8004b66:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2200      	movs	r2, #0
 8004b72:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	68db      	ldr	r3, [r3, #12]
 8004b78:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004b7c:	d908      	bls.n	8004b90 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	685a      	ldr	r2, [r3, #4]
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004b8c:	605a      	str	r2, [r3, #4]
 8004b8e:	e007      	b.n	8004ba0 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	685a      	ldr	r2, [r3, #4]
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004b9e:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	689b      	ldr	r3, [r3, #8]
 8004ba4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ba8:	d10f      	bne.n	8004bca <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	681a      	ldr	r2, [r3, #0]
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004bb8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	681a      	ldr	r2, [r3, #0]
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004bc8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bd4:	2b40      	cmp	r3, #64	@ 0x40
 8004bd6:	d007      	beq.n	8004be8 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	681a      	ldr	r2, [r3, #0]
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004be6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	68db      	ldr	r3, [r3, #12]
 8004bec:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004bf0:	d875      	bhi.n	8004cde <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004bf2:	e037      	b.n	8004c64 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	689b      	ldr	r3, [r3, #8]
 8004bfa:	f003 0301 	and.w	r3, r3, #1
 8004bfe:	2b01      	cmp	r3, #1
 8004c00:	d117      	bne.n	8004c32 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f103 020c 	add.w	r2, r3, #12
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c0e:	7812      	ldrb	r2, [r2, #0]
 8004c10:	b2d2      	uxtb	r2, r2
 8004c12:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c18:	1c5a      	adds	r2, r3, #1
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004c24:	b29b      	uxth	r3, r3
 8004c26:	3b01      	subs	r3, #1
 8004c28:	b29a      	uxth	r2, r3
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8004c30:	e018      	b.n	8004c64 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c32:	f7fc ff39 	bl	8001aa8 <HAL_GetTick>
 8004c36:	4602      	mov	r2, r0
 8004c38:	697b      	ldr	r3, [r7, #20]
 8004c3a:	1ad3      	subs	r3, r2, r3
 8004c3c:	683a      	ldr	r2, [r7, #0]
 8004c3e:	429a      	cmp	r2, r3
 8004c40:	d803      	bhi.n	8004c4a <HAL_SPI_Receive+0x194>
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004c48:	d102      	bne.n	8004c50 <HAL_SPI_Receive+0x19a>
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d109      	bne.n	8004c64 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	2201      	movs	r2, #1
 8004c54:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004c60:	2303      	movs	r3, #3
 8004c62:	e05c      	b.n	8004d1e <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004c6a:	b29b      	uxth	r3, r3
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d1c1      	bne.n	8004bf4 <HAL_SPI_Receive+0x13e>
 8004c70:	e03b      	b.n	8004cea <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	689b      	ldr	r3, [r3, #8]
 8004c78:	f003 0301 	and.w	r3, r3, #1
 8004c7c:	2b01      	cmp	r3, #1
 8004c7e:	d115      	bne.n	8004cac <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	68da      	ldr	r2, [r3, #12]
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c8a:	b292      	uxth	r2, r2
 8004c8c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c92:	1c9a      	adds	r2, r3, #2
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004c9e:	b29b      	uxth	r3, r3
 8004ca0:	3b01      	subs	r3, #1
 8004ca2:	b29a      	uxth	r2, r3
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8004caa:	e018      	b.n	8004cde <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004cac:	f7fc fefc 	bl	8001aa8 <HAL_GetTick>
 8004cb0:	4602      	mov	r2, r0
 8004cb2:	697b      	ldr	r3, [r7, #20]
 8004cb4:	1ad3      	subs	r3, r2, r3
 8004cb6:	683a      	ldr	r2, [r7, #0]
 8004cb8:	429a      	cmp	r2, r3
 8004cba:	d803      	bhi.n	8004cc4 <HAL_SPI_Receive+0x20e>
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004cc2:	d102      	bne.n	8004cca <HAL_SPI_Receive+0x214>
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d109      	bne.n	8004cde <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	2201      	movs	r2, #1
 8004cce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004cda:	2303      	movs	r3, #3
 8004cdc:	e01f      	b.n	8004d1e <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004ce4:	b29b      	uxth	r3, r3
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d1c3      	bne.n	8004c72 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004cea:	697a      	ldr	r2, [r7, #20]
 8004cec:	6839      	ldr	r1, [r7, #0]
 8004cee:	68f8      	ldr	r0, [r7, #12]
 8004cf0:	f000 fb56 	bl	80053a0 <SPI_EndRxTransaction>
 8004cf4:	4603      	mov	r3, r0
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d002      	beq.n	8004d00 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	2220      	movs	r2, #32
 8004cfe:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	2201      	movs	r2, #1
 8004d04:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d001      	beq.n	8004d1c <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8004d18:	2301      	movs	r3, #1
 8004d1a:	e000      	b.n	8004d1e <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8004d1c:	2300      	movs	r3, #0
  }
}
 8004d1e:	4618      	mov	r0, r3
 8004d20:	3718      	adds	r7, #24
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}

08004d26 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004d26:	b580      	push	{r7, lr}
 8004d28:	b08a      	sub	sp, #40	@ 0x28
 8004d2a:	af00      	add	r7, sp, #0
 8004d2c:	60f8      	str	r0, [r7, #12]
 8004d2e:	60b9      	str	r1, [r7, #8]
 8004d30:	607a      	str	r2, [r7, #4]
 8004d32:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004d34:	2301      	movs	r3, #1
 8004d36:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004d38:	f7fc feb6 	bl	8001aa8 <HAL_GetTick>
 8004d3c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004d44:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004d4c:	887b      	ldrh	r3, [r7, #2]
 8004d4e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8004d50:	887b      	ldrh	r3, [r7, #2]
 8004d52:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004d54:	7ffb      	ldrb	r3, [r7, #31]
 8004d56:	2b01      	cmp	r3, #1
 8004d58:	d00c      	beq.n	8004d74 <HAL_SPI_TransmitReceive+0x4e>
 8004d5a:	69bb      	ldr	r3, [r7, #24]
 8004d5c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d60:	d106      	bne.n	8004d70 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	689b      	ldr	r3, [r3, #8]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d102      	bne.n	8004d70 <HAL_SPI_TransmitReceive+0x4a>
 8004d6a:	7ffb      	ldrb	r3, [r7, #31]
 8004d6c:	2b04      	cmp	r3, #4
 8004d6e:	d001      	beq.n	8004d74 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004d70:	2302      	movs	r3, #2
 8004d72:	e1f3      	b.n	800515c <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004d74:	68bb      	ldr	r3, [r7, #8]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d005      	beq.n	8004d86 <HAL_SPI_TransmitReceive+0x60>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d002      	beq.n	8004d86 <HAL_SPI_TransmitReceive+0x60>
 8004d80:	887b      	ldrh	r3, [r7, #2]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d101      	bne.n	8004d8a <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8004d86:	2301      	movs	r3, #1
 8004d88:	e1e8      	b.n	800515c <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004d90:	2b01      	cmp	r3, #1
 8004d92:	d101      	bne.n	8004d98 <HAL_SPI_TransmitReceive+0x72>
 8004d94:	2302      	movs	r3, #2
 8004d96:	e1e1      	b.n	800515c <HAL_SPI_TransmitReceive+0x436>
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	2201      	movs	r2, #1
 8004d9c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004da6:	b2db      	uxtb	r3, r3
 8004da8:	2b04      	cmp	r3, #4
 8004daa:	d003      	beq.n	8004db4 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2205      	movs	r2, #5
 8004db0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	2200      	movs	r2, #0
 8004db8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	687a      	ldr	r2, [r7, #4]
 8004dbe:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	887a      	ldrh	r2, [r7, #2]
 8004dc4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	887a      	ldrh	r2, [r7, #2]
 8004dcc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	68ba      	ldr	r2, [r7, #8]
 8004dd4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	887a      	ldrh	r2, [r7, #2]
 8004dda:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	887a      	ldrh	r2, [r7, #2]
 8004de0:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	2200      	movs	r2, #0
 8004de6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	2200      	movs	r2, #0
 8004dec:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	68db      	ldr	r3, [r3, #12]
 8004df2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004df6:	d802      	bhi.n	8004dfe <HAL_SPI_TransmitReceive+0xd8>
 8004df8:	8abb      	ldrh	r3, [r7, #20]
 8004dfa:	2b01      	cmp	r3, #1
 8004dfc:	d908      	bls.n	8004e10 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	685a      	ldr	r2, [r3, #4]
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004e0c:	605a      	str	r2, [r3, #4]
 8004e0e:	e007      	b.n	8004e20 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	685a      	ldr	r2, [r3, #4]
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004e1e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e2a:	2b40      	cmp	r3, #64	@ 0x40
 8004e2c:	d007      	beq.n	8004e3e <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	681a      	ldr	r2, [r3, #0]
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004e3c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	68db      	ldr	r3, [r3, #12]
 8004e42:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004e46:	f240 8083 	bls.w	8004f50 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d002      	beq.n	8004e58 <HAL_SPI_TransmitReceive+0x132>
 8004e52:	8afb      	ldrh	r3, [r7, #22]
 8004e54:	2b01      	cmp	r3, #1
 8004e56:	d16f      	bne.n	8004f38 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e5c:	881a      	ldrh	r2, [r3, #0]
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e68:	1c9a      	adds	r2, r3, #2
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e72:	b29b      	uxth	r3, r3
 8004e74:	3b01      	subs	r3, #1
 8004e76:	b29a      	uxth	r2, r3
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e7c:	e05c      	b.n	8004f38 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	689b      	ldr	r3, [r3, #8]
 8004e84:	f003 0302 	and.w	r3, r3, #2
 8004e88:	2b02      	cmp	r3, #2
 8004e8a:	d11b      	bne.n	8004ec4 <HAL_SPI_TransmitReceive+0x19e>
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e90:	b29b      	uxth	r3, r3
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d016      	beq.n	8004ec4 <HAL_SPI_TransmitReceive+0x19e>
 8004e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e98:	2b01      	cmp	r3, #1
 8004e9a:	d113      	bne.n	8004ec4 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ea0:	881a      	ldrh	r2, [r3, #0]
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eac:	1c9a      	adds	r2, r3, #2
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004eb6:	b29b      	uxth	r3, r3
 8004eb8:	3b01      	subs	r3, #1
 8004eba:	b29a      	uxth	r2, r3
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	689b      	ldr	r3, [r3, #8]
 8004eca:	f003 0301 	and.w	r3, r3, #1
 8004ece:	2b01      	cmp	r3, #1
 8004ed0:	d11c      	bne.n	8004f0c <HAL_SPI_TransmitReceive+0x1e6>
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004ed8:	b29b      	uxth	r3, r3
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d016      	beq.n	8004f0c <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	68da      	ldr	r2, [r3, #12]
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ee8:	b292      	uxth	r2, r2
 8004eea:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ef0:	1c9a      	adds	r2, r3, #2
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004efc:	b29b      	uxth	r3, r3
 8004efe:	3b01      	subs	r3, #1
 8004f00:	b29a      	uxth	r2, r3
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004f0c:	f7fc fdcc 	bl	8001aa8 <HAL_GetTick>
 8004f10:	4602      	mov	r2, r0
 8004f12:	6a3b      	ldr	r3, [r7, #32]
 8004f14:	1ad3      	subs	r3, r2, r3
 8004f16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f18:	429a      	cmp	r2, r3
 8004f1a:	d80d      	bhi.n	8004f38 <HAL_SPI_TransmitReceive+0x212>
 8004f1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f1e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f22:	d009      	beq.n	8004f38 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2201      	movs	r2, #1
 8004f28:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004f34:	2303      	movs	r3, #3
 8004f36:	e111      	b.n	800515c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f3c:	b29b      	uxth	r3, r3
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d19d      	bne.n	8004e7e <HAL_SPI_TransmitReceive+0x158>
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004f48:	b29b      	uxth	r3, r3
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d197      	bne.n	8004e7e <HAL_SPI_TransmitReceive+0x158>
 8004f4e:	e0e5      	b.n	800511c <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d003      	beq.n	8004f60 <HAL_SPI_TransmitReceive+0x23a>
 8004f58:	8afb      	ldrh	r3, [r7, #22]
 8004f5a:	2b01      	cmp	r3, #1
 8004f5c:	f040 80d1 	bne.w	8005102 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f64:	b29b      	uxth	r3, r3
 8004f66:	2b01      	cmp	r3, #1
 8004f68:	d912      	bls.n	8004f90 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f6e:	881a      	ldrh	r2, [r3, #0]
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f7a:	1c9a      	adds	r2, r3, #2
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f84:	b29b      	uxth	r3, r3
 8004f86:	3b02      	subs	r3, #2
 8004f88:	b29a      	uxth	r2, r3
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004f8e:	e0b8      	b.n	8005102 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	330c      	adds	r3, #12
 8004f9a:	7812      	ldrb	r2, [r2, #0]
 8004f9c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fa2:	1c5a      	adds	r2, r3, #1
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fac:	b29b      	uxth	r3, r3
 8004fae:	3b01      	subs	r3, #1
 8004fb0:	b29a      	uxth	r2, r3
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004fb6:	e0a4      	b.n	8005102 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	689b      	ldr	r3, [r3, #8]
 8004fbe:	f003 0302 	and.w	r3, r3, #2
 8004fc2:	2b02      	cmp	r3, #2
 8004fc4:	d134      	bne.n	8005030 <HAL_SPI_TransmitReceive+0x30a>
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fca:	b29b      	uxth	r3, r3
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d02f      	beq.n	8005030 <HAL_SPI_TransmitReceive+0x30a>
 8004fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd2:	2b01      	cmp	r3, #1
 8004fd4:	d12c      	bne.n	8005030 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fda:	b29b      	uxth	r3, r3
 8004fdc:	2b01      	cmp	r3, #1
 8004fde:	d912      	bls.n	8005006 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fe4:	881a      	ldrh	r2, [r3, #0]
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ff0:	1c9a      	adds	r2, r3, #2
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ffa:	b29b      	uxth	r3, r3
 8004ffc:	3b02      	subs	r3, #2
 8004ffe:	b29a      	uxth	r2, r3
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005004:	e012      	b.n	800502c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	330c      	adds	r3, #12
 8005010:	7812      	ldrb	r2, [r2, #0]
 8005012:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005018:	1c5a      	adds	r2, r3, #1
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005022:	b29b      	uxth	r3, r3
 8005024:	3b01      	subs	r3, #1
 8005026:	b29a      	uxth	r2, r3
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800502c:	2300      	movs	r3, #0
 800502e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	689b      	ldr	r3, [r3, #8]
 8005036:	f003 0301 	and.w	r3, r3, #1
 800503a:	2b01      	cmp	r3, #1
 800503c:	d148      	bne.n	80050d0 <HAL_SPI_TransmitReceive+0x3aa>
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005044:	b29b      	uxth	r3, r3
 8005046:	2b00      	cmp	r3, #0
 8005048:	d042      	beq.n	80050d0 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005050:	b29b      	uxth	r3, r3
 8005052:	2b01      	cmp	r3, #1
 8005054:	d923      	bls.n	800509e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	68da      	ldr	r2, [r3, #12]
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005060:	b292      	uxth	r2, r2
 8005062:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005068:	1c9a      	adds	r2, r3, #2
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005074:	b29b      	uxth	r3, r3
 8005076:	3b02      	subs	r3, #2
 8005078:	b29a      	uxth	r2, r3
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005086:	b29b      	uxth	r3, r3
 8005088:	2b01      	cmp	r3, #1
 800508a:	d81f      	bhi.n	80050cc <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	685a      	ldr	r2, [r3, #4]
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800509a:	605a      	str	r2, [r3, #4]
 800509c:	e016      	b.n	80050cc <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f103 020c 	add.w	r2, r3, #12
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050aa:	7812      	ldrb	r2, [r2, #0]
 80050ac:	b2d2      	uxtb	r2, r2
 80050ae:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050b4:	1c5a      	adds	r2, r3, #1
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80050c0:	b29b      	uxth	r3, r3
 80050c2:	3b01      	subs	r3, #1
 80050c4:	b29a      	uxth	r2, r3
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80050cc:	2301      	movs	r3, #1
 80050ce:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80050d0:	f7fc fcea 	bl	8001aa8 <HAL_GetTick>
 80050d4:	4602      	mov	r2, r0
 80050d6:	6a3b      	ldr	r3, [r7, #32]
 80050d8:	1ad3      	subs	r3, r2, r3
 80050da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050dc:	429a      	cmp	r2, r3
 80050de:	d803      	bhi.n	80050e8 <HAL_SPI_TransmitReceive+0x3c2>
 80050e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050e2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80050e6:	d102      	bne.n	80050ee <HAL_SPI_TransmitReceive+0x3c8>
 80050e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d109      	bne.n	8005102 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	2201      	movs	r2, #1
 80050f2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	2200      	movs	r2, #0
 80050fa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80050fe:	2303      	movs	r3, #3
 8005100:	e02c      	b.n	800515c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005106:	b29b      	uxth	r3, r3
 8005108:	2b00      	cmp	r3, #0
 800510a:	f47f af55 	bne.w	8004fb8 <HAL_SPI_TransmitReceive+0x292>
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005114:	b29b      	uxth	r3, r3
 8005116:	2b00      	cmp	r3, #0
 8005118:	f47f af4e 	bne.w	8004fb8 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800511c:	6a3a      	ldr	r2, [r7, #32]
 800511e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005120:	68f8      	ldr	r0, [r7, #12]
 8005122:	f000 f9b9 	bl	8005498 <SPI_EndRxTxTransaction>
 8005126:	4603      	mov	r3, r0
 8005128:	2b00      	cmp	r3, #0
 800512a:	d008      	beq.n	800513e <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	2220      	movs	r2, #32
 8005130:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	2200      	movs	r2, #0
 8005136:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800513a:	2301      	movs	r3, #1
 800513c:	e00e      	b.n	800515c <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	2201      	movs	r2, #1
 8005142:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	2200      	movs	r2, #0
 800514a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005152:	2b00      	cmp	r3, #0
 8005154:	d001      	beq.n	800515a <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8005156:	2301      	movs	r3, #1
 8005158:	e000      	b.n	800515c <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800515a:	2300      	movs	r3, #0
  }
}
 800515c:	4618      	mov	r0, r3
 800515e:	3728      	adds	r7, #40	@ 0x28
 8005160:	46bd      	mov	sp, r7
 8005162:	bd80      	pop	{r7, pc}

08005164 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b088      	sub	sp, #32
 8005168:	af00      	add	r7, sp, #0
 800516a:	60f8      	str	r0, [r7, #12]
 800516c:	60b9      	str	r1, [r7, #8]
 800516e:	603b      	str	r3, [r7, #0]
 8005170:	4613      	mov	r3, r2
 8005172:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005174:	f7fc fc98 	bl	8001aa8 <HAL_GetTick>
 8005178:	4602      	mov	r2, r0
 800517a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800517c:	1a9b      	subs	r3, r3, r2
 800517e:	683a      	ldr	r2, [r7, #0]
 8005180:	4413      	add	r3, r2
 8005182:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005184:	f7fc fc90 	bl	8001aa8 <HAL_GetTick>
 8005188:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800518a:	4b39      	ldr	r3, [pc, #228]	@ (8005270 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	015b      	lsls	r3, r3, #5
 8005190:	0d1b      	lsrs	r3, r3, #20
 8005192:	69fa      	ldr	r2, [r7, #28]
 8005194:	fb02 f303 	mul.w	r3, r2, r3
 8005198:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800519a:	e055      	b.n	8005248 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80051a2:	d051      	beq.n	8005248 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80051a4:	f7fc fc80 	bl	8001aa8 <HAL_GetTick>
 80051a8:	4602      	mov	r2, r0
 80051aa:	69bb      	ldr	r3, [r7, #24]
 80051ac:	1ad3      	subs	r3, r2, r3
 80051ae:	69fa      	ldr	r2, [r7, #28]
 80051b0:	429a      	cmp	r2, r3
 80051b2:	d902      	bls.n	80051ba <SPI_WaitFlagStateUntilTimeout+0x56>
 80051b4:	69fb      	ldr	r3, [r7, #28]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d13d      	bne.n	8005236 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	685a      	ldr	r2, [r3, #4]
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80051c8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	685b      	ldr	r3, [r3, #4]
 80051ce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80051d2:	d111      	bne.n	80051f8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	689b      	ldr	r3, [r3, #8]
 80051d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051dc:	d004      	beq.n	80051e8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	689b      	ldr	r3, [r3, #8]
 80051e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051e6:	d107      	bne.n	80051f8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	681a      	ldr	r2, [r3, #0]
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80051f6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005200:	d10f      	bne.n	8005222 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	681a      	ldr	r2, [r3, #0]
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005210:	601a      	str	r2, [r3, #0]
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	681a      	ldr	r2, [r3, #0]
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005220:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	2201      	movs	r2, #1
 8005226:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2200      	movs	r2, #0
 800522e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005232:	2303      	movs	r3, #3
 8005234:	e018      	b.n	8005268 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005236:	697b      	ldr	r3, [r7, #20]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d102      	bne.n	8005242 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800523c:	2300      	movs	r3, #0
 800523e:	61fb      	str	r3, [r7, #28]
 8005240:	e002      	b.n	8005248 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8005242:	697b      	ldr	r3, [r7, #20]
 8005244:	3b01      	subs	r3, #1
 8005246:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	689a      	ldr	r2, [r3, #8]
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	4013      	ands	r3, r2
 8005252:	68ba      	ldr	r2, [r7, #8]
 8005254:	429a      	cmp	r2, r3
 8005256:	bf0c      	ite	eq
 8005258:	2301      	moveq	r3, #1
 800525a:	2300      	movne	r3, #0
 800525c:	b2db      	uxtb	r3, r3
 800525e:	461a      	mov	r2, r3
 8005260:	79fb      	ldrb	r3, [r7, #7]
 8005262:	429a      	cmp	r2, r3
 8005264:	d19a      	bne.n	800519c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8005266:	2300      	movs	r3, #0
}
 8005268:	4618      	mov	r0, r3
 800526a:	3720      	adds	r7, #32
 800526c:	46bd      	mov	sp, r7
 800526e:	bd80      	pop	{r7, pc}
 8005270:	2000000c 	.word	0x2000000c

08005274 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b08a      	sub	sp, #40	@ 0x28
 8005278:	af00      	add	r7, sp, #0
 800527a:	60f8      	str	r0, [r7, #12]
 800527c:	60b9      	str	r1, [r7, #8]
 800527e:	607a      	str	r2, [r7, #4]
 8005280:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005282:	2300      	movs	r3, #0
 8005284:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005286:	f7fc fc0f 	bl	8001aa8 <HAL_GetTick>
 800528a:	4602      	mov	r2, r0
 800528c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800528e:	1a9b      	subs	r3, r3, r2
 8005290:	683a      	ldr	r2, [r7, #0]
 8005292:	4413      	add	r3, r2
 8005294:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8005296:	f7fc fc07 	bl	8001aa8 <HAL_GetTick>
 800529a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	330c      	adds	r3, #12
 80052a2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80052a4:	4b3d      	ldr	r3, [pc, #244]	@ (800539c <SPI_WaitFifoStateUntilTimeout+0x128>)
 80052a6:	681a      	ldr	r2, [r3, #0]
 80052a8:	4613      	mov	r3, r2
 80052aa:	009b      	lsls	r3, r3, #2
 80052ac:	4413      	add	r3, r2
 80052ae:	00da      	lsls	r2, r3, #3
 80052b0:	1ad3      	subs	r3, r2, r3
 80052b2:	0d1b      	lsrs	r3, r3, #20
 80052b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052b6:	fb02 f303 	mul.w	r3, r2, r3
 80052ba:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80052bc:	e061      	b.n	8005382 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80052be:	68bb      	ldr	r3, [r7, #8]
 80052c0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80052c4:	d107      	bne.n	80052d6 <SPI_WaitFifoStateUntilTimeout+0x62>
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d104      	bne.n	80052d6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80052cc:	69fb      	ldr	r3, [r7, #28]
 80052ce:	781b      	ldrb	r3, [r3, #0]
 80052d0:	b2db      	uxtb	r3, r3
 80052d2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80052d4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80052dc:	d051      	beq.n	8005382 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80052de:	f7fc fbe3 	bl	8001aa8 <HAL_GetTick>
 80052e2:	4602      	mov	r2, r0
 80052e4:	6a3b      	ldr	r3, [r7, #32]
 80052e6:	1ad3      	subs	r3, r2, r3
 80052e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052ea:	429a      	cmp	r2, r3
 80052ec:	d902      	bls.n	80052f4 <SPI_WaitFifoStateUntilTimeout+0x80>
 80052ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d13d      	bne.n	8005370 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	685a      	ldr	r2, [r3, #4]
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005302:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	685b      	ldr	r3, [r3, #4]
 8005308:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800530c:	d111      	bne.n	8005332 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	689b      	ldr	r3, [r3, #8]
 8005312:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005316:	d004      	beq.n	8005322 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	689b      	ldr	r3, [r3, #8]
 800531c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005320:	d107      	bne.n	8005332 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	681a      	ldr	r2, [r3, #0]
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005330:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005336:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800533a:	d10f      	bne.n	800535c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	681a      	ldr	r2, [r3, #0]
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800534a:	601a      	str	r2, [r3, #0]
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	681a      	ldr	r2, [r3, #0]
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800535a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	2201      	movs	r2, #1
 8005360:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	2200      	movs	r2, #0
 8005368:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800536c:	2303      	movs	r3, #3
 800536e:	e011      	b.n	8005394 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005370:	69bb      	ldr	r3, [r7, #24]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d102      	bne.n	800537c <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8005376:	2300      	movs	r3, #0
 8005378:	627b      	str	r3, [r7, #36]	@ 0x24
 800537a:	e002      	b.n	8005382 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 800537c:	69bb      	ldr	r3, [r7, #24]
 800537e:	3b01      	subs	r3, #1
 8005380:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	689a      	ldr	r2, [r3, #8]
 8005388:	68bb      	ldr	r3, [r7, #8]
 800538a:	4013      	ands	r3, r2
 800538c:	687a      	ldr	r2, [r7, #4]
 800538e:	429a      	cmp	r2, r3
 8005390:	d195      	bne.n	80052be <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8005392:	2300      	movs	r3, #0
}
 8005394:	4618      	mov	r0, r3
 8005396:	3728      	adds	r7, #40	@ 0x28
 8005398:	46bd      	mov	sp, r7
 800539a:	bd80      	pop	{r7, pc}
 800539c:	2000000c 	.word	0x2000000c

080053a0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b088      	sub	sp, #32
 80053a4:	af02      	add	r7, sp, #8
 80053a6:	60f8      	str	r0, [r7, #12]
 80053a8:	60b9      	str	r1, [r7, #8]
 80053aa:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	685b      	ldr	r3, [r3, #4]
 80053b0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80053b4:	d111      	bne.n	80053da <SPI_EndRxTransaction+0x3a>
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	689b      	ldr	r3, [r3, #8]
 80053ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80053be:	d004      	beq.n	80053ca <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	689b      	ldr	r3, [r3, #8]
 80053c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053c8:	d107      	bne.n	80053da <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	681a      	ldr	r2, [r3, #0]
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80053d8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	685b      	ldr	r3, [r3, #4]
 80053de:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80053e2:	d112      	bne.n	800540a <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	9300      	str	r3, [sp, #0]
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	2200      	movs	r2, #0
 80053ec:	2180      	movs	r1, #128	@ 0x80
 80053ee:	68f8      	ldr	r0, [r7, #12]
 80053f0:	f7ff feb8 	bl	8005164 <SPI_WaitFlagStateUntilTimeout>
 80053f4:	4603      	mov	r3, r0
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d021      	beq.n	800543e <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053fe:	f043 0220 	orr.w	r2, r3, #32
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005406:	2303      	movs	r3, #3
 8005408:	e03d      	b.n	8005486 <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800540a:	4b21      	ldr	r3, [pc, #132]	@ (8005490 <SPI_EndRxTransaction+0xf0>)
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	4a21      	ldr	r2, [pc, #132]	@ (8005494 <SPI_EndRxTransaction+0xf4>)
 8005410:	fba2 2303 	umull	r2, r3, r2, r3
 8005414:	0d5b      	lsrs	r3, r3, #21
 8005416:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800541a:	fb02 f303 	mul.w	r3, r2, r3
 800541e:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005420:	697b      	ldr	r3, [r7, #20]
 8005422:	2b00      	cmp	r3, #0
 8005424:	d00a      	beq.n	800543c <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 8005426:	697b      	ldr	r3, [r7, #20]
 8005428:	3b01      	subs	r3, #1
 800542a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	689b      	ldr	r3, [r3, #8]
 8005432:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005436:	2b80      	cmp	r3, #128	@ 0x80
 8005438:	d0f2      	beq.n	8005420 <SPI_EndRxTransaction+0x80>
 800543a:	e000      	b.n	800543e <SPI_EndRxTransaction+0x9e>
        break;
 800543c:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005446:	d11d      	bne.n	8005484 <SPI_EndRxTransaction+0xe4>
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	689b      	ldr	r3, [r3, #8]
 800544c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005450:	d004      	beq.n	800545c <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	689b      	ldr	r3, [r3, #8]
 8005456:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800545a:	d113      	bne.n	8005484 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	9300      	str	r3, [sp, #0]
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	2200      	movs	r2, #0
 8005464:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005468:	68f8      	ldr	r0, [r7, #12]
 800546a:	f7ff ff03 	bl	8005274 <SPI_WaitFifoStateUntilTimeout>
 800546e:	4603      	mov	r3, r0
 8005470:	2b00      	cmp	r3, #0
 8005472:	d007      	beq.n	8005484 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005478:	f043 0220 	orr.w	r2, r3, #32
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005480:	2303      	movs	r3, #3
 8005482:	e000      	b.n	8005486 <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8005484:	2300      	movs	r3, #0
}
 8005486:	4618      	mov	r0, r3
 8005488:	3718      	adds	r7, #24
 800548a:	46bd      	mov	sp, r7
 800548c:	bd80      	pop	{r7, pc}
 800548e:	bf00      	nop
 8005490:	2000000c 	.word	0x2000000c
 8005494:	165e9f81 	.word	0x165e9f81

08005498 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b088      	sub	sp, #32
 800549c:	af02      	add	r7, sp, #8
 800549e:	60f8      	str	r0, [r7, #12]
 80054a0:	60b9      	str	r1, [r7, #8]
 80054a2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	9300      	str	r3, [sp, #0]
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	2200      	movs	r2, #0
 80054ac:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80054b0:	68f8      	ldr	r0, [r7, #12]
 80054b2:	f7ff fedf 	bl	8005274 <SPI_WaitFifoStateUntilTimeout>
 80054b6:	4603      	mov	r3, r0
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d007      	beq.n	80054cc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054c0:	f043 0220 	orr.w	r2, r3, #32
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80054c8:	2303      	movs	r3, #3
 80054ca:	e046      	b.n	800555a <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80054cc:	4b25      	ldr	r3, [pc, #148]	@ (8005564 <SPI_EndRxTxTransaction+0xcc>)
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	4a25      	ldr	r2, [pc, #148]	@ (8005568 <SPI_EndRxTxTransaction+0xd0>)
 80054d2:	fba2 2303 	umull	r2, r3, r2, r3
 80054d6:	0d5b      	lsrs	r3, r3, #21
 80054d8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80054dc:	fb02 f303 	mul.w	r3, r2, r3
 80054e0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	685b      	ldr	r3, [r3, #4]
 80054e6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80054ea:	d112      	bne.n	8005512 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	9300      	str	r3, [sp, #0]
 80054f0:	68bb      	ldr	r3, [r7, #8]
 80054f2:	2200      	movs	r2, #0
 80054f4:	2180      	movs	r1, #128	@ 0x80
 80054f6:	68f8      	ldr	r0, [r7, #12]
 80054f8:	f7ff fe34 	bl	8005164 <SPI_WaitFlagStateUntilTimeout>
 80054fc:	4603      	mov	r3, r0
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d016      	beq.n	8005530 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005506:	f043 0220 	orr.w	r2, r3, #32
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800550e:	2303      	movs	r3, #3
 8005510:	e023      	b.n	800555a <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005512:	697b      	ldr	r3, [r7, #20]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d00a      	beq.n	800552e <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	3b01      	subs	r3, #1
 800551c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	689b      	ldr	r3, [r3, #8]
 8005524:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005528:	2b80      	cmp	r3, #128	@ 0x80
 800552a:	d0f2      	beq.n	8005512 <SPI_EndRxTxTransaction+0x7a>
 800552c:	e000      	b.n	8005530 <SPI_EndRxTxTransaction+0x98>
        break;
 800552e:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	9300      	str	r3, [sp, #0]
 8005534:	68bb      	ldr	r3, [r7, #8]
 8005536:	2200      	movs	r2, #0
 8005538:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800553c:	68f8      	ldr	r0, [r7, #12]
 800553e:	f7ff fe99 	bl	8005274 <SPI_WaitFifoStateUntilTimeout>
 8005542:	4603      	mov	r3, r0
 8005544:	2b00      	cmp	r3, #0
 8005546:	d007      	beq.n	8005558 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800554c:	f043 0220 	orr.w	r2, r3, #32
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005554:	2303      	movs	r3, #3
 8005556:	e000      	b.n	800555a <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8005558:	2300      	movs	r3, #0
}
 800555a:	4618      	mov	r0, r3
 800555c:	3718      	adds	r7, #24
 800555e:	46bd      	mov	sp, r7
 8005560:	bd80      	pop	{r7, pc}
 8005562:	bf00      	nop
 8005564:	2000000c 	.word	0x2000000c
 8005568:	165e9f81 	.word	0x165e9f81

0800556c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800556c:	b084      	sub	sp, #16
 800556e:	b580      	push	{r7, lr}
 8005570:	b084      	sub	sp, #16
 8005572:	af00      	add	r7, sp, #0
 8005574:	6078      	str	r0, [r7, #4]
 8005576:	f107 001c 	add.w	r0, r7, #28
 800557a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800557e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005582:	2b01      	cmp	r3, #1
 8005584:	d127      	bne.n	80055d6 <USB_CoreInit+0x6a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800558a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	68da      	ldr	r2, [r3, #12]
 8005596:	4b3a      	ldr	r3, [pc, #232]	@ (8005680 <USB_CoreInit+0x114>)
 8005598:	4013      	ands	r3, r2
 800559a:	687a      	ldr	r2, [r7, #4]
 800559c:	60d3      	str	r3, [r2, #12]

#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	68db      	ldr	r3, [r3, #12]
 80055a2:	f043 0210 	orr.w	r2, r3, #16
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	60da      	str	r2, [r3, #12]
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	68db      	ldr	r3, [r3, #12]
 80055ae:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80055b6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80055ba:	2b01      	cmp	r3, #1
 80055bc:	d105      	bne.n	80055ca <USB_CoreInit+0x5e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	68db      	ldr	r3, [r3, #12]
 80055c2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80055ca:	6878      	ldr	r0, [r7, #4]
 80055cc:	f001 fb20 	bl	8006c10 <USB_CoreReset>
 80055d0:	4603      	mov	r3, r0
 80055d2:	73fb      	strb	r3, [r7, #15]
 80055d4:	e03c      	b.n	8005650 <USB_CoreInit+0xe4>
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 80055d6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80055da:	2b03      	cmp	r3, #3
 80055dc:	d127      	bne.n	800562e <USB_CoreInit+0xc2>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055e2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The UTMI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	68da      	ldr	r2, [r3, #12]
 80055ee:	4b24      	ldr	r3, [pc, #144]	@ (8005680 <USB_CoreInit+0x114>)
 80055f0:	4013      	ands	r3, r2
 80055f2:	687a      	ldr	r2, [r7, #4]
 80055f4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	68db      	ldr	r3, [r3, #12]
 80055fa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	60da      	str	r2, [r3, #12]

    /* Select UTMI Interface */
    USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	68db      	ldr	r3, [r3, #12]
 8005606:	f023 0210 	bic.w	r2, r3, #16
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	60da      	str	r2, [r3, #12]
    {
      return HAL_ERROR;
    }
#endif /* USBPHYC */

    if (cfg.use_external_vbus == 1U)
 800560e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005612:	2b01      	cmp	r3, #1
 8005614:	d105      	bne.n	8005622 <USB_CoreInit+0xb6>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	68db      	ldr	r3, [r3, #12]
 800561a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005622:	6878      	ldr	r0, [r7, #4]
 8005624:	f001 faf4 	bl	8006c10 <USB_CoreReset>
 8005628:	4603      	mov	r3, r0
 800562a:	73fb      	strb	r3, [r7, #15]
 800562c:	e010      	b.n	8005650 <USB_CoreInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	68db      	ldr	r3, [r3, #12]
 8005632:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800563a:	6878      	ldr	r0, [r7, #4]
 800563c:	f001 fae8 	bl	8006c10 <USB_CoreReset>
 8005640:	4603      	mov	r3, r0
 8005642:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005648:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8005650:	7fbb      	ldrb	r3, [r7, #30]
 8005652:	2b01      	cmp	r3, #1
 8005654:	d10b      	bne.n	800566e <USB_CoreInit+0x102>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	689b      	ldr	r3, [r3, #8]
 800565a:	f043 0206 	orr.w	r2, r3, #6
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	689b      	ldr	r3, [r3, #8]
 8005666:	f043 0220 	orr.w	r2, r3, #32
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800566e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005670:	4618      	mov	r0, r3
 8005672:	3710      	adds	r7, #16
 8005674:	46bd      	mov	sp, r7
 8005676:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800567a:	b004      	add	sp, #16
 800567c:	4770      	bx	lr
 800567e:	bf00      	nop
 8005680:	ffbdffbf 	.word	0xffbdffbf

08005684 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005684:	b480      	push	{r7}
 8005686:	b087      	sub	sp, #28
 8005688:	af00      	add	r7, sp, #0
 800568a:	60f8      	str	r0, [r7, #12]
 800568c:	60b9      	str	r1, [r7, #8]
 800568e:	4613      	mov	r3, r2
 8005690:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005692:	79fb      	ldrb	r3, [r7, #7]
 8005694:	2b02      	cmp	r3, #2
 8005696:	d165      	bne.n	8005764 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005698:	68bb      	ldr	r3, [r7, #8]
 800569a:	4a41      	ldr	r2, [pc, #260]	@ (80057a0 <USB_SetTurnaroundTime+0x11c>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d906      	bls.n	80056ae <USB_SetTurnaroundTime+0x2a>
 80056a0:	68bb      	ldr	r3, [r7, #8]
 80056a2:	4a40      	ldr	r2, [pc, #256]	@ (80057a4 <USB_SetTurnaroundTime+0x120>)
 80056a4:	4293      	cmp	r3, r2
 80056a6:	d202      	bcs.n	80056ae <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80056a8:	230f      	movs	r3, #15
 80056aa:	617b      	str	r3, [r7, #20]
 80056ac:	e062      	b.n	8005774 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80056ae:	68bb      	ldr	r3, [r7, #8]
 80056b0:	4a3c      	ldr	r2, [pc, #240]	@ (80057a4 <USB_SetTurnaroundTime+0x120>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d306      	bcc.n	80056c4 <USB_SetTurnaroundTime+0x40>
 80056b6:	68bb      	ldr	r3, [r7, #8]
 80056b8:	4a3b      	ldr	r2, [pc, #236]	@ (80057a8 <USB_SetTurnaroundTime+0x124>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d202      	bcs.n	80056c4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80056be:	230e      	movs	r3, #14
 80056c0:	617b      	str	r3, [r7, #20]
 80056c2:	e057      	b.n	8005774 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	4a38      	ldr	r2, [pc, #224]	@ (80057a8 <USB_SetTurnaroundTime+0x124>)
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d306      	bcc.n	80056da <USB_SetTurnaroundTime+0x56>
 80056cc:	68bb      	ldr	r3, [r7, #8]
 80056ce:	4a37      	ldr	r2, [pc, #220]	@ (80057ac <USB_SetTurnaroundTime+0x128>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d202      	bcs.n	80056da <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80056d4:	230d      	movs	r3, #13
 80056d6:	617b      	str	r3, [r7, #20]
 80056d8:	e04c      	b.n	8005774 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80056da:	68bb      	ldr	r3, [r7, #8]
 80056dc:	4a33      	ldr	r2, [pc, #204]	@ (80057ac <USB_SetTurnaroundTime+0x128>)
 80056de:	4293      	cmp	r3, r2
 80056e0:	d306      	bcc.n	80056f0 <USB_SetTurnaroundTime+0x6c>
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	4a32      	ldr	r2, [pc, #200]	@ (80057b0 <USB_SetTurnaroundTime+0x12c>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d802      	bhi.n	80056f0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80056ea:	230c      	movs	r3, #12
 80056ec:	617b      	str	r3, [r7, #20]
 80056ee:	e041      	b.n	8005774 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80056f0:	68bb      	ldr	r3, [r7, #8]
 80056f2:	4a2f      	ldr	r2, [pc, #188]	@ (80057b0 <USB_SetTurnaroundTime+0x12c>)
 80056f4:	4293      	cmp	r3, r2
 80056f6:	d906      	bls.n	8005706 <USB_SetTurnaroundTime+0x82>
 80056f8:	68bb      	ldr	r3, [r7, #8]
 80056fa:	4a2e      	ldr	r2, [pc, #184]	@ (80057b4 <USB_SetTurnaroundTime+0x130>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d802      	bhi.n	8005706 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8005700:	230b      	movs	r3, #11
 8005702:	617b      	str	r3, [r7, #20]
 8005704:	e036      	b.n	8005774 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8005706:	68bb      	ldr	r3, [r7, #8]
 8005708:	4a2a      	ldr	r2, [pc, #168]	@ (80057b4 <USB_SetTurnaroundTime+0x130>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d906      	bls.n	800571c <USB_SetTurnaroundTime+0x98>
 800570e:	68bb      	ldr	r3, [r7, #8]
 8005710:	4a29      	ldr	r2, [pc, #164]	@ (80057b8 <USB_SetTurnaroundTime+0x134>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d802      	bhi.n	800571c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8005716:	230a      	movs	r3, #10
 8005718:	617b      	str	r3, [r7, #20]
 800571a:	e02b      	b.n	8005774 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800571c:	68bb      	ldr	r3, [r7, #8]
 800571e:	4a26      	ldr	r2, [pc, #152]	@ (80057b8 <USB_SetTurnaroundTime+0x134>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d906      	bls.n	8005732 <USB_SetTurnaroundTime+0xae>
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	4a25      	ldr	r2, [pc, #148]	@ (80057bc <USB_SetTurnaroundTime+0x138>)
 8005728:	4293      	cmp	r3, r2
 800572a:	d202      	bcs.n	8005732 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800572c:	2309      	movs	r3, #9
 800572e:	617b      	str	r3, [r7, #20]
 8005730:	e020      	b.n	8005774 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8005732:	68bb      	ldr	r3, [r7, #8]
 8005734:	4a21      	ldr	r2, [pc, #132]	@ (80057bc <USB_SetTurnaroundTime+0x138>)
 8005736:	4293      	cmp	r3, r2
 8005738:	d306      	bcc.n	8005748 <USB_SetTurnaroundTime+0xc4>
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	4a20      	ldr	r2, [pc, #128]	@ (80057c0 <USB_SetTurnaroundTime+0x13c>)
 800573e:	4293      	cmp	r3, r2
 8005740:	d802      	bhi.n	8005748 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8005742:	2308      	movs	r3, #8
 8005744:	617b      	str	r3, [r7, #20]
 8005746:	e015      	b.n	8005774 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	4a1d      	ldr	r2, [pc, #116]	@ (80057c0 <USB_SetTurnaroundTime+0x13c>)
 800574c:	4293      	cmp	r3, r2
 800574e:	d906      	bls.n	800575e <USB_SetTurnaroundTime+0xda>
 8005750:	68bb      	ldr	r3, [r7, #8]
 8005752:	4a1c      	ldr	r2, [pc, #112]	@ (80057c4 <USB_SetTurnaroundTime+0x140>)
 8005754:	4293      	cmp	r3, r2
 8005756:	d202      	bcs.n	800575e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005758:	2307      	movs	r3, #7
 800575a:	617b      	str	r3, [r7, #20]
 800575c:	e00a      	b.n	8005774 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800575e:	2306      	movs	r3, #6
 8005760:	617b      	str	r3, [r7, #20]
 8005762:	e007      	b.n	8005774 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005764:	79fb      	ldrb	r3, [r7, #7]
 8005766:	2b00      	cmp	r3, #0
 8005768:	d102      	bne.n	8005770 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800576a:	2309      	movs	r3, #9
 800576c:	617b      	str	r3, [r7, #20]
 800576e:	e001      	b.n	8005774 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005770:	2309      	movs	r3, #9
 8005772:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	68db      	ldr	r3, [r3, #12]
 8005778:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	68da      	ldr	r2, [r3, #12]
 8005784:	697b      	ldr	r3, [r7, #20]
 8005786:	029b      	lsls	r3, r3, #10
 8005788:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800578c:	431a      	orrs	r2, r3
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005792:	2300      	movs	r3, #0
}
 8005794:	4618      	mov	r0, r3
 8005796:	371c      	adds	r7, #28
 8005798:	46bd      	mov	sp, r7
 800579a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579e:	4770      	bx	lr
 80057a0:	00d8acbf 	.word	0x00d8acbf
 80057a4:	00e4e1c0 	.word	0x00e4e1c0
 80057a8:	00f42400 	.word	0x00f42400
 80057ac:	01067380 	.word	0x01067380
 80057b0:	011a499f 	.word	0x011a499f
 80057b4:	01312cff 	.word	0x01312cff
 80057b8:	014ca43f 	.word	0x014ca43f
 80057bc:	016e3600 	.word	0x016e3600
 80057c0:	01a6ab1f 	.word	0x01a6ab1f
 80057c4:	01e84800 	.word	0x01e84800

080057c8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80057c8:	b480      	push	{r7}
 80057ca:	b083      	sub	sp, #12
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	689b      	ldr	r3, [r3, #8]
 80057d4:	f043 0201 	orr.w	r2, r3, #1
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80057dc:	2300      	movs	r3, #0
}
 80057de:	4618      	mov	r0, r3
 80057e0:	370c      	adds	r7, #12
 80057e2:	46bd      	mov	sp, r7
 80057e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e8:	4770      	bx	lr

080057ea <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80057ea:	b480      	push	{r7}
 80057ec:	b083      	sub	sp, #12
 80057ee:	af00      	add	r7, sp, #0
 80057f0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	689b      	ldr	r3, [r3, #8]
 80057f6:	f023 0201 	bic.w	r2, r3, #1
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80057fe:	2300      	movs	r3, #0
}
 8005800:	4618      	mov	r0, r3
 8005802:	370c      	adds	r7, #12
 8005804:	46bd      	mov	sp, r7
 8005806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580a:	4770      	bx	lr

0800580c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800580c:	b580      	push	{r7, lr}
 800580e:	b084      	sub	sp, #16
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
 8005814:	460b      	mov	r3, r1
 8005816:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005818:	2300      	movs	r3, #0
 800581a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	68db      	ldr	r3, [r3, #12]
 8005820:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005828:	78fb      	ldrb	r3, [r7, #3]
 800582a:	2b01      	cmp	r3, #1
 800582c:	d115      	bne.n	800585a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	68db      	ldr	r3, [r3, #12]
 8005832:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800583a:	200a      	movs	r0, #10
 800583c:	f7fc f940 	bl	8001ac0 <HAL_Delay>
      ms += 10U;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	330a      	adds	r3, #10
 8005844:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005846:	6878      	ldr	r0, [r7, #4]
 8005848:	f001 f951 	bl	8006aee <USB_GetMode>
 800584c:	4603      	mov	r3, r0
 800584e:	2b01      	cmp	r3, #1
 8005850:	d01e      	beq.n	8005890 <USB_SetCurrentMode+0x84>
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	2bc7      	cmp	r3, #199	@ 0xc7
 8005856:	d9f0      	bls.n	800583a <USB_SetCurrentMode+0x2e>
 8005858:	e01a      	b.n	8005890 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800585a:	78fb      	ldrb	r3, [r7, #3]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d115      	bne.n	800588c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	68db      	ldr	r3, [r3, #12]
 8005864:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800586c:	200a      	movs	r0, #10
 800586e:	f7fc f927 	bl	8001ac0 <HAL_Delay>
      ms += 10U;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	330a      	adds	r3, #10
 8005876:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005878:	6878      	ldr	r0, [r7, #4]
 800587a:	f001 f938 	bl	8006aee <USB_GetMode>
 800587e:	4603      	mov	r3, r0
 8005880:	2b00      	cmp	r3, #0
 8005882:	d005      	beq.n	8005890 <USB_SetCurrentMode+0x84>
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	2bc7      	cmp	r3, #199	@ 0xc7
 8005888:	d9f0      	bls.n	800586c <USB_SetCurrentMode+0x60>
 800588a:	e001      	b.n	8005890 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800588c:	2301      	movs	r3, #1
 800588e:	e005      	b.n	800589c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	2bc8      	cmp	r3, #200	@ 0xc8
 8005894:	d101      	bne.n	800589a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005896:	2301      	movs	r3, #1
 8005898:	e000      	b.n	800589c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800589a:	2300      	movs	r3, #0
}
 800589c:	4618      	mov	r0, r3
 800589e:	3710      	adds	r7, #16
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bd80      	pop	{r7, pc}

080058a4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80058a4:	b084      	sub	sp, #16
 80058a6:	b580      	push	{r7, lr}
 80058a8:	b086      	sub	sp, #24
 80058aa:	af00      	add	r7, sp, #0
 80058ac:	6078      	str	r0, [r7, #4]
 80058ae:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80058b2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80058b6:	2300      	movs	r3, #0
 80058b8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80058be:	2300      	movs	r3, #0
 80058c0:	613b      	str	r3, [r7, #16]
 80058c2:	e009      	b.n	80058d8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80058c4:	687a      	ldr	r2, [r7, #4]
 80058c6:	693b      	ldr	r3, [r7, #16]
 80058c8:	3340      	adds	r3, #64	@ 0x40
 80058ca:	009b      	lsls	r3, r3, #2
 80058cc:	4413      	add	r3, r2
 80058ce:	2200      	movs	r2, #0
 80058d0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80058d2:	693b      	ldr	r3, [r7, #16]
 80058d4:	3301      	adds	r3, #1
 80058d6:	613b      	str	r3, [r7, #16]
 80058d8:	693b      	ldr	r3, [r7, #16]
 80058da:	2b0e      	cmp	r3, #14
 80058dc:	d9f2      	bls.n	80058c4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80058de:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d11c      	bne.n	8005920 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058ec:	685b      	ldr	r3, [r3, #4]
 80058ee:	68fa      	ldr	r2, [r7, #12]
 80058f0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80058f4:	f043 0302 	orr.w	r3, r3, #2
 80058f8:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058fe:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	601a      	str	r2, [r3, #0]
 800591e:	e005      	b.n	800592c <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005924:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005932:	461a      	mov	r2, r3
 8005934:	2300      	movs	r3, #0
 8005936:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005938:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800593c:	2b01      	cmp	r3, #1
 800593e:	d10d      	bne.n	800595c <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005940:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005944:	2b00      	cmp	r3, #0
 8005946:	d104      	bne.n	8005952 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005948:	2100      	movs	r1, #0
 800594a:	6878      	ldr	r0, [r7, #4]
 800594c:	f000 f97a 	bl	8005c44 <USB_SetDevSpeed>
 8005950:	e01a      	b.n	8005988 <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005952:	2101      	movs	r1, #1
 8005954:	6878      	ldr	r0, [r7, #4]
 8005956:	f000 f975 	bl	8005c44 <USB_SetDevSpeed>
 800595a:	e015      	b.n	8005988 <USB_DevInit+0xe4>
    }
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 800595c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005960:	2b03      	cmp	r3, #3
 8005962:	d10d      	bne.n	8005980 <USB_DevInit+0xdc>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005964:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005968:	2b00      	cmp	r3, #0
 800596a:	d104      	bne.n	8005976 <USB_DevInit+0xd2>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800596c:	2100      	movs	r1, #0
 800596e:	6878      	ldr	r0, [r7, #4]
 8005970:	f000 f968 	bl	8005c44 <USB_SetDevSpeed>
 8005974:	e008      	b.n	8005988 <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005976:	2101      	movs	r1, #1
 8005978:	6878      	ldr	r0, [r7, #4]
 800597a:	f000 f963 	bl	8005c44 <USB_SetDevSpeed>
 800597e:	e003      	b.n	8005988 <USB_DevInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005980:	2103      	movs	r1, #3
 8005982:	6878      	ldr	r0, [r7, #4]
 8005984:	f000 f95e 	bl	8005c44 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005988:	2110      	movs	r1, #16
 800598a:	6878      	ldr	r0, [r7, #4]
 800598c:	f000 f8fa 	bl	8005b84 <USB_FlushTxFifo>
 8005990:	4603      	mov	r3, r0
 8005992:	2b00      	cmp	r3, #0
 8005994:	d001      	beq.n	800599a <USB_DevInit+0xf6>
  {
    ret = HAL_ERROR;
 8005996:	2301      	movs	r3, #1
 8005998:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800599a:	6878      	ldr	r0, [r7, #4]
 800599c:	f000 f924 	bl	8005be8 <USB_FlushRxFifo>
 80059a0:	4603      	mov	r3, r0
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d001      	beq.n	80059aa <USB_DevInit+0x106>
  {
    ret = HAL_ERROR;
 80059a6:	2301      	movs	r3, #1
 80059a8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059b0:	461a      	mov	r2, r3
 80059b2:	2300      	movs	r3, #0
 80059b4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059bc:	461a      	mov	r2, r3
 80059be:	2300      	movs	r3, #0
 80059c0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059c8:	461a      	mov	r2, r3
 80059ca:	2300      	movs	r3, #0
 80059cc:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80059ce:	2300      	movs	r3, #0
 80059d0:	613b      	str	r3, [r7, #16]
 80059d2:	e043      	b.n	8005a5c <USB_DevInit+0x1b8>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80059d4:	693b      	ldr	r3, [r7, #16]
 80059d6:	015a      	lsls	r2, r3, #5
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	4413      	add	r3, r2
 80059dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80059e6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80059ea:	d118      	bne.n	8005a1e <USB_DevInit+0x17a>
    {
      if (i == 0U)
 80059ec:	693b      	ldr	r3, [r7, #16]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d10a      	bne.n	8005a08 <USB_DevInit+0x164>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80059f2:	693b      	ldr	r3, [r7, #16]
 80059f4:	015a      	lsls	r2, r3, #5
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	4413      	add	r3, r2
 80059fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059fe:	461a      	mov	r2, r3
 8005a00:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005a04:	6013      	str	r3, [r2, #0]
 8005a06:	e013      	b.n	8005a30 <USB_DevInit+0x18c>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005a08:	693b      	ldr	r3, [r7, #16]
 8005a0a:	015a      	lsls	r2, r3, #5
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	4413      	add	r3, r2
 8005a10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a14:	461a      	mov	r2, r3
 8005a16:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005a1a:	6013      	str	r3, [r2, #0]
 8005a1c:	e008      	b.n	8005a30 <USB_DevInit+0x18c>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005a1e:	693b      	ldr	r3, [r7, #16]
 8005a20:	015a      	lsls	r2, r3, #5
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	4413      	add	r3, r2
 8005a26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a2a:	461a      	mov	r2, r3
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005a30:	693b      	ldr	r3, [r7, #16]
 8005a32:	015a      	lsls	r2, r3, #5
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	4413      	add	r3, r2
 8005a38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a3c:	461a      	mov	r2, r3
 8005a3e:	2300      	movs	r3, #0
 8005a40:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005a42:	693b      	ldr	r3, [r7, #16]
 8005a44:	015a      	lsls	r2, r3, #5
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	4413      	add	r3, r2
 8005a4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a4e:	461a      	mov	r2, r3
 8005a50:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005a54:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005a56:	693b      	ldr	r3, [r7, #16]
 8005a58:	3301      	adds	r3, #1
 8005a5a:	613b      	str	r3, [r7, #16]
 8005a5c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005a60:	461a      	mov	r2, r3
 8005a62:	693b      	ldr	r3, [r7, #16]
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d3b5      	bcc.n	80059d4 <USB_DevInit+0x130>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005a68:	2300      	movs	r3, #0
 8005a6a:	613b      	str	r3, [r7, #16]
 8005a6c:	e043      	b.n	8005af6 <USB_DevInit+0x252>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005a6e:	693b      	ldr	r3, [r7, #16]
 8005a70:	015a      	lsls	r2, r3, #5
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	4413      	add	r3, r2
 8005a76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005a80:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005a84:	d118      	bne.n	8005ab8 <USB_DevInit+0x214>
    {
      if (i == 0U)
 8005a86:	693b      	ldr	r3, [r7, #16]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d10a      	bne.n	8005aa2 <USB_DevInit+0x1fe>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005a8c:	693b      	ldr	r3, [r7, #16]
 8005a8e:	015a      	lsls	r2, r3, #5
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	4413      	add	r3, r2
 8005a94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a98:	461a      	mov	r2, r3
 8005a9a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005a9e:	6013      	str	r3, [r2, #0]
 8005aa0:	e013      	b.n	8005aca <USB_DevInit+0x226>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005aa2:	693b      	ldr	r3, [r7, #16]
 8005aa4:	015a      	lsls	r2, r3, #5
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	4413      	add	r3, r2
 8005aaa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005aae:	461a      	mov	r2, r3
 8005ab0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005ab4:	6013      	str	r3, [r2, #0]
 8005ab6:	e008      	b.n	8005aca <USB_DevInit+0x226>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005ab8:	693b      	ldr	r3, [r7, #16]
 8005aba:	015a      	lsls	r2, r3, #5
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	4413      	add	r3, r2
 8005ac0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ac4:	461a      	mov	r2, r3
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005aca:	693b      	ldr	r3, [r7, #16]
 8005acc:	015a      	lsls	r2, r3, #5
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	4413      	add	r3, r2
 8005ad2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ad6:	461a      	mov	r2, r3
 8005ad8:	2300      	movs	r3, #0
 8005ada:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005adc:	693b      	ldr	r3, [r7, #16]
 8005ade:	015a      	lsls	r2, r3, #5
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	4413      	add	r3, r2
 8005ae4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ae8:	461a      	mov	r2, r3
 8005aea:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005aee:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005af0:	693b      	ldr	r3, [r7, #16]
 8005af2:	3301      	adds	r3, #1
 8005af4:	613b      	str	r3, [r7, #16]
 8005af6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005afa:	461a      	mov	r2, r3
 8005afc:	693b      	ldr	r3, [r7, #16]
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d3b5      	bcc.n	8005a6e <USB_DevInit+0x1ca>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b08:	691b      	ldr	r3, [r3, #16]
 8005b0a:	68fa      	ldr	r2, [r7, #12]
 8005b0c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005b10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b14:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2200      	movs	r2, #0
 8005b1a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005b22:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005b24:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d105      	bne.n	8005b38 <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	699b      	ldr	r3, [r3, #24]
 8005b30:	f043 0210 	orr.w	r2, r3, #16
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	699a      	ldr	r2, [r3, #24]
 8005b3c:	4b0f      	ldr	r3, [pc, #60]	@ (8005b7c <USB_DevInit+0x2d8>)
 8005b3e:	4313      	orrs	r3, r2
 8005b40:	687a      	ldr	r2, [r7, #4]
 8005b42:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005b44:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d005      	beq.n	8005b58 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	699b      	ldr	r3, [r3, #24]
 8005b50:	f043 0208 	orr.w	r2, r3, #8
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005b58:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005b5c:	2b01      	cmp	r3, #1
 8005b5e:	d105      	bne.n	8005b6c <USB_DevInit+0x2c8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	699a      	ldr	r2, [r3, #24]
 8005b64:	4b06      	ldr	r3, [pc, #24]	@ (8005b80 <USB_DevInit+0x2dc>)
 8005b66:	4313      	orrs	r3, r2
 8005b68:	687a      	ldr	r2, [r7, #4]
 8005b6a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005b6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b6e:	4618      	mov	r0, r3
 8005b70:	3718      	adds	r7, #24
 8005b72:	46bd      	mov	sp, r7
 8005b74:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005b78:	b004      	add	sp, #16
 8005b7a:	4770      	bx	lr
 8005b7c:	803c3800 	.word	0x803c3800
 8005b80:	40000004 	.word	0x40000004

08005b84 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005b84:	b480      	push	{r7}
 8005b86:	b085      	sub	sp, #20
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
 8005b8c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005b8e:	2300      	movs	r3, #0
 8005b90:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	3301      	adds	r3, #1
 8005b96:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005b9e:	d901      	bls.n	8005ba4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005ba0:	2303      	movs	r3, #3
 8005ba2:	e01b      	b.n	8005bdc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	691b      	ldr	r3, [r3, #16]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	daf2      	bge.n	8005b92 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005bac:	2300      	movs	r3, #0
 8005bae:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	019b      	lsls	r3, r3, #6
 8005bb4:	f043 0220 	orr.w	r2, r3, #32
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	3301      	adds	r3, #1
 8005bc0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005bc8:	d901      	bls.n	8005bce <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005bca:	2303      	movs	r3, #3
 8005bcc:	e006      	b.n	8005bdc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	691b      	ldr	r3, [r3, #16]
 8005bd2:	f003 0320 	and.w	r3, r3, #32
 8005bd6:	2b20      	cmp	r3, #32
 8005bd8:	d0f0      	beq.n	8005bbc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005bda:	2300      	movs	r3, #0
}
 8005bdc:	4618      	mov	r0, r3
 8005bde:	3714      	adds	r7, #20
 8005be0:	46bd      	mov	sp, r7
 8005be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be6:	4770      	bx	lr

08005be8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005be8:	b480      	push	{r7}
 8005bea:	b085      	sub	sp, #20
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	3301      	adds	r3, #1
 8005bf8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005c00:	d901      	bls.n	8005c06 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005c02:	2303      	movs	r3, #3
 8005c04:	e018      	b.n	8005c38 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	691b      	ldr	r3, [r3, #16]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	daf2      	bge.n	8005bf4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005c0e:	2300      	movs	r3, #0
 8005c10:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2210      	movs	r2, #16
 8005c16:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	3301      	adds	r3, #1
 8005c1c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005c24:	d901      	bls.n	8005c2a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005c26:	2303      	movs	r3, #3
 8005c28:	e006      	b.n	8005c38 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	691b      	ldr	r3, [r3, #16]
 8005c2e:	f003 0310 	and.w	r3, r3, #16
 8005c32:	2b10      	cmp	r3, #16
 8005c34:	d0f0      	beq.n	8005c18 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005c36:	2300      	movs	r3, #0
}
 8005c38:	4618      	mov	r0, r3
 8005c3a:	3714      	adds	r7, #20
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c42:	4770      	bx	lr

08005c44 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005c44:	b480      	push	{r7}
 8005c46:	b085      	sub	sp, #20
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
 8005c4c:	460b      	mov	r3, r1
 8005c4e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c5a:	681a      	ldr	r2, [r3, #0]
 8005c5c:	78fb      	ldrb	r3, [r7, #3]
 8005c5e:	68f9      	ldr	r1, [r7, #12]
 8005c60:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005c64:	4313      	orrs	r3, r2
 8005c66:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005c68:	2300      	movs	r3, #0
}
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	3714      	adds	r7, #20
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c74:	4770      	bx	lr

08005c76 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8005c76:	b480      	push	{r7}
 8005c78:	b087      	sub	sp, #28
 8005c7a:	af00      	add	r7, sp, #0
 8005c7c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005c82:	693b      	ldr	r3, [r7, #16]
 8005c84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c88:	689b      	ldr	r3, [r3, #8]
 8005c8a:	f003 0306 	and.w	r3, r3, #6
 8005c8e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d102      	bne.n	8005c9c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8005c96:	2300      	movs	r3, #0
 8005c98:	75fb      	strb	r3, [r7, #23]
 8005c9a:	e00a      	b.n	8005cb2 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	2b02      	cmp	r3, #2
 8005ca0:	d002      	beq.n	8005ca8 <USB_GetDevSpeed+0x32>
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	2b06      	cmp	r3, #6
 8005ca6:	d102      	bne.n	8005cae <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8005ca8:	2302      	movs	r3, #2
 8005caa:	75fb      	strb	r3, [r7, #23]
 8005cac:	e001      	b.n	8005cb2 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8005cae:	230f      	movs	r3, #15
 8005cb0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8005cb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	371c      	adds	r7, #28
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbe:	4770      	bx	lr

08005cc0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005cc0:	b480      	push	{r7}
 8005cc2:	b085      	sub	sp, #20
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
 8005cc8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	781b      	ldrb	r3, [r3, #0]
 8005cd2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	785b      	ldrb	r3, [r3, #1]
 8005cd8:	2b01      	cmp	r3, #1
 8005cda:	d139      	bne.n	8005d50 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ce2:	69da      	ldr	r2, [r3, #28]
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	781b      	ldrb	r3, [r3, #0]
 8005ce8:	f003 030f 	and.w	r3, r3, #15
 8005cec:	2101      	movs	r1, #1
 8005cee:	fa01 f303 	lsl.w	r3, r1, r3
 8005cf2:	b29b      	uxth	r3, r3
 8005cf4:	68f9      	ldr	r1, [r7, #12]
 8005cf6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8005cfe:	68bb      	ldr	r3, [r7, #8]
 8005d00:	015a      	lsls	r2, r3, #5
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	4413      	add	r3, r2
 8005d06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d153      	bne.n	8005dbc <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005d14:	68bb      	ldr	r3, [r7, #8]
 8005d16:	015a      	lsls	r2, r3, #5
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	4413      	add	r3, r2
 8005d1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d20:	681a      	ldr	r2, [r3, #0]
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	689b      	ldr	r3, [r3, #8]
 8005d26:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	791b      	ldrb	r3, [r3, #4]
 8005d2e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005d30:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	059b      	lsls	r3, r3, #22
 8005d36:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005d38:	431a      	orrs	r2, r3
 8005d3a:	68bb      	ldr	r3, [r7, #8]
 8005d3c:	0159      	lsls	r1, r3, #5
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	440b      	add	r3, r1
 8005d42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d46:	4619      	mov	r1, r3
 8005d48:	4b20      	ldr	r3, [pc, #128]	@ (8005dcc <USB_ActivateEndpoint+0x10c>)
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	600b      	str	r3, [r1, #0]
 8005d4e:	e035      	b.n	8005dbc <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d56:	69da      	ldr	r2, [r3, #28]
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	781b      	ldrb	r3, [r3, #0]
 8005d5c:	f003 030f 	and.w	r3, r3, #15
 8005d60:	2101      	movs	r1, #1
 8005d62:	fa01 f303 	lsl.w	r3, r1, r3
 8005d66:	041b      	lsls	r3, r3, #16
 8005d68:	68f9      	ldr	r1, [r7, #12]
 8005d6a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005d6e:	4313      	orrs	r3, r2
 8005d70:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	015a      	lsls	r2, r3, #5
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	4413      	add	r3, r2
 8005d7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d119      	bne.n	8005dbc <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	015a      	lsls	r2, r3, #5
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	4413      	add	r3, r2
 8005d90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d94:	681a      	ldr	r2, [r3, #0]
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	689b      	ldr	r3, [r3, #8]
 8005d9a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	791b      	ldrb	r3, [r3, #4]
 8005da2:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005da4:	430b      	orrs	r3, r1
 8005da6:	431a      	orrs	r2, r3
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	0159      	lsls	r1, r3, #5
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	440b      	add	r3, r1
 8005db0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005db4:	4619      	mov	r1, r3
 8005db6:	4b05      	ldr	r3, [pc, #20]	@ (8005dcc <USB_ActivateEndpoint+0x10c>)
 8005db8:	4313      	orrs	r3, r2
 8005dba:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005dbc:	2300      	movs	r3, #0
}
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	3714      	adds	r7, #20
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc8:	4770      	bx	lr
 8005dca:	bf00      	nop
 8005dcc:	10008000 	.word	0x10008000

08005dd0 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005dd0:	b480      	push	{r7}
 8005dd2:	b085      	sub	sp, #20
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
 8005dd8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	781b      	ldrb	r3, [r3, #0]
 8005de2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	785b      	ldrb	r3, [r3, #1]
 8005de8:	2b01      	cmp	r3, #1
 8005dea:	d161      	bne.n	8005eb0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005dec:	68bb      	ldr	r3, [r7, #8]
 8005dee:	015a      	lsls	r2, r3, #5
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	4413      	add	r3, r2
 8005df4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005dfe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005e02:	d11f      	bne.n	8005e44 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005e04:	68bb      	ldr	r3, [r7, #8]
 8005e06:	015a      	lsls	r2, r3, #5
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	4413      	add	r3, r2
 8005e0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	68ba      	ldr	r2, [r7, #8]
 8005e14:	0151      	lsls	r1, r2, #5
 8005e16:	68fa      	ldr	r2, [r7, #12]
 8005e18:	440a      	add	r2, r1
 8005e1a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005e1e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005e22:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005e24:	68bb      	ldr	r3, [r7, #8]
 8005e26:	015a      	lsls	r2, r3, #5
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	4413      	add	r3, r2
 8005e2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	68ba      	ldr	r2, [r7, #8]
 8005e34:	0151      	lsls	r1, r2, #5
 8005e36:	68fa      	ldr	r2, [r7, #12]
 8005e38:	440a      	add	r2, r1
 8005e3a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005e3e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005e42:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e4a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	781b      	ldrb	r3, [r3, #0]
 8005e50:	f003 030f 	and.w	r3, r3, #15
 8005e54:	2101      	movs	r1, #1
 8005e56:	fa01 f303 	lsl.w	r3, r1, r3
 8005e5a:	b29b      	uxth	r3, r3
 8005e5c:	43db      	mvns	r3, r3
 8005e5e:	68f9      	ldr	r1, [r7, #12]
 8005e60:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005e64:	4013      	ands	r3, r2
 8005e66:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e6e:	69da      	ldr	r2, [r3, #28]
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	781b      	ldrb	r3, [r3, #0]
 8005e74:	f003 030f 	and.w	r3, r3, #15
 8005e78:	2101      	movs	r1, #1
 8005e7a:	fa01 f303 	lsl.w	r3, r1, r3
 8005e7e:	b29b      	uxth	r3, r3
 8005e80:	43db      	mvns	r3, r3
 8005e82:	68f9      	ldr	r1, [r7, #12]
 8005e84:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005e88:	4013      	ands	r3, r2
 8005e8a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005e8c:	68bb      	ldr	r3, [r7, #8]
 8005e8e:	015a      	lsls	r2, r3, #5
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	4413      	add	r3, r2
 8005e94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e98:	681a      	ldr	r2, [r3, #0]
 8005e9a:	68bb      	ldr	r3, [r7, #8]
 8005e9c:	0159      	lsls	r1, r3, #5
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	440b      	add	r3, r1
 8005ea2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ea6:	4619      	mov	r1, r3
 8005ea8:	4b35      	ldr	r3, [pc, #212]	@ (8005f80 <USB_DeactivateEndpoint+0x1b0>)
 8005eaa:	4013      	ands	r3, r2
 8005eac:	600b      	str	r3, [r1, #0]
 8005eae:	e060      	b.n	8005f72 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005eb0:	68bb      	ldr	r3, [r7, #8]
 8005eb2:	015a      	lsls	r2, r3, #5
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	4413      	add	r3, r2
 8005eb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005ec2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005ec6:	d11f      	bne.n	8005f08 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005ec8:	68bb      	ldr	r3, [r7, #8]
 8005eca:	015a      	lsls	r2, r3, #5
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	4413      	add	r3, r2
 8005ed0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	68ba      	ldr	r2, [r7, #8]
 8005ed8:	0151      	lsls	r1, r2, #5
 8005eda:	68fa      	ldr	r2, [r7, #12]
 8005edc:	440a      	add	r2, r1
 8005ede:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005ee2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005ee6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005ee8:	68bb      	ldr	r3, [r7, #8]
 8005eea:	015a      	lsls	r2, r3, #5
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	4413      	add	r3, r2
 8005ef0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	68ba      	ldr	r2, [r7, #8]
 8005ef8:	0151      	lsls	r1, r2, #5
 8005efa:	68fa      	ldr	r2, [r7, #12]
 8005efc:	440a      	add	r2, r1
 8005efe:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005f02:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005f06:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f0e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	781b      	ldrb	r3, [r3, #0]
 8005f14:	f003 030f 	and.w	r3, r3, #15
 8005f18:	2101      	movs	r1, #1
 8005f1a:	fa01 f303 	lsl.w	r3, r1, r3
 8005f1e:	041b      	lsls	r3, r3, #16
 8005f20:	43db      	mvns	r3, r3
 8005f22:	68f9      	ldr	r1, [r7, #12]
 8005f24:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005f28:	4013      	ands	r3, r2
 8005f2a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f32:	69da      	ldr	r2, [r3, #28]
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	781b      	ldrb	r3, [r3, #0]
 8005f38:	f003 030f 	and.w	r3, r3, #15
 8005f3c:	2101      	movs	r1, #1
 8005f3e:	fa01 f303 	lsl.w	r3, r1, r3
 8005f42:	041b      	lsls	r3, r3, #16
 8005f44:	43db      	mvns	r3, r3
 8005f46:	68f9      	ldr	r1, [r7, #12]
 8005f48:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005f4c:	4013      	ands	r3, r2
 8005f4e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	015a      	lsls	r2, r3, #5
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	4413      	add	r3, r2
 8005f58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f5c:	681a      	ldr	r2, [r3, #0]
 8005f5e:	68bb      	ldr	r3, [r7, #8]
 8005f60:	0159      	lsls	r1, r3, #5
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	440b      	add	r3, r1
 8005f66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f6a:	4619      	mov	r1, r3
 8005f6c:	4b05      	ldr	r3, [pc, #20]	@ (8005f84 <USB_DeactivateEndpoint+0x1b4>)
 8005f6e:	4013      	ands	r3, r2
 8005f70:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8005f72:	2300      	movs	r3, #0
}
 8005f74:	4618      	mov	r0, r3
 8005f76:	3714      	adds	r7, #20
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7e:	4770      	bx	lr
 8005f80:	ec337800 	.word	0xec337800
 8005f84:	eff37800 	.word	0xeff37800

08005f88 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	b08a      	sub	sp, #40	@ 0x28
 8005f8c:	af02      	add	r7, sp, #8
 8005f8e:	60f8      	str	r0, [r7, #12]
 8005f90:	60b9      	str	r1, [r7, #8]
 8005f92:	4613      	mov	r3, r2
 8005f94:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8005f9a:	68bb      	ldr	r3, [r7, #8]
 8005f9c:	781b      	ldrb	r3, [r3, #0]
 8005f9e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005fa0:	68bb      	ldr	r3, [r7, #8]
 8005fa2:	785b      	ldrb	r3, [r3, #1]
 8005fa4:	2b01      	cmp	r3, #1
 8005fa6:	f040 8185 	bne.w	80062b4 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005faa:	68bb      	ldr	r3, [r7, #8]
 8005fac:	691b      	ldr	r3, [r3, #16]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d132      	bne.n	8006018 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005fb2:	69bb      	ldr	r3, [r7, #24]
 8005fb4:	015a      	lsls	r2, r3, #5
 8005fb6:	69fb      	ldr	r3, [r7, #28]
 8005fb8:	4413      	add	r3, r2
 8005fba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fbe:	691a      	ldr	r2, [r3, #16]
 8005fc0:	69bb      	ldr	r3, [r7, #24]
 8005fc2:	0159      	lsls	r1, r3, #5
 8005fc4:	69fb      	ldr	r3, [r7, #28]
 8005fc6:	440b      	add	r3, r1
 8005fc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fcc:	4619      	mov	r1, r3
 8005fce:	4ba7      	ldr	r3, [pc, #668]	@ (800626c <USB_EPStartXfer+0x2e4>)
 8005fd0:	4013      	ands	r3, r2
 8005fd2:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005fd4:	69bb      	ldr	r3, [r7, #24]
 8005fd6:	015a      	lsls	r2, r3, #5
 8005fd8:	69fb      	ldr	r3, [r7, #28]
 8005fda:	4413      	add	r3, r2
 8005fdc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fe0:	691b      	ldr	r3, [r3, #16]
 8005fe2:	69ba      	ldr	r2, [r7, #24]
 8005fe4:	0151      	lsls	r1, r2, #5
 8005fe6:	69fa      	ldr	r2, [r7, #28]
 8005fe8:	440a      	add	r2, r1
 8005fea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005fee:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005ff2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005ff4:	69bb      	ldr	r3, [r7, #24]
 8005ff6:	015a      	lsls	r2, r3, #5
 8005ff8:	69fb      	ldr	r3, [r7, #28]
 8005ffa:	4413      	add	r3, r2
 8005ffc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006000:	691a      	ldr	r2, [r3, #16]
 8006002:	69bb      	ldr	r3, [r7, #24]
 8006004:	0159      	lsls	r1, r3, #5
 8006006:	69fb      	ldr	r3, [r7, #28]
 8006008:	440b      	add	r3, r1
 800600a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800600e:	4619      	mov	r1, r3
 8006010:	4b97      	ldr	r3, [pc, #604]	@ (8006270 <USB_EPStartXfer+0x2e8>)
 8006012:	4013      	ands	r3, r2
 8006014:	610b      	str	r3, [r1, #16]
 8006016:	e097      	b.n	8006148 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006018:	69bb      	ldr	r3, [r7, #24]
 800601a:	015a      	lsls	r2, r3, #5
 800601c:	69fb      	ldr	r3, [r7, #28]
 800601e:	4413      	add	r3, r2
 8006020:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006024:	691a      	ldr	r2, [r3, #16]
 8006026:	69bb      	ldr	r3, [r7, #24]
 8006028:	0159      	lsls	r1, r3, #5
 800602a:	69fb      	ldr	r3, [r7, #28]
 800602c:	440b      	add	r3, r1
 800602e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006032:	4619      	mov	r1, r3
 8006034:	4b8e      	ldr	r3, [pc, #568]	@ (8006270 <USB_EPStartXfer+0x2e8>)
 8006036:	4013      	ands	r3, r2
 8006038:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800603a:	69bb      	ldr	r3, [r7, #24]
 800603c:	015a      	lsls	r2, r3, #5
 800603e:	69fb      	ldr	r3, [r7, #28]
 8006040:	4413      	add	r3, r2
 8006042:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006046:	691a      	ldr	r2, [r3, #16]
 8006048:	69bb      	ldr	r3, [r7, #24]
 800604a:	0159      	lsls	r1, r3, #5
 800604c:	69fb      	ldr	r3, [r7, #28]
 800604e:	440b      	add	r3, r1
 8006050:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006054:	4619      	mov	r1, r3
 8006056:	4b85      	ldr	r3, [pc, #532]	@ (800626c <USB_EPStartXfer+0x2e4>)
 8006058:	4013      	ands	r3, r2
 800605a:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 800605c:	69bb      	ldr	r3, [r7, #24]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d11a      	bne.n	8006098 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8006062:	68bb      	ldr	r3, [r7, #8]
 8006064:	691a      	ldr	r2, [r3, #16]
 8006066:	68bb      	ldr	r3, [r7, #8]
 8006068:	689b      	ldr	r3, [r3, #8]
 800606a:	429a      	cmp	r2, r3
 800606c:	d903      	bls.n	8006076 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800606e:	68bb      	ldr	r3, [r7, #8]
 8006070:	689a      	ldr	r2, [r3, #8]
 8006072:	68bb      	ldr	r3, [r7, #8]
 8006074:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006076:	69bb      	ldr	r3, [r7, #24]
 8006078:	015a      	lsls	r2, r3, #5
 800607a:	69fb      	ldr	r3, [r7, #28]
 800607c:	4413      	add	r3, r2
 800607e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006082:	691b      	ldr	r3, [r3, #16]
 8006084:	69ba      	ldr	r2, [r7, #24]
 8006086:	0151      	lsls	r1, r2, #5
 8006088:	69fa      	ldr	r2, [r7, #28]
 800608a:	440a      	add	r2, r1
 800608c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006090:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006094:	6113      	str	r3, [r2, #16]
 8006096:	e044      	b.n	8006122 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006098:	68bb      	ldr	r3, [r7, #8]
 800609a:	691a      	ldr	r2, [r3, #16]
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	689b      	ldr	r3, [r3, #8]
 80060a0:	4413      	add	r3, r2
 80060a2:	1e5a      	subs	r2, r3, #1
 80060a4:	68bb      	ldr	r3, [r7, #8]
 80060a6:	689b      	ldr	r3, [r3, #8]
 80060a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80060ac:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80060ae:	69bb      	ldr	r3, [r7, #24]
 80060b0:	015a      	lsls	r2, r3, #5
 80060b2:	69fb      	ldr	r3, [r7, #28]
 80060b4:	4413      	add	r3, r2
 80060b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060ba:	691a      	ldr	r2, [r3, #16]
 80060bc:	8afb      	ldrh	r3, [r7, #22]
 80060be:	04d9      	lsls	r1, r3, #19
 80060c0:	4b6c      	ldr	r3, [pc, #432]	@ (8006274 <USB_EPStartXfer+0x2ec>)
 80060c2:	400b      	ands	r3, r1
 80060c4:	69b9      	ldr	r1, [r7, #24]
 80060c6:	0148      	lsls	r0, r1, #5
 80060c8:	69f9      	ldr	r1, [r7, #28]
 80060ca:	4401      	add	r1, r0
 80060cc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80060d0:	4313      	orrs	r3, r2
 80060d2:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	791b      	ldrb	r3, [r3, #4]
 80060d8:	2b01      	cmp	r3, #1
 80060da:	d122      	bne.n	8006122 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80060dc:	69bb      	ldr	r3, [r7, #24]
 80060de:	015a      	lsls	r2, r3, #5
 80060e0:	69fb      	ldr	r3, [r7, #28]
 80060e2:	4413      	add	r3, r2
 80060e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060e8:	691b      	ldr	r3, [r3, #16]
 80060ea:	69ba      	ldr	r2, [r7, #24]
 80060ec:	0151      	lsls	r1, r2, #5
 80060ee:	69fa      	ldr	r2, [r7, #28]
 80060f0:	440a      	add	r2, r1
 80060f2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80060f6:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80060fa:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 80060fc:	69bb      	ldr	r3, [r7, #24]
 80060fe:	015a      	lsls	r2, r3, #5
 8006100:	69fb      	ldr	r3, [r7, #28]
 8006102:	4413      	add	r3, r2
 8006104:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006108:	691a      	ldr	r2, [r3, #16]
 800610a:	8afb      	ldrh	r3, [r7, #22]
 800610c:	075b      	lsls	r3, r3, #29
 800610e:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8006112:	69b9      	ldr	r1, [r7, #24]
 8006114:	0148      	lsls	r0, r1, #5
 8006116:	69f9      	ldr	r1, [r7, #28]
 8006118:	4401      	add	r1, r0
 800611a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800611e:	4313      	orrs	r3, r2
 8006120:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006122:	69bb      	ldr	r3, [r7, #24]
 8006124:	015a      	lsls	r2, r3, #5
 8006126:	69fb      	ldr	r3, [r7, #28]
 8006128:	4413      	add	r3, r2
 800612a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800612e:	691a      	ldr	r2, [r3, #16]
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	691b      	ldr	r3, [r3, #16]
 8006134:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006138:	69b9      	ldr	r1, [r7, #24]
 800613a:	0148      	lsls	r0, r1, #5
 800613c:	69f9      	ldr	r1, [r7, #28]
 800613e:	4401      	add	r1, r0
 8006140:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006144:	4313      	orrs	r3, r2
 8006146:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006148:	79fb      	ldrb	r3, [r7, #7]
 800614a:	2b01      	cmp	r3, #1
 800614c:	d14b      	bne.n	80061e6 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800614e:	68bb      	ldr	r3, [r7, #8]
 8006150:	69db      	ldr	r3, [r3, #28]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d009      	beq.n	800616a <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006156:	69bb      	ldr	r3, [r7, #24]
 8006158:	015a      	lsls	r2, r3, #5
 800615a:	69fb      	ldr	r3, [r7, #28]
 800615c:	4413      	add	r3, r2
 800615e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006162:	461a      	mov	r2, r3
 8006164:	68bb      	ldr	r3, [r7, #8]
 8006166:	69db      	ldr	r3, [r3, #28]
 8006168:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800616a:	68bb      	ldr	r3, [r7, #8]
 800616c:	791b      	ldrb	r3, [r3, #4]
 800616e:	2b01      	cmp	r3, #1
 8006170:	d128      	bne.n	80061c4 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006172:	69fb      	ldr	r3, [r7, #28]
 8006174:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006178:	689b      	ldr	r3, [r3, #8]
 800617a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800617e:	2b00      	cmp	r3, #0
 8006180:	d110      	bne.n	80061a4 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006182:	69bb      	ldr	r3, [r7, #24]
 8006184:	015a      	lsls	r2, r3, #5
 8006186:	69fb      	ldr	r3, [r7, #28]
 8006188:	4413      	add	r3, r2
 800618a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	69ba      	ldr	r2, [r7, #24]
 8006192:	0151      	lsls	r1, r2, #5
 8006194:	69fa      	ldr	r2, [r7, #28]
 8006196:	440a      	add	r2, r1
 8006198:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800619c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80061a0:	6013      	str	r3, [r2, #0]
 80061a2:	e00f      	b.n	80061c4 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80061a4:	69bb      	ldr	r3, [r7, #24]
 80061a6:	015a      	lsls	r2, r3, #5
 80061a8:	69fb      	ldr	r3, [r7, #28]
 80061aa:	4413      	add	r3, r2
 80061ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	69ba      	ldr	r2, [r7, #24]
 80061b4:	0151      	lsls	r1, r2, #5
 80061b6:	69fa      	ldr	r2, [r7, #28]
 80061b8:	440a      	add	r2, r1
 80061ba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80061be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80061c2:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80061c4:	69bb      	ldr	r3, [r7, #24]
 80061c6:	015a      	lsls	r2, r3, #5
 80061c8:	69fb      	ldr	r3, [r7, #28]
 80061ca:	4413      	add	r3, r2
 80061cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	69ba      	ldr	r2, [r7, #24]
 80061d4:	0151      	lsls	r1, r2, #5
 80061d6:	69fa      	ldr	r2, [r7, #28]
 80061d8:	440a      	add	r2, r1
 80061da:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80061de:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80061e2:	6013      	str	r3, [r2, #0]
 80061e4:	e169      	b.n	80064ba <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80061e6:	69bb      	ldr	r3, [r7, #24]
 80061e8:	015a      	lsls	r2, r3, #5
 80061ea:	69fb      	ldr	r3, [r7, #28]
 80061ec:	4413      	add	r3, r2
 80061ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	69ba      	ldr	r2, [r7, #24]
 80061f6:	0151      	lsls	r1, r2, #5
 80061f8:	69fa      	ldr	r2, [r7, #28]
 80061fa:	440a      	add	r2, r1
 80061fc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006200:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006204:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006206:	68bb      	ldr	r3, [r7, #8]
 8006208:	791b      	ldrb	r3, [r3, #4]
 800620a:	2b01      	cmp	r3, #1
 800620c:	d015      	beq.n	800623a <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800620e:	68bb      	ldr	r3, [r7, #8]
 8006210:	691b      	ldr	r3, [r3, #16]
 8006212:	2b00      	cmp	r3, #0
 8006214:	f000 8151 	beq.w	80064ba <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006218:	69fb      	ldr	r3, [r7, #28]
 800621a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800621e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	781b      	ldrb	r3, [r3, #0]
 8006224:	f003 030f 	and.w	r3, r3, #15
 8006228:	2101      	movs	r1, #1
 800622a:	fa01 f303 	lsl.w	r3, r1, r3
 800622e:	69f9      	ldr	r1, [r7, #28]
 8006230:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006234:	4313      	orrs	r3, r2
 8006236:	634b      	str	r3, [r1, #52]	@ 0x34
 8006238:	e13f      	b.n	80064ba <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800623a:	69fb      	ldr	r3, [r7, #28]
 800623c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006240:	689b      	ldr	r3, [r3, #8]
 8006242:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006246:	2b00      	cmp	r3, #0
 8006248:	d116      	bne.n	8006278 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800624a:	69bb      	ldr	r3, [r7, #24]
 800624c:	015a      	lsls	r2, r3, #5
 800624e:	69fb      	ldr	r3, [r7, #28]
 8006250:	4413      	add	r3, r2
 8006252:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	69ba      	ldr	r2, [r7, #24]
 800625a:	0151      	lsls	r1, r2, #5
 800625c:	69fa      	ldr	r2, [r7, #28]
 800625e:	440a      	add	r2, r1
 8006260:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006264:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006268:	6013      	str	r3, [r2, #0]
 800626a:	e015      	b.n	8006298 <USB_EPStartXfer+0x310>
 800626c:	e007ffff 	.word	0xe007ffff
 8006270:	fff80000 	.word	0xfff80000
 8006274:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006278:	69bb      	ldr	r3, [r7, #24]
 800627a:	015a      	lsls	r2, r3, #5
 800627c:	69fb      	ldr	r3, [r7, #28]
 800627e:	4413      	add	r3, r2
 8006280:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	69ba      	ldr	r2, [r7, #24]
 8006288:	0151      	lsls	r1, r2, #5
 800628a:	69fa      	ldr	r2, [r7, #28]
 800628c:	440a      	add	r2, r1
 800628e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006292:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006296:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8006298:	68bb      	ldr	r3, [r7, #8]
 800629a:	68d9      	ldr	r1, [r3, #12]
 800629c:	68bb      	ldr	r3, [r7, #8]
 800629e:	781a      	ldrb	r2, [r3, #0]
 80062a0:	68bb      	ldr	r3, [r7, #8]
 80062a2:	691b      	ldr	r3, [r3, #16]
 80062a4:	b298      	uxth	r0, r3
 80062a6:	79fb      	ldrb	r3, [r7, #7]
 80062a8:	9300      	str	r3, [sp, #0]
 80062aa:	4603      	mov	r3, r0
 80062ac:	68f8      	ldr	r0, [r7, #12]
 80062ae:	f000 f9b9 	bl	8006624 <USB_WritePacket>
 80062b2:	e102      	b.n	80064ba <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80062b4:	69bb      	ldr	r3, [r7, #24]
 80062b6:	015a      	lsls	r2, r3, #5
 80062b8:	69fb      	ldr	r3, [r7, #28]
 80062ba:	4413      	add	r3, r2
 80062bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062c0:	691a      	ldr	r2, [r3, #16]
 80062c2:	69bb      	ldr	r3, [r7, #24]
 80062c4:	0159      	lsls	r1, r3, #5
 80062c6:	69fb      	ldr	r3, [r7, #28]
 80062c8:	440b      	add	r3, r1
 80062ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062ce:	4619      	mov	r1, r3
 80062d0:	4b7c      	ldr	r3, [pc, #496]	@ (80064c4 <USB_EPStartXfer+0x53c>)
 80062d2:	4013      	ands	r3, r2
 80062d4:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80062d6:	69bb      	ldr	r3, [r7, #24]
 80062d8:	015a      	lsls	r2, r3, #5
 80062da:	69fb      	ldr	r3, [r7, #28]
 80062dc:	4413      	add	r3, r2
 80062de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062e2:	691a      	ldr	r2, [r3, #16]
 80062e4:	69bb      	ldr	r3, [r7, #24]
 80062e6:	0159      	lsls	r1, r3, #5
 80062e8:	69fb      	ldr	r3, [r7, #28]
 80062ea:	440b      	add	r3, r1
 80062ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062f0:	4619      	mov	r1, r3
 80062f2:	4b75      	ldr	r3, [pc, #468]	@ (80064c8 <USB_EPStartXfer+0x540>)
 80062f4:	4013      	ands	r3, r2
 80062f6:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 80062f8:	69bb      	ldr	r3, [r7, #24]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d12f      	bne.n	800635e <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 80062fe:	68bb      	ldr	r3, [r7, #8]
 8006300:	691b      	ldr	r3, [r3, #16]
 8006302:	2b00      	cmp	r3, #0
 8006304:	d003      	beq.n	800630e <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 8006306:	68bb      	ldr	r3, [r7, #8]
 8006308:	689a      	ldr	r2, [r3, #8]
 800630a:	68bb      	ldr	r3, [r7, #8]
 800630c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	689a      	ldr	r2, [r3, #8]
 8006312:	68bb      	ldr	r3, [r7, #8]
 8006314:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8006316:	69bb      	ldr	r3, [r7, #24]
 8006318:	015a      	lsls	r2, r3, #5
 800631a:	69fb      	ldr	r3, [r7, #28]
 800631c:	4413      	add	r3, r2
 800631e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006322:	691a      	ldr	r2, [r3, #16]
 8006324:	68bb      	ldr	r3, [r7, #8]
 8006326:	6a1b      	ldr	r3, [r3, #32]
 8006328:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800632c:	69b9      	ldr	r1, [r7, #24]
 800632e:	0148      	lsls	r0, r1, #5
 8006330:	69f9      	ldr	r1, [r7, #28]
 8006332:	4401      	add	r1, r0
 8006334:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006338:	4313      	orrs	r3, r2
 800633a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800633c:	69bb      	ldr	r3, [r7, #24]
 800633e:	015a      	lsls	r2, r3, #5
 8006340:	69fb      	ldr	r3, [r7, #28]
 8006342:	4413      	add	r3, r2
 8006344:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006348:	691b      	ldr	r3, [r3, #16]
 800634a:	69ba      	ldr	r2, [r7, #24]
 800634c:	0151      	lsls	r1, r2, #5
 800634e:	69fa      	ldr	r2, [r7, #28]
 8006350:	440a      	add	r2, r1
 8006352:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006356:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800635a:	6113      	str	r3, [r2, #16]
 800635c:	e05f      	b.n	800641e <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800635e:	68bb      	ldr	r3, [r7, #8]
 8006360:	691b      	ldr	r3, [r3, #16]
 8006362:	2b00      	cmp	r3, #0
 8006364:	d123      	bne.n	80063ae <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006366:	69bb      	ldr	r3, [r7, #24]
 8006368:	015a      	lsls	r2, r3, #5
 800636a:	69fb      	ldr	r3, [r7, #28]
 800636c:	4413      	add	r3, r2
 800636e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006372:	691a      	ldr	r2, [r3, #16]
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	689b      	ldr	r3, [r3, #8]
 8006378:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800637c:	69b9      	ldr	r1, [r7, #24]
 800637e:	0148      	lsls	r0, r1, #5
 8006380:	69f9      	ldr	r1, [r7, #28]
 8006382:	4401      	add	r1, r0
 8006384:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006388:	4313      	orrs	r3, r2
 800638a:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800638c:	69bb      	ldr	r3, [r7, #24]
 800638e:	015a      	lsls	r2, r3, #5
 8006390:	69fb      	ldr	r3, [r7, #28]
 8006392:	4413      	add	r3, r2
 8006394:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006398:	691b      	ldr	r3, [r3, #16]
 800639a:	69ba      	ldr	r2, [r7, #24]
 800639c:	0151      	lsls	r1, r2, #5
 800639e:	69fa      	ldr	r2, [r7, #28]
 80063a0:	440a      	add	r2, r1
 80063a2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80063a6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80063aa:	6113      	str	r3, [r2, #16]
 80063ac:	e037      	b.n	800641e <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80063ae:	68bb      	ldr	r3, [r7, #8]
 80063b0:	691a      	ldr	r2, [r3, #16]
 80063b2:	68bb      	ldr	r3, [r7, #8]
 80063b4:	689b      	ldr	r3, [r3, #8]
 80063b6:	4413      	add	r3, r2
 80063b8:	1e5a      	subs	r2, r3, #1
 80063ba:	68bb      	ldr	r3, [r7, #8]
 80063bc:	689b      	ldr	r3, [r3, #8]
 80063be:	fbb2 f3f3 	udiv	r3, r2, r3
 80063c2:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80063c4:	68bb      	ldr	r3, [r7, #8]
 80063c6:	689b      	ldr	r3, [r3, #8]
 80063c8:	8afa      	ldrh	r2, [r7, #22]
 80063ca:	fb03 f202 	mul.w	r2, r3, r2
 80063ce:	68bb      	ldr	r3, [r7, #8]
 80063d0:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80063d2:	69bb      	ldr	r3, [r7, #24]
 80063d4:	015a      	lsls	r2, r3, #5
 80063d6:	69fb      	ldr	r3, [r7, #28]
 80063d8:	4413      	add	r3, r2
 80063da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063de:	691a      	ldr	r2, [r3, #16]
 80063e0:	8afb      	ldrh	r3, [r7, #22]
 80063e2:	04d9      	lsls	r1, r3, #19
 80063e4:	4b39      	ldr	r3, [pc, #228]	@ (80064cc <USB_EPStartXfer+0x544>)
 80063e6:	400b      	ands	r3, r1
 80063e8:	69b9      	ldr	r1, [r7, #24]
 80063ea:	0148      	lsls	r0, r1, #5
 80063ec:	69f9      	ldr	r1, [r7, #28]
 80063ee:	4401      	add	r1, r0
 80063f0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80063f4:	4313      	orrs	r3, r2
 80063f6:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80063f8:	69bb      	ldr	r3, [r7, #24]
 80063fa:	015a      	lsls	r2, r3, #5
 80063fc:	69fb      	ldr	r3, [r7, #28]
 80063fe:	4413      	add	r3, r2
 8006400:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006404:	691a      	ldr	r2, [r3, #16]
 8006406:	68bb      	ldr	r3, [r7, #8]
 8006408:	6a1b      	ldr	r3, [r3, #32]
 800640a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800640e:	69b9      	ldr	r1, [r7, #24]
 8006410:	0148      	lsls	r0, r1, #5
 8006412:	69f9      	ldr	r1, [r7, #28]
 8006414:	4401      	add	r1, r0
 8006416:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800641a:	4313      	orrs	r3, r2
 800641c:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800641e:	79fb      	ldrb	r3, [r7, #7]
 8006420:	2b01      	cmp	r3, #1
 8006422:	d10d      	bne.n	8006440 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006424:	68bb      	ldr	r3, [r7, #8]
 8006426:	68db      	ldr	r3, [r3, #12]
 8006428:	2b00      	cmp	r3, #0
 800642a:	d009      	beq.n	8006440 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800642c:	68bb      	ldr	r3, [r7, #8]
 800642e:	68d9      	ldr	r1, [r3, #12]
 8006430:	69bb      	ldr	r3, [r7, #24]
 8006432:	015a      	lsls	r2, r3, #5
 8006434:	69fb      	ldr	r3, [r7, #28]
 8006436:	4413      	add	r3, r2
 8006438:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800643c:	460a      	mov	r2, r1
 800643e:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006440:	68bb      	ldr	r3, [r7, #8]
 8006442:	791b      	ldrb	r3, [r3, #4]
 8006444:	2b01      	cmp	r3, #1
 8006446:	d128      	bne.n	800649a <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006448:	69fb      	ldr	r3, [r7, #28]
 800644a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800644e:	689b      	ldr	r3, [r3, #8]
 8006450:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006454:	2b00      	cmp	r3, #0
 8006456:	d110      	bne.n	800647a <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006458:	69bb      	ldr	r3, [r7, #24]
 800645a:	015a      	lsls	r2, r3, #5
 800645c:	69fb      	ldr	r3, [r7, #28]
 800645e:	4413      	add	r3, r2
 8006460:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	69ba      	ldr	r2, [r7, #24]
 8006468:	0151      	lsls	r1, r2, #5
 800646a:	69fa      	ldr	r2, [r7, #28]
 800646c:	440a      	add	r2, r1
 800646e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006472:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006476:	6013      	str	r3, [r2, #0]
 8006478:	e00f      	b.n	800649a <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800647a:	69bb      	ldr	r3, [r7, #24]
 800647c:	015a      	lsls	r2, r3, #5
 800647e:	69fb      	ldr	r3, [r7, #28]
 8006480:	4413      	add	r3, r2
 8006482:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	69ba      	ldr	r2, [r7, #24]
 800648a:	0151      	lsls	r1, r2, #5
 800648c:	69fa      	ldr	r2, [r7, #28]
 800648e:	440a      	add	r2, r1
 8006490:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006494:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006498:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800649a:	69bb      	ldr	r3, [r7, #24]
 800649c:	015a      	lsls	r2, r3, #5
 800649e:	69fb      	ldr	r3, [r7, #28]
 80064a0:	4413      	add	r3, r2
 80064a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	69ba      	ldr	r2, [r7, #24]
 80064aa:	0151      	lsls	r1, r2, #5
 80064ac:	69fa      	ldr	r2, [r7, #28]
 80064ae:	440a      	add	r2, r1
 80064b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80064b4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80064b8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80064ba:	2300      	movs	r3, #0
}
 80064bc:	4618      	mov	r0, r3
 80064be:	3720      	adds	r7, #32
 80064c0:	46bd      	mov	sp, r7
 80064c2:	bd80      	pop	{r7, pc}
 80064c4:	fff80000 	.word	0xfff80000
 80064c8:	e007ffff 	.word	0xe007ffff
 80064cc:	1ff80000 	.word	0x1ff80000

080064d0 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80064d0:	b480      	push	{r7}
 80064d2:	b087      	sub	sp, #28
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
 80064d8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80064da:	2300      	movs	r3, #0
 80064dc:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80064de:	2300      	movs	r3, #0
 80064e0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	785b      	ldrb	r3, [r3, #1]
 80064ea:	2b01      	cmp	r3, #1
 80064ec:	d14a      	bne.n	8006584 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	781b      	ldrb	r3, [r3, #0]
 80064f2:	015a      	lsls	r2, r3, #5
 80064f4:	693b      	ldr	r3, [r7, #16]
 80064f6:	4413      	add	r3, r2
 80064f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006502:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006506:	f040 8086 	bne.w	8006616 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	781b      	ldrb	r3, [r3, #0]
 800650e:	015a      	lsls	r2, r3, #5
 8006510:	693b      	ldr	r3, [r7, #16]
 8006512:	4413      	add	r3, r2
 8006514:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	683a      	ldr	r2, [r7, #0]
 800651c:	7812      	ldrb	r2, [r2, #0]
 800651e:	0151      	lsls	r1, r2, #5
 8006520:	693a      	ldr	r2, [r7, #16]
 8006522:	440a      	add	r2, r1
 8006524:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006528:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800652c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	781b      	ldrb	r3, [r3, #0]
 8006532:	015a      	lsls	r2, r3, #5
 8006534:	693b      	ldr	r3, [r7, #16]
 8006536:	4413      	add	r3, r2
 8006538:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	683a      	ldr	r2, [r7, #0]
 8006540:	7812      	ldrb	r2, [r2, #0]
 8006542:	0151      	lsls	r1, r2, #5
 8006544:	693a      	ldr	r2, [r7, #16]
 8006546:	440a      	add	r2, r1
 8006548:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800654c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006550:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	3301      	adds	r3, #1
 8006556:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800655e:	4293      	cmp	r3, r2
 8006560:	d902      	bls.n	8006568 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8006562:	2301      	movs	r3, #1
 8006564:	75fb      	strb	r3, [r7, #23]
          break;
 8006566:	e056      	b.n	8006616 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	781b      	ldrb	r3, [r3, #0]
 800656c:	015a      	lsls	r2, r3, #5
 800656e:	693b      	ldr	r3, [r7, #16]
 8006570:	4413      	add	r3, r2
 8006572:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800657c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006580:	d0e7      	beq.n	8006552 <USB_EPStopXfer+0x82>
 8006582:	e048      	b.n	8006616 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006584:	683b      	ldr	r3, [r7, #0]
 8006586:	781b      	ldrb	r3, [r3, #0]
 8006588:	015a      	lsls	r2, r3, #5
 800658a:	693b      	ldr	r3, [r7, #16]
 800658c:	4413      	add	r3, r2
 800658e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006598:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800659c:	d13b      	bne.n	8006616 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	781b      	ldrb	r3, [r3, #0]
 80065a2:	015a      	lsls	r2, r3, #5
 80065a4:	693b      	ldr	r3, [r7, #16]
 80065a6:	4413      	add	r3, r2
 80065a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	683a      	ldr	r2, [r7, #0]
 80065b0:	7812      	ldrb	r2, [r2, #0]
 80065b2:	0151      	lsls	r1, r2, #5
 80065b4:	693a      	ldr	r2, [r7, #16]
 80065b6:	440a      	add	r2, r1
 80065b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80065bc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80065c0:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80065c2:	683b      	ldr	r3, [r7, #0]
 80065c4:	781b      	ldrb	r3, [r3, #0]
 80065c6:	015a      	lsls	r2, r3, #5
 80065c8:	693b      	ldr	r3, [r7, #16]
 80065ca:	4413      	add	r3, r2
 80065cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	683a      	ldr	r2, [r7, #0]
 80065d4:	7812      	ldrb	r2, [r2, #0]
 80065d6:	0151      	lsls	r1, r2, #5
 80065d8:	693a      	ldr	r2, [r7, #16]
 80065da:	440a      	add	r2, r1
 80065dc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80065e0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80065e4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	3301      	adds	r3, #1
 80065ea:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	f242 7210 	movw	r2, #10000	@ 0x2710
 80065f2:	4293      	cmp	r3, r2
 80065f4:	d902      	bls.n	80065fc <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80065f6:	2301      	movs	r3, #1
 80065f8:	75fb      	strb	r3, [r7, #23]
          break;
 80065fa:	e00c      	b.n	8006616 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	781b      	ldrb	r3, [r3, #0]
 8006600:	015a      	lsls	r2, r3, #5
 8006602:	693b      	ldr	r3, [r7, #16]
 8006604:	4413      	add	r3, r2
 8006606:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006610:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006614:	d0e7      	beq.n	80065e6 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8006616:	7dfb      	ldrb	r3, [r7, #23]
}
 8006618:	4618      	mov	r0, r3
 800661a:	371c      	adds	r7, #28
 800661c:	46bd      	mov	sp, r7
 800661e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006622:	4770      	bx	lr

08006624 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006624:	b480      	push	{r7}
 8006626:	b089      	sub	sp, #36	@ 0x24
 8006628:	af00      	add	r7, sp, #0
 800662a:	60f8      	str	r0, [r7, #12]
 800662c:	60b9      	str	r1, [r7, #8]
 800662e:	4611      	mov	r1, r2
 8006630:	461a      	mov	r2, r3
 8006632:	460b      	mov	r3, r1
 8006634:	71fb      	strb	r3, [r7, #7]
 8006636:	4613      	mov	r3, r2
 8006638:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800663e:	68bb      	ldr	r3, [r7, #8]
 8006640:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006642:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006646:	2b00      	cmp	r3, #0
 8006648:	d123      	bne.n	8006692 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800664a:	88bb      	ldrh	r3, [r7, #4]
 800664c:	3303      	adds	r3, #3
 800664e:	089b      	lsrs	r3, r3, #2
 8006650:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006652:	2300      	movs	r3, #0
 8006654:	61bb      	str	r3, [r7, #24]
 8006656:	e018      	b.n	800668a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006658:	79fb      	ldrb	r3, [r7, #7]
 800665a:	031a      	lsls	r2, r3, #12
 800665c:	697b      	ldr	r3, [r7, #20]
 800665e:	4413      	add	r3, r2
 8006660:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006664:	461a      	mov	r2, r3
 8006666:	69fb      	ldr	r3, [r7, #28]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800666c:	69fb      	ldr	r3, [r7, #28]
 800666e:	3301      	adds	r3, #1
 8006670:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006672:	69fb      	ldr	r3, [r7, #28]
 8006674:	3301      	adds	r3, #1
 8006676:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006678:	69fb      	ldr	r3, [r7, #28]
 800667a:	3301      	adds	r3, #1
 800667c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800667e:	69fb      	ldr	r3, [r7, #28]
 8006680:	3301      	adds	r3, #1
 8006682:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006684:	69bb      	ldr	r3, [r7, #24]
 8006686:	3301      	adds	r3, #1
 8006688:	61bb      	str	r3, [r7, #24]
 800668a:	69ba      	ldr	r2, [r7, #24]
 800668c:	693b      	ldr	r3, [r7, #16]
 800668e:	429a      	cmp	r2, r3
 8006690:	d3e2      	bcc.n	8006658 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006692:	2300      	movs	r3, #0
}
 8006694:	4618      	mov	r0, r3
 8006696:	3724      	adds	r7, #36	@ 0x24
 8006698:	46bd      	mov	sp, r7
 800669a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669e:	4770      	bx	lr

080066a0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80066a0:	b480      	push	{r7}
 80066a2:	b08b      	sub	sp, #44	@ 0x2c
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	60f8      	str	r0, [r7, #12]
 80066a8:	60b9      	str	r1, [r7, #8]
 80066aa:	4613      	mov	r3, r2
 80066ac:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80066b2:	68bb      	ldr	r3, [r7, #8]
 80066b4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80066b6:	88fb      	ldrh	r3, [r7, #6]
 80066b8:	089b      	lsrs	r3, r3, #2
 80066ba:	b29b      	uxth	r3, r3
 80066bc:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80066be:	88fb      	ldrh	r3, [r7, #6]
 80066c0:	f003 0303 	and.w	r3, r3, #3
 80066c4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80066c6:	2300      	movs	r3, #0
 80066c8:	623b      	str	r3, [r7, #32]
 80066ca:	e014      	b.n	80066f6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80066cc:	69bb      	ldr	r3, [r7, #24]
 80066ce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80066d2:	681a      	ldr	r2, [r3, #0]
 80066d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066d6:	601a      	str	r2, [r3, #0]
    pDest++;
 80066d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066da:	3301      	adds	r3, #1
 80066dc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80066de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066e0:	3301      	adds	r3, #1
 80066e2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80066e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066e6:	3301      	adds	r3, #1
 80066e8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80066ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066ec:	3301      	adds	r3, #1
 80066ee:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80066f0:	6a3b      	ldr	r3, [r7, #32]
 80066f2:	3301      	adds	r3, #1
 80066f4:	623b      	str	r3, [r7, #32]
 80066f6:	6a3a      	ldr	r2, [r7, #32]
 80066f8:	697b      	ldr	r3, [r7, #20]
 80066fa:	429a      	cmp	r2, r3
 80066fc:	d3e6      	bcc.n	80066cc <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80066fe:	8bfb      	ldrh	r3, [r7, #30]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d01e      	beq.n	8006742 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006704:	2300      	movs	r3, #0
 8006706:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006708:	69bb      	ldr	r3, [r7, #24]
 800670a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800670e:	461a      	mov	r2, r3
 8006710:	f107 0310 	add.w	r3, r7, #16
 8006714:	6812      	ldr	r2, [r2, #0]
 8006716:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006718:	693a      	ldr	r2, [r7, #16]
 800671a:	6a3b      	ldr	r3, [r7, #32]
 800671c:	b2db      	uxtb	r3, r3
 800671e:	00db      	lsls	r3, r3, #3
 8006720:	fa22 f303 	lsr.w	r3, r2, r3
 8006724:	b2da      	uxtb	r2, r3
 8006726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006728:	701a      	strb	r2, [r3, #0]
      i++;
 800672a:	6a3b      	ldr	r3, [r7, #32]
 800672c:	3301      	adds	r3, #1
 800672e:	623b      	str	r3, [r7, #32]
      pDest++;
 8006730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006732:	3301      	adds	r3, #1
 8006734:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8006736:	8bfb      	ldrh	r3, [r7, #30]
 8006738:	3b01      	subs	r3, #1
 800673a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800673c:	8bfb      	ldrh	r3, [r7, #30]
 800673e:	2b00      	cmp	r3, #0
 8006740:	d1ea      	bne.n	8006718 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006744:	4618      	mov	r0, r3
 8006746:	372c      	adds	r7, #44	@ 0x2c
 8006748:	46bd      	mov	sp, r7
 800674a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674e:	4770      	bx	lr

08006750 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006750:	b480      	push	{r7}
 8006752:	b085      	sub	sp, #20
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
 8006758:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800675e:	683b      	ldr	r3, [r7, #0]
 8006760:	781b      	ldrb	r3, [r3, #0]
 8006762:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	785b      	ldrb	r3, [r3, #1]
 8006768:	2b01      	cmp	r3, #1
 800676a:	d12c      	bne.n	80067c6 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800676c:	68bb      	ldr	r3, [r7, #8]
 800676e:	015a      	lsls	r2, r3, #5
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	4413      	add	r3, r2
 8006774:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	2b00      	cmp	r3, #0
 800677c:	db12      	blt.n	80067a4 <USB_EPSetStall+0x54>
 800677e:	68bb      	ldr	r3, [r7, #8]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d00f      	beq.n	80067a4 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8006784:	68bb      	ldr	r3, [r7, #8]
 8006786:	015a      	lsls	r2, r3, #5
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	4413      	add	r3, r2
 800678c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	68ba      	ldr	r2, [r7, #8]
 8006794:	0151      	lsls	r1, r2, #5
 8006796:	68fa      	ldr	r2, [r7, #12]
 8006798:	440a      	add	r2, r1
 800679a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800679e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80067a2:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	015a      	lsls	r2, r3, #5
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	4413      	add	r3, r2
 80067ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	68ba      	ldr	r2, [r7, #8]
 80067b4:	0151      	lsls	r1, r2, #5
 80067b6:	68fa      	ldr	r2, [r7, #12]
 80067b8:	440a      	add	r2, r1
 80067ba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80067be:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80067c2:	6013      	str	r3, [r2, #0]
 80067c4:	e02b      	b.n	800681e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80067c6:	68bb      	ldr	r3, [r7, #8]
 80067c8:	015a      	lsls	r2, r3, #5
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	4413      	add	r3, r2
 80067ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	db12      	blt.n	80067fe <USB_EPSetStall+0xae>
 80067d8:	68bb      	ldr	r3, [r7, #8]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d00f      	beq.n	80067fe <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80067de:	68bb      	ldr	r3, [r7, #8]
 80067e0:	015a      	lsls	r2, r3, #5
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	4413      	add	r3, r2
 80067e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	68ba      	ldr	r2, [r7, #8]
 80067ee:	0151      	lsls	r1, r2, #5
 80067f0:	68fa      	ldr	r2, [r7, #12]
 80067f2:	440a      	add	r2, r1
 80067f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80067f8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80067fc:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80067fe:	68bb      	ldr	r3, [r7, #8]
 8006800:	015a      	lsls	r2, r3, #5
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	4413      	add	r3, r2
 8006806:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	68ba      	ldr	r2, [r7, #8]
 800680e:	0151      	lsls	r1, r2, #5
 8006810:	68fa      	ldr	r2, [r7, #12]
 8006812:	440a      	add	r2, r1
 8006814:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006818:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800681c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800681e:	2300      	movs	r3, #0
}
 8006820:	4618      	mov	r0, r3
 8006822:	3714      	adds	r7, #20
 8006824:	46bd      	mov	sp, r7
 8006826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682a:	4770      	bx	lr

0800682c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800682c:	b480      	push	{r7}
 800682e:	b085      	sub	sp, #20
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
 8006834:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	781b      	ldrb	r3, [r3, #0]
 800683e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	785b      	ldrb	r3, [r3, #1]
 8006844:	2b01      	cmp	r3, #1
 8006846:	d128      	bne.n	800689a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006848:	68bb      	ldr	r3, [r7, #8]
 800684a:	015a      	lsls	r2, r3, #5
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	4413      	add	r3, r2
 8006850:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	68ba      	ldr	r2, [r7, #8]
 8006858:	0151      	lsls	r1, r2, #5
 800685a:	68fa      	ldr	r2, [r7, #12]
 800685c:	440a      	add	r2, r1
 800685e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006862:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006866:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	791b      	ldrb	r3, [r3, #4]
 800686c:	2b03      	cmp	r3, #3
 800686e:	d003      	beq.n	8006878 <USB_EPClearStall+0x4c>
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	791b      	ldrb	r3, [r3, #4]
 8006874:	2b02      	cmp	r3, #2
 8006876:	d138      	bne.n	80068ea <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006878:	68bb      	ldr	r3, [r7, #8]
 800687a:	015a      	lsls	r2, r3, #5
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	4413      	add	r3, r2
 8006880:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	68ba      	ldr	r2, [r7, #8]
 8006888:	0151      	lsls	r1, r2, #5
 800688a:	68fa      	ldr	r2, [r7, #12]
 800688c:	440a      	add	r2, r1
 800688e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006892:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006896:	6013      	str	r3, [r2, #0]
 8006898:	e027      	b.n	80068ea <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800689a:	68bb      	ldr	r3, [r7, #8]
 800689c:	015a      	lsls	r2, r3, #5
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	4413      	add	r3, r2
 80068a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	68ba      	ldr	r2, [r7, #8]
 80068aa:	0151      	lsls	r1, r2, #5
 80068ac:	68fa      	ldr	r2, [r7, #12]
 80068ae:	440a      	add	r2, r1
 80068b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80068b4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80068b8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	791b      	ldrb	r3, [r3, #4]
 80068be:	2b03      	cmp	r3, #3
 80068c0:	d003      	beq.n	80068ca <USB_EPClearStall+0x9e>
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	791b      	ldrb	r3, [r3, #4]
 80068c6:	2b02      	cmp	r3, #2
 80068c8:	d10f      	bne.n	80068ea <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80068ca:	68bb      	ldr	r3, [r7, #8]
 80068cc:	015a      	lsls	r2, r3, #5
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	4413      	add	r3, r2
 80068d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	68ba      	ldr	r2, [r7, #8]
 80068da:	0151      	lsls	r1, r2, #5
 80068dc:	68fa      	ldr	r2, [r7, #12]
 80068de:	440a      	add	r2, r1
 80068e0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80068e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80068e8:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80068ea:	2300      	movs	r3, #0
}
 80068ec:	4618      	mov	r0, r3
 80068ee:	3714      	adds	r7, #20
 80068f0:	46bd      	mov	sp, r7
 80068f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f6:	4770      	bx	lr

080068f8 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80068f8:	b480      	push	{r7}
 80068fa:	b085      	sub	sp, #20
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
 8006900:	460b      	mov	r3, r1
 8006902:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	68fa      	ldr	r2, [r7, #12]
 8006912:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006916:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800691a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006922:	681a      	ldr	r2, [r3, #0]
 8006924:	78fb      	ldrb	r3, [r7, #3]
 8006926:	011b      	lsls	r3, r3, #4
 8006928:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800692c:	68f9      	ldr	r1, [r7, #12]
 800692e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006932:	4313      	orrs	r3, r2
 8006934:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8006936:	2300      	movs	r3, #0
}
 8006938:	4618      	mov	r0, r3
 800693a:	3714      	adds	r7, #20
 800693c:	46bd      	mov	sp, r7
 800693e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006942:	4770      	bx	lr

08006944 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006944:	b480      	push	{r7}
 8006946:	b085      	sub	sp, #20
 8006948:	af00      	add	r7, sp, #0
 800694a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	68fa      	ldr	r2, [r7, #12]
 800695a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800695e:	f023 0303 	bic.w	r3, r3, #3
 8006962:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800696a:	685b      	ldr	r3, [r3, #4]
 800696c:	68fa      	ldr	r2, [r7, #12]
 800696e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006972:	f023 0302 	bic.w	r3, r3, #2
 8006976:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006978:	2300      	movs	r3, #0
}
 800697a:	4618      	mov	r0, r3
 800697c:	3714      	adds	r7, #20
 800697e:	46bd      	mov	sp, r7
 8006980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006984:	4770      	bx	lr

08006986 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006986:	b480      	push	{r7}
 8006988:	b085      	sub	sp, #20
 800698a:	af00      	add	r7, sp, #0
 800698c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	68fa      	ldr	r2, [r7, #12]
 800699c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80069a0:	f023 0303 	bic.w	r3, r3, #3
 80069a4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80069ac:	685b      	ldr	r3, [r3, #4]
 80069ae:	68fa      	ldr	r2, [r7, #12]
 80069b0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80069b4:	f043 0302 	orr.w	r3, r3, #2
 80069b8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80069ba:	2300      	movs	r3, #0
}
 80069bc:	4618      	mov	r0, r3
 80069be:	3714      	adds	r7, #20
 80069c0:	46bd      	mov	sp, r7
 80069c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c6:	4770      	bx	lr

080069c8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80069c8:	b480      	push	{r7}
 80069ca:	b085      	sub	sp, #20
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	695b      	ldr	r3, [r3, #20]
 80069d4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	699b      	ldr	r3, [r3, #24]
 80069da:	68fa      	ldr	r2, [r7, #12]
 80069dc:	4013      	ands	r3, r2
 80069de:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80069e0:	68fb      	ldr	r3, [r7, #12]
}
 80069e2:	4618      	mov	r0, r3
 80069e4:	3714      	adds	r7, #20
 80069e6:	46bd      	mov	sp, r7
 80069e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ec:	4770      	bx	lr

080069ee <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80069ee:	b480      	push	{r7}
 80069f0:	b085      	sub	sp, #20
 80069f2:	af00      	add	r7, sp, #0
 80069f4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a00:	699b      	ldr	r3, [r3, #24]
 8006a02:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a0a:	69db      	ldr	r3, [r3, #28]
 8006a0c:	68ba      	ldr	r2, [r7, #8]
 8006a0e:	4013      	ands	r3, r2
 8006a10:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8006a12:	68bb      	ldr	r3, [r7, #8]
 8006a14:	0c1b      	lsrs	r3, r3, #16
}
 8006a16:	4618      	mov	r0, r3
 8006a18:	3714      	adds	r7, #20
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a20:	4770      	bx	lr

08006a22 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006a22:	b480      	push	{r7}
 8006a24:	b085      	sub	sp, #20
 8006a26:	af00      	add	r7, sp, #0
 8006a28:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a34:	699b      	ldr	r3, [r3, #24]
 8006a36:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a3e:	69db      	ldr	r3, [r3, #28]
 8006a40:	68ba      	ldr	r2, [r7, #8]
 8006a42:	4013      	ands	r3, r2
 8006a44:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8006a46:	68bb      	ldr	r3, [r7, #8]
 8006a48:	b29b      	uxth	r3, r3
}
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	3714      	adds	r7, #20
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a54:	4770      	bx	lr

08006a56 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006a56:	b480      	push	{r7}
 8006a58:	b085      	sub	sp, #20
 8006a5a:	af00      	add	r7, sp, #0
 8006a5c:	6078      	str	r0, [r7, #4]
 8006a5e:	460b      	mov	r3, r1
 8006a60:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8006a66:	78fb      	ldrb	r3, [r7, #3]
 8006a68:	015a      	lsls	r2, r3, #5
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	4413      	add	r3, r2
 8006a6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a72:	689b      	ldr	r3, [r3, #8]
 8006a74:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a7c:	695b      	ldr	r3, [r3, #20]
 8006a7e:	68ba      	ldr	r2, [r7, #8]
 8006a80:	4013      	ands	r3, r2
 8006a82:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006a84:	68bb      	ldr	r3, [r7, #8]
}
 8006a86:	4618      	mov	r0, r3
 8006a88:	3714      	adds	r7, #20
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a90:	4770      	bx	lr

08006a92 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006a92:	b480      	push	{r7}
 8006a94:	b087      	sub	sp, #28
 8006a96:	af00      	add	r7, sp, #0
 8006a98:	6078      	str	r0, [r7, #4]
 8006a9a:	460b      	mov	r3, r1
 8006a9c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8006aa2:	697b      	ldr	r3, [r7, #20]
 8006aa4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006aa8:	691b      	ldr	r3, [r3, #16]
 8006aaa:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006aac:	697b      	ldr	r3, [r7, #20]
 8006aae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ab2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ab4:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8006ab6:	78fb      	ldrb	r3, [r7, #3]
 8006ab8:	f003 030f 	and.w	r3, r3, #15
 8006abc:	68fa      	ldr	r2, [r7, #12]
 8006abe:	fa22 f303 	lsr.w	r3, r2, r3
 8006ac2:	01db      	lsls	r3, r3, #7
 8006ac4:	b2db      	uxtb	r3, r3
 8006ac6:	693a      	ldr	r2, [r7, #16]
 8006ac8:	4313      	orrs	r3, r2
 8006aca:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006acc:	78fb      	ldrb	r3, [r7, #3]
 8006ace:	015a      	lsls	r2, r3, #5
 8006ad0:	697b      	ldr	r3, [r7, #20]
 8006ad2:	4413      	add	r3, r2
 8006ad4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ad8:	689b      	ldr	r3, [r3, #8]
 8006ada:	693a      	ldr	r2, [r7, #16]
 8006adc:	4013      	ands	r3, r2
 8006ade:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006ae0:	68bb      	ldr	r3, [r7, #8]
}
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	371c      	adds	r7, #28
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aec:	4770      	bx	lr

08006aee <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006aee:	b480      	push	{r7}
 8006af0:	b083      	sub	sp, #12
 8006af2:	af00      	add	r7, sp, #0
 8006af4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	695b      	ldr	r3, [r3, #20]
 8006afa:	f003 0301 	and.w	r3, r3, #1
}
 8006afe:	4618      	mov	r0, r3
 8006b00:	370c      	adds	r7, #12
 8006b02:	46bd      	mov	sp, r7
 8006b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b08:	4770      	bx	lr
	...

08006b0c <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8006b0c:	b480      	push	{r7}
 8006b0e:	b085      	sub	sp, #20
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b1e:	681a      	ldr	r2, [r3, #0]
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b26:	4619      	mov	r1, r3
 8006b28:	4b09      	ldr	r3, [pc, #36]	@ (8006b50 <USB_ActivateSetup+0x44>)
 8006b2a:	4013      	ands	r3, r2
 8006b2c:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b34:	685b      	ldr	r3, [r3, #4]
 8006b36:	68fa      	ldr	r2, [r7, #12]
 8006b38:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006b3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b40:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006b42:	2300      	movs	r3, #0
}
 8006b44:	4618      	mov	r0, r3
 8006b46:	3714      	adds	r7, #20
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4e:	4770      	bx	lr
 8006b50:	fffff800 	.word	0xfffff800

08006b54 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8006b54:	b480      	push	{r7}
 8006b56:	b087      	sub	sp, #28
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	60f8      	str	r0, [r7, #12]
 8006b5c:	460b      	mov	r3, r1
 8006b5e:	607a      	str	r2, [r7, #4]
 8006b60:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	333c      	adds	r3, #60	@ 0x3c
 8006b6a:	3304      	adds	r3, #4
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006b70:	693b      	ldr	r3, [r7, #16]
 8006b72:	4a26      	ldr	r2, [pc, #152]	@ (8006c0c <USB_EP0_OutStart+0xb8>)
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d90a      	bls.n	8006b8e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006b78:	697b      	ldr	r3, [r7, #20]
 8006b7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006b84:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006b88:	d101      	bne.n	8006b8e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	e037      	b.n	8006bfe <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8006b8e:	697b      	ldr	r3, [r7, #20]
 8006b90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b94:	461a      	mov	r2, r3
 8006b96:	2300      	movs	r3, #0
 8006b98:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006b9a:	697b      	ldr	r3, [r7, #20]
 8006b9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ba0:	691b      	ldr	r3, [r3, #16]
 8006ba2:	697a      	ldr	r2, [r7, #20]
 8006ba4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006ba8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006bac:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8006bae:	697b      	ldr	r3, [r7, #20]
 8006bb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bb4:	691b      	ldr	r3, [r3, #16]
 8006bb6:	697a      	ldr	r2, [r7, #20]
 8006bb8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006bbc:	f043 0318 	orr.w	r3, r3, #24
 8006bc0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8006bc2:	697b      	ldr	r3, [r7, #20]
 8006bc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bc8:	691b      	ldr	r3, [r3, #16]
 8006bca:	697a      	ldr	r2, [r7, #20]
 8006bcc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006bd0:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8006bd4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8006bd6:	7afb      	ldrb	r3, [r7, #11]
 8006bd8:	2b01      	cmp	r3, #1
 8006bda:	d10f      	bne.n	8006bfc <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006bdc:	697b      	ldr	r3, [r7, #20]
 8006bde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006be2:	461a      	mov	r2, r3
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8006be8:	697b      	ldr	r3, [r7, #20]
 8006bea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	697a      	ldr	r2, [r7, #20]
 8006bf2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006bf6:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8006bfa:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006bfc:	2300      	movs	r3, #0
}
 8006bfe:	4618      	mov	r0, r3
 8006c00:	371c      	adds	r7, #28
 8006c02:	46bd      	mov	sp, r7
 8006c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c08:	4770      	bx	lr
 8006c0a:	bf00      	nop
 8006c0c:	4f54300a 	.word	0x4f54300a

08006c10 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006c10:	b480      	push	{r7}
 8006c12:	b085      	sub	sp, #20
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006c18:	2300      	movs	r3, #0
 8006c1a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	3301      	adds	r3, #1
 8006c20:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006c28:	d901      	bls.n	8006c2e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006c2a:	2303      	movs	r3, #3
 8006c2c:	e022      	b.n	8006c74 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	691b      	ldr	r3, [r3, #16]
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	daf2      	bge.n	8006c1c <USB_CoreReset+0xc>

  count = 10U;
 8006c36:	230a      	movs	r3, #10
 8006c38:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8006c3a:	e002      	b.n	8006c42 <USB_CoreReset+0x32>
  {
    count--;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	3b01      	subs	r3, #1
 8006c40:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d1f9      	bne.n	8006c3c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	691b      	ldr	r3, [r3, #16]
 8006c4c:	f043 0201 	orr.w	r2, r3, #1
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	3301      	adds	r3, #1
 8006c58:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006c60:	d901      	bls.n	8006c66 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8006c62:	2303      	movs	r3, #3
 8006c64:	e006      	b.n	8006c74 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	691b      	ldr	r3, [r3, #16]
 8006c6a:	f003 0301 	and.w	r3, r3, #1
 8006c6e:	2b01      	cmp	r3, #1
 8006c70:	d0f0      	beq.n	8006c54 <USB_CoreReset+0x44>

  return HAL_OK;
 8006c72:	2300      	movs	r3, #0
}
 8006c74:	4618      	mov	r0, r3
 8006c76:	3714      	adds	r7, #20
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7e:	4770      	bx	lr

08006c80 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8006c80:	b580      	push	{r7, lr}
 8006c82:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8006c84:	4904      	ldr	r1, [pc, #16]	@ (8006c98 <MX_FATFS_Init+0x18>)
 8006c86:	4805      	ldr	r0, [pc, #20]	@ (8006c9c <MX_FATFS_Init+0x1c>)
 8006c88:	f000 f8b0 	bl	8006dec <FATFS_LinkDriver>
 8006c8c:	4603      	mov	r3, r0
 8006c8e:	461a      	mov	r2, r3
 8006c90:	4b03      	ldr	r3, [pc, #12]	@ (8006ca0 <MX_FATFS_Init+0x20>)
 8006c92:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8006c94:	bf00      	nop
 8006c96:	bd80      	pop	{r7, pc}
 8006c98:	2000027c 	.word	0x2000027c
 8006c9c:	20000018 	.word	0x20000018
 8006ca0:	20000278 	.word	0x20000278

08006ca4 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8006ca4:	b480      	push	{r7}
 8006ca6:	b083      	sub	sp, #12
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	4603      	mov	r3, r0
 8006cac:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 8006cae:	4b06      	ldr	r3, [pc, #24]	@ (8006cc8 <USER_initialize+0x24>)
 8006cb0:	2201      	movs	r2, #1
 8006cb2:	701a      	strb	r2, [r3, #0]
    return Stat;
 8006cb4:	4b04      	ldr	r3, [pc, #16]	@ (8006cc8 <USER_initialize+0x24>)
 8006cb6:	781b      	ldrb	r3, [r3, #0]
 8006cb8:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8006cba:	4618      	mov	r0, r3
 8006cbc:	370c      	adds	r7, #12
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc4:	4770      	bx	lr
 8006cc6:	bf00      	nop
 8006cc8:	20000015 	.word	0x20000015

08006ccc <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8006ccc:	b480      	push	{r7}
 8006cce:	b083      	sub	sp, #12
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	4603      	mov	r3, r0
 8006cd4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 8006cd6:	4b06      	ldr	r3, [pc, #24]	@ (8006cf0 <USER_status+0x24>)
 8006cd8:	2201      	movs	r2, #1
 8006cda:	701a      	strb	r2, [r3, #0]
    return Stat;
 8006cdc:	4b04      	ldr	r3, [pc, #16]	@ (8006cf0 <USER_status+0x24>)
 8006cde:	781b      	ldrb	r3, [r3, #0]
 8006ce0:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	370c      	adds	r7, #12
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cec:	4770      	bx	lr
 8006cee:	bf00      	nop
 8006cf0:	20000015 	.word	0x20000015

08006cf4 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b085      	sub	sp, #20
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	60b9      	str	r1, [r7, #8]
 8006cfc:	607a      	str	r2, [r7, #4]
 8006cfe:	603b      	str	r3, [r7, #0]
 8006d00:	4603      	mov	r3, r0
 8006d02:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 8006d04:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 8006d06:	4618      	mov	r0, r3
 8006d08:	3714      	adds	r7, #20
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d10:	4770      	bx	lr

08006d12 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8006d12:	b480      	push	{r7}
 8006d14:	b085      	sub	sp, #20
 8006d16:	af00      	add	r7, sp, #0
 8006d18:	60b9      	str	r1, [r7, #8]
 8006d1a:	607a      	str	r2, [r7, #4]
 8006d1c:	603b      	str	r3, [r7, #0]
 8006d1e:	4603      	mov	r3, r0
 8006d20:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 8006d22:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 8006d24:	4618      	mov	r0, r3
 8006d26:	3714      	adds	r7, #20
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2e:	4770      	bx	lr

08006d30 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8006d30:	b480      	push	{r7}
 8006d32:	b085      	sub	sp, #20
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	4603      	mov	r3, r0
 8006d38:	603a      	str	r2, [r7, #0]
 8006d3a:	71fb      	strb	r3, [r7, #7]
 8006d3c:	460b      	mov	r3, r1
 8006d3e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 8006d40:	2301      	movs	r3, #1
 8006d42:	73fb      	strb	r3, [r7, #15]
    return res;
 8006d44:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 8006d46:	4618      	mov	r0, r3
 8006d48:	3714      	adds	r7, #20
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d50:	4770      	bx	lr
	...

08006d54 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8006d54:	b480      	push	{r7}
 8006d56:	b087      	sub	sp, #28
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	60f8      	str	r0, [r7, #12]
 8006d5c:	60b9      	str	r1, [r7, #8]
 8006d5e:	4613      	mov	r3, r2
 8006d60:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8006d62:	2301      	movs	r3, #1
 8006d64:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8006d66:	2300      	movs	r3, #0
 8006d68:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8006d6a:	4b1f      	ldr	r3, [pc, #124]	@ (8006de8 <FATFS_LinkDriverEx+0x94>)
 8006d6c:	7a5b      	ldrb	r3, [r3, #9]
 8006d6e:	b2db      	uxtb	r3, r3
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d131      	bne.n	8006dd8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8006d74:	4b1c      	ldr	r3, [pc, #112]	@ (8006de8 <FATFS_LinkDriverEx+0x94>)
 8006d76:	7a5b      	ldrb	r3, [r3, #9]
 8006d78:	b2db      	uxtb	r3, r3
 8006d7a:	461a      	mov	r2, r3
 8006d7c:	4b1a      	ldr	r3, [pc, #104]	@ (8006de8 <FATFS_LinkDriverEx+0x94>)
 8006d7e:	2100      	movs	r1, #0
 8006d80:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8006d82:	4b19      	ldr	r3, [pc, #100]	@ (8006de8 <FATFS_LinkDriverEx+0x94>)
 8006d84:	7a5b      	ldrb	r3, [r3, #9]
 8006d86:	b2db      	uxtb	r3, r3
 8006d88:	4a17      	ldr	r2, [pc, #92]	@ (8006de8 <FATFS_LinkDriverEx+0x94>)
 8006d8a:	009b      	lsls	r3, r3, #2
 8006d8c:	4413      	add	r3, r2
 8006d8e:	68fa      	ldr	r2, [r7, #12]
 8006d90:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8006d92:	4b15      	ldr	r3, [pc, #84]	@ (8006de8 <FATFS_LinkDriverEx+0x94>)
 8006d94:	7a5b      	ldrb	r3, [r3, #9]
 8006d96:	b2db      	uxtb	r3, r3
 8006d98:	461a      	mov	r2, r3
 8006d9a:	4b13      	ldr	r3, [pc, #76]	@ (8006de8 <FATFS_LinkDriverEx+0x94>)
 8006d9c:	4413      	add	r3, r2
 8006d9e:	79fa      	ldrb	r2, [r7, #7]
 8006da0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8006da2:	4b11      	ldr	r3, [pc, #68]	@ (8006de8 <FATFS_LinkDriverEx+0x94>)
 8006da4:	7a5b      	ldrb	r3, [r3, #9]
 8006da6:	b2db      	uxtb	r3, r3
 8006da8:	1c5a      	adds	r2, r3, #1
 8006daa:	b2d1      	uxtb	r1, r2
 8006dac:	4a0e      	ldr	r2, [pc, #56]	@ (8006de8 <FATFS_LinkDriverEx+0x94>)
 8006dae:	7251      	strb	r1, [r2, #9]
 8006db0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8006db2:	7dbb      	ldrb	r3, [r7, #22]
 8006db4:	3330      	adds	r3, #48	@ 0x30
 8006db6:	b2da      	uxtb	r2, r3
 8006db8:	68bb      	ldr	r3, [r7, #8]
 8006dba:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8006dbc:	68bb      	ldr	r3, [r7, #8]
 8006dbe:	3301      	adds	r3, #1
 8006dc0:	223a      	movs	r2, #58	@ 0x3a
 8006dc2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8006dc4:	68bb      	ldr	r3, [r7, #8]
 8006dc6:	3302      	adds	r3, #2
 8006dc8:	222f      	movs	r2, #47	@ 0x2f
 8006dca:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8006dcc:	68bb      	ldr	r3, [r7, #8]
 8006dce:	3303      	adds	r3, #3
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8006dd8:	7dfb      	ldrb	r3, [r7, #23]
}
 8006dda:	4618      	mov	r0, r3
 8006ddc:	371c      	adds	r7, #28
 8006dde:	46bd      	mov	sp, r7
 8006de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de4:	4770      	bx	lr
 8006de6:	bf00      	nop
 8006de8:	20000280 	.word	0x20000280

08006dec <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8006dec:	b580      	push	{r7, lr}
 8006dee:	b082      	sub	sp, #8
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
 8006df4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8006df6:	2200      	movs	r2, #0
 8006df8:	6839      	ldr	r1, [r7, #0]
 8006dfa:	6878      	ldr	r0, [r7, #4]
 8006dfc:	f7ff ffaa 	bl	8006d54 <FATFS_LinkDriverEx>
 8006e00:	4603      	mov	r3, r0
}
 8006e02:	4618      	mov	r0, r3
 8006e04:	3708      	adds	r7, #8
 8006e06:	46bd      	mov	sp, r7
 8006e08:	bd80      	pop	{r7, pc}
	...

08006e0c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b084      	sub	sp, #16
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
 8006e14:	460b      	mov	r3, r1
 8006e16:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006e18:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8006e1c:	f002 fdb2 	bl	8009984 <malloc>
 8006e20:	4603      	mov	r3, r0
 8006e22:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d109      	bne.n	8006e3e <USBD_CDC_Init+0x32>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	32b0      	adds	r2, #176	@ 0xb0
 8006e34:	2100      	movs	r1, #0
 8006e36:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8006e3a:	2302      	movs	r3, #2
 8006e3c:	e0d4      	b.n	8006fe8 <USBD_CDC_Init+0x1dc>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8006e3e:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8006e42:	2100      	movs	r1, #0
 8006e44:	68f8      	ldr	r0, [r7, #12]
 8006e46:	f002 ff8d 	bl	8009d64 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	32b0      	adds	r2, #176	@ 0xb0
 8006e54:	68f9      	ldr	r1, [r7, #12]
 8006e56:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	32b0      	adds	r2, #176	@ 0xb0
 8006e64:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	7c1b      	ldrb	r3, [r3, #16]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d138      	bne.n	8006ee8 <USBD_CDC_Init+0xdc>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006e76:	4b5e      	ldr	r3, [pc, #376]	@ (8006ff0 <USBD_CDC_Init+0x1e4>)
 8006e78:	7819      	ldrb	r1, [r3, #0]
 8006e7a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006e7e:	2202      	movs	r2, #2
 8006e80:	6878      	ldr	r0, [r7, #4]
 8006e82:	f002 fbdc 	bl	800963e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006e86:	4b5a      	ldr	r3, [pc, #360]	@ (8006ff0 <USBD_CDC_Init+0x1e4>)
 8006e88:	781b      	ldrb	r3, [r3, #0]
 8006e8a:	f003 020f 	and.w	r2, r3, #15
 8006e8e:	6879      	ldr	r1, [r7, #4]
 8006e90:	4613      	mov	r3, r2
 8006e92:	009b      	lsls	r3, r3, #2
 8006e94:	4413      	add	r3, r2
 8006e96:	009b      	lsls	r3, r3, #2
 8006e98:	440b      	add	r3, r1
 8006e9a:	3323      	adds	r3, #35	@ 0x23
 8006e9c:	2201      	movs	r2, #1
 8006e9e:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006ea0:	4b54      	ldr	r3, [pc, #336]	@ (8006ff4 <USBD_CDC_Init+0x1e8>)
 8006ea2:	7819      	ldrb	r1, [r3, #0]
 8006ea4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006ea8:	2202      	movs	r2, #2
 8006eaa:	6878      	ldr	r0, [r7, #4]
 8006eac:	f002 fbc7 	bl	800963e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006eb0:	4b50      	ldr	r3, [pc, #320]	@ (8006ff4 <USBD_CDC_Init+0x1e8>)
 8006eb2:	781b      	ldrb	r3, [r3, #0]
 8006eb4:	f003 020f 	and.w	r2, r3, #15
 8006eb8:	6879      	ldr	r1, [r7, #4]
 8006eba:	4613      	mov	r3, r2
 8006ebc:	009b      	lsls	r3, r3, #2
 8006ebe:	4413      	add	r3, r2
 8006ec0:	009b      	lsls	r3, r3, #2
 8006ec2:	440b      	add	r3, r1
 8006ec4:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8006ec8:	2201      	movs	r2, #1
 8006eca:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8006ecc:	4b4a      	ldr	r3, [pc, #296]	@ (8006ff8 <USBD_CDC_Init+0x1ec>)
 8006ece:	781b      	ldrb	r3, [r3, #0]
 8006ed0:	f003 020f 	and.w	r2, r3, #15
 8006ed4:	6879      	ldr	r1, [r7, #4]
 8006ed6:	4613      	mov	r3, r2
 8006ed8:	009b      	lsls	r3, r3, #2
 8006eda:	4413      	add	r3, r2
 8006edc:	009b      	lsls	r3, r3, #2
 8006ede:	440b      	add	r3, r1
 8006ee0:	331c      	adds	r3, #28
 8006ee2:	2210      	movs	r2, #16
 8006ee4:	601a      	str	r2, [r3, #0]
 8006ee6:	e035      	b.n	8006f54 <USBD_CDC_Init+0x148>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006ee8:	4b41      	ldr	r3, [pc, #260]	@ (8006ff0 <USBD_CDC_Init+0x1e4>)
 8006eea:	7819      	ldrb	r1, [r3, #0]
 8006eec:	2340      	movs	r3, #64	@ 0x40
 8006eee:	2202      	movs	r2, #2
 8006ef0:	6878      	ldr	r0, [r7, #4]
 8006ef2:	f002 fba4 	bl	800963e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006ef6:	4b3e      	ldr	r3, [pc, #248]	@ (8006ff0 <USBD_CDC_Init+0x1e4>)
 8006ef8:	781b      	ldrb	r3, [r3, #0]
 8006efa:	f003 020f 	and.w	r2, r3, #15
 8006efe:	6879      	ldr	r1, [r7, #4]
 8006f00:	4613      	mov	r3, r2
 8006f02:	009b      	lsls	r3, r3, #2
 8006f04:	4413      	add	r3, r2
 8006f06:	009b      	lsls	r3, r3, #2
 8006f08:	440b      	add	r3, r1
 8006f0a:	3323      	adds	r3, #35	@ 0x23
 8006f0c:	2201      	movs	r2, #1
 8006f0e:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006f10:	4b38      	ldr	r3, [pc, #224]	@ (8006ff4 <USBD_CDC_Init+0x1e8>)
 8006f12:	7819      	ldrb	r1, [r3, #0]
 8006f14:	2340      	movs	r3, #64	@ 0x40
 8006f16:	2202      	movs	r2, #2
 8006f18:	6878      	ldr	r0, [r7, #4]
 8006f1a:	f002 fb90 	bl	800963e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006f1e:	4b35      	ldr	r3, [pc, #212]	@ (8006ff4 <USBD_CDC_Init+0x1e8>)
 8006f20:	781b      	ldrb	r3, [r3, #0]
 8006f22:	f003 020f 	and.w	r2, r3, #15
 8006f26:	6879      	ldr	r1, [r7, #4]
 8006f28:	4613      	mov	r3, r2
 8006f2a:	009b      	lsls	r3, r3, #2
 8006f2c:	4413      	add	r3, r2
 8006f2e:	009b      	lsls	r3, r3, #2
 8006f30:	440b      	add	r3, r1
 8006f32:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8006f36:	2201      	movs	r2, #1
 8006f38:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8006f3a:	4b2f      	ldr	r3, [pc, #188]	@ (8006ff8 <USBD_CDC_Init+0x1ec>)
 8006f3c:	781b      	ldrb	r3, [r3, #0]
 8006f3e:	f003 020f 	and.w	r2, r3, #15
 8006f42:	6879      	ldr	r1, [r7, #4]
 8006f44:	4613      	mov	r3, r2
 8006f46:	009b      	lsls	r3, r3, #2
 8006f48:	4413      	add	r3, r2
 8006f4a:	009b      	lsls	r3, r3, #2
 8006f4c:	440b      	add	r3, r1
 8006f4e:	331c      	adds	r3, #28
 8006f50:	2210      	movs	r2, #16
 8006f52:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006f54:	4b28      	ldr	r3, [pc, #160]	@ (8006ff8 <USBD_CDC_Init+0x1ec>)
 8006f56:	7819      	ldrb	r1, [r3, #0]
 8006f58:	2308      	movs	r3, #8
 8006f5a:	2203      	movs	r2, #3
 8006f5c:	6878      	ldr	r0, [r7, #4]
 8006f5e:	f002 fb6e 	bl	800963e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8006f62:	4b25      	ldr	r3, [pc, #148]	@ (8006ff8 <USBD_CDC_Init+0x1ec>)
 8006f64:	781b      	ldrb	r3, [r3, #0]
 8006f66:	f003 020f 	and.w	r2, r3, #15
 8006f6a:	6879      	ldr	r1, [r7, #4]
 8006f6c:	4613      	mov	r3, r2
 8006f6e:	009b      	lsls	r3, r3, #2
 8006f70:	4413      	add	r3, r2
 8006f72:	009b      	lsls	r3, r3, #2
 8006f74:	440b      	add	r3, r1
 8006f76:	3323      	adds	r3, #35	@ 0x23
 8006f78:	2201      	movs	r2, #1
 8006f7a:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	2200      	movs	r2, #0
 8006f80:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006f8a:	687a      	ldr	r2, [r7, #4]
 8006f8c:	33b0      	adds	r3, #176	@ 0xb0
 8006f8e:	009b      	lsls	r3, r3, #2
 8006f90:	4413      	add	r3, r2
 8006f92:	685b      	ldr	r3, [r3, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d101      	bne.n	8006fb6 <USBD_CDC_Init+0x1aa>
  {
    return (uint8_t)USBD_EMEM;
 8006fb2:	2302      	movs	r3, #2
 8006fb4:	e018      	b.n	8006fe8 <USBD_CDC_Init+0x1dc>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	7c1b      	ldrb	r3, [r3, #16]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d10a      	bne.n	8006fd4 <USBD_CDC_Init+0x1c8>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006fbe:	4b0d      	ldr	r3, [pc, #52]	@ (8006ff4 <USBD_CDC_Init+0x1e8>)
 8006fc0:	7819      	ldrb	r1, [r3, #0]
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006fc8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006fcc:	6878      	ldr	r0, [r7, #4]
 8006fce:	f002 fc25 	bl	800981c <USBD_LL_PrepareReceive>
 8006fd2:	e008      	b.n	8006fe6 <USBD_CDC_Init+0x1da>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006fd4:	4b07      	ldr	r3, [pc, #28]	@ (8006ff4 <USBD_CDC_Init+0x1e8>)
 8006fd6:	7819      	ldrb	r1, [r3, #0]
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006fde:	2340      	movs	r3, #64	@ 0x40
 8006fe0:	6878      	ldr	r0, [r7, #4]
 8006fe2:	f002 fc1b 	bl	800981c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006fe6:	2300      	movs	r3, #0
}
 8006fe8:	4618      	mov	r0, r3
 8006fea:	3710      	adds	r7, #16
 8006fec:	46bd      	mov	sp, r7
 8006fee:	bd80      	pop	{r7, pc}
 8006ff0:	200000b3 	.word	0x200000b3
 8006ff4:	200000b4 	.word	0x200000b4
 8006ff8:	200000b5 	.word	0x200000b5

08006ffc <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b082      	sub	sp, #8
 8007000:	af00      	add	r7, sp, #0
 8007002:	6078      	str	r0, [r7, #4]
 8007004:	460b      	mov	r3, r1
 8007006:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8007008:	4b3a      	ldr	r3, [pc, #232]	@ (80070f4 <USBD_CDC_DeInit+0xf8>)
 800700a:	781b      	ldrb	r3, [r3, #0]
 800700c:	4619      	mov	r1, r3
 800700e:	6878      	ldr	r0, [r7, #4]
 8007010:	f002 fb3b 	bl	800968a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8007014:	4b37      	ldr	r3, [pc, #220]	@ (80070f4 <USBD_CDC_DeInit+0xf8>)
 8007016:	781b      	ldrb	r3, [r3, #0]
 8007018:	f003 020f 	and.w	r2, r3, #15
 800701c:	6879      	ldr	r1, [r7, #4]
 800701e:	4613      	mov	r3, r2
 8007020:	009b      	lsls	r3, r3, #2
 8007022:	4413      	add	r3, r2
 8007024:	009b      	lsls	r3, r3, #2
 8007026:	440b      	add	r3, r1
 8007028:	3323      	adds	r3, #35	@ 0x23
 800702a:	2200      	movs	r2, #0
 800702c:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800702e:	4b32      	ldr	r3, [pc, #200]	@ (80070f8 <USBD_CDC_DeInit+0xfc>)
 8007030:	781b      	ldrb	r3, [r3, #0]
 8007032:	4619      	mov	r1, r3
 8007034:	6878      	ldr	r0, [r7, #4]
 8007036:	f002 fb28 	bl	800968a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800703a:	4b2f      	ldr	r3, [pc, #188]	@ (80070f8 <USBD_CDC_DeInit+0xfc>)
 800703c:	781b      	ldrb	r3, [r3, #0]
 800703e:	f003 020f 	and.w	r2, r3, #15
 8007042:	6879      	ldr	r1, [r7, #4]
 8007044:	4613      	mov	r3, r2
 8007046:	009b      	lsls	r3, r3, #2
 8007048:	4413      	add	r3, r2
 800704a:	009b      	lsls	r3, r3, #2
 800704c:	440b      	add	r3, r1
 800704e:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007052:	2200      	movs	r2, #0
 8007054:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8007056:	4b29      	ldr	r3, [pc, #164]	@ (80070fc <USBD_CDC_DeInit+0x100>)
 8007058:	781b      	ldrb	r3, [r3, #0]
 800705a:	4619      	mov	r1, r3
 800705c:	6878      	ldr	r0, [r7, #4]
 800705e:	f002 fb14 	bl	800968a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8007062:	4b26      	ldr	r3, [pc, #152]	@ (80070fc <USBD_CDC_DeInit+0x100>)
 8007064:	781b      	ldrb	r3, [r3, #0]
 8007066:	f003 020f 	and.w	r2, r3, #15
 800706a:	6879      	ldr	r1, [r7, #4]
 800706c:	4613      	mov	r3, r2
 800706e:	009b      	lsls	r3, r3, #2
 8007070:	4413      	add	r3, r2
 8007072:	009b      	lsls	r3, r3, #2
 8007074:	440b      	add	r3, r1
 8007076:	3323      	adds	r3, #35	@ 0x23
 8007078:	2200      	movs	r2, #0
 800707a:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800707c:	4b1f      	ldr	r3, [pc, #124]	@ (80070fc <USBD_CDC_DeInit+0x100>)
 800707e:	781b      	ldrb	r3, [r3, #0]
 8007080:	f003 020f 	and.w	r2, r3, #15
 8007084:	6879      	ldr	r1, [r7, #4]
 8007086:	4613      	mov	r3, r2
 8007088:	009b      	lsls	r3, r3, #2
 800708a:	4413      	add	r3, r2
 800708c:	009b      	lsls	r3, r3, #2
 800708e:	440b      	add	r3, r1
 8007090:	331c      	adds	r3, #28
 8007092:	2200      	movs	r2, #0
 8007094:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	32b0      	adds	r2, #176	@ 0xb0
 80070a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d01f      	beq.n	80070e8 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80070ae:	687a      	ldr	r2, [r7, #4]
 80070b0:	33b0      	adds	r3, #176	@ 0xb0
 80070b2:	009b      	lsls	r3, r3, #2
 80070b4:	4413      	add	r3, r2
 80070b6:	685b      	ldr	r3, [r3, #4]
 80070b8:	685b      	ldr	r3, [r3, #4]
 80070ba:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	32b0      	adds	r2, #176	@ 0xb0
 80070c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070ca:	4618      	mov	r0, r3
 80070cc:	f002 fc62 	bl	8009994 <free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	32b0      	adds	r2, #176	@ 0xb0
 80070da:	2100      	movs	r1, #0
 80070dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2200      	movs	r2, #0
 80070e4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80070e8:	2300      	movs	r3, #0
}
 80070ea:	4618      	mov	r0, r3
 80070ec:	3708      	adds	r7, #8
 80070ee:	46bd      	mov	sp, r7
 80070f0:	bd80      	pop	{r7, pc}
 80070f2:	bf00      	nop
 80070f4:	200000b3 	.word	0x200000b3
 80070f8:	200000b4 	.word	0x200000b4
 80070fc:	200000b5 	.word	0x200000b5

08007100 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007100:	b580      	push	{r7, lr}
 8007102:	b086      	sub	sp, #24
 8007104:	af00      	add	r7, sp, #0
 8007106:	6078      	str	r0, [r7, #4]
 8007108:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	32b0      	adds	r2, #176	@ 0xb0
 8007114:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007118:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800711a:	2300      	movs	r3, #0
 800711c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800711e:	2300      	movs	r3, #0
 8007120:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8007122:	2300      	movs	r3, #0
 8007124:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8007126:	693b      	ldr	r3, [r7, #16]
 8007128:	2b00      	cmp	r3, #0
 800712a:	d101      	bne.n	8007130 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800712c:	2303      	movs	r3, #3
 800712e:	e0bf      	b.n	80072b0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007130:	683b      	ldr	r3, [r7, #0]
 8007132:	781b      	ldrb	r3, [r3, #0]
 8007134:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007138:	2b00      	cmp	r3, #0
 800713a:	d050      	beq.n	80071de <USBD_CDC_Setup+0xde>
 800713c:	2b20      	cmp	r3, #32
 800713e:	f040 80af 	bne.w	80072a0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8007142:	683b      	ldr	r3, [r7, #0]
 8007144:	88db      	ldrh	r3, [r3, #6]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d03a      	beq.n	80071c0 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800714a:	683b      	ldr	r3, [r7, #0]
 800714c:	781b      	ldrb	r3, [r3, #0]
 800714e:	b25b      	sxtb	r3, r3
 8007150:	2b00      	cmp	r3, #0
 8007152:	da1b      	bge.n	800718c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800715a:	687a      	ldr	r2, [r7, #4]
 800715c:	33b0      	adds	r3, #176	@ 0xb0
 800715e:	009b      	lsls	r3, r3, #2
 8007160:	4413      	add	r3, r2
 8007162:	685b      	ldr	r3, [r3, #4]
 8007164:	689b      	ldr	r3, [r3, #8]
 8007166:	683a      	ldr	r2, [r7, #0]
 8007168:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800716a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800716c:	683a      	ldr	r2, [r7, #0]
 800716e:	88d2      	ldrh	r2, [r2, #6]
 8007170:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8007172:	683b      	ldr	r3, [r7, #0]
 8007174:	88db      	ldrh	r3, [r3, #6]
 8007176:	2b07      	cmp	r3, #7
 8007178:	bf28      	it	cs
 800717a:	2307      	movcs	r3, #7
 800717c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800717e:	693b      	ldr	r3, [r7, #16]
 8007180:	89fa      	ldrh	r2, [r7, #14]
 8007182:	4619      	mov	r1, r3
 8007184:	6878      	ldr	r0, [r7, #4]
 8007186:	f001 fdd3 	bl	8008d30 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800718a:	e090      	b.n	80072ae <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800718c:	683b      	ldr	r3, [r7, #0]
 800718e:	785a      	ldrb	r2, [r3, #1]
 8007190:	693b      	ldr	r3, [r7, #16]
 8007192:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	88db      	ldrh	r3, [r3, #6]
 800719a:	2b3f      	cmp	r3, #63	@ 0x3f
 800719c:	d803      	bhi.n	80071a6 <USBD_CDC_Setup+0xa6>
 800719e:	683b      	ldr	r3, [r7, #0]
 80071a0:	88db      	ldrh	r3, [r3, #6]
 80071a2:	b2da      	uxtb	r2, r3
 80071a4:	e000      	b.n	80071a8 <USBD_CDC_Setup+0xa8>
 80071a6:	2240      	movs	r2, #64	@ 0x40
 80071a8:	693b      	ldr	r3, [r7, #16]
 80071aa:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80071ae:	6939      	ldr	r1, [r7, #16]
 80071b0:	693b      	ldr	r3, [r7, #16]
 80071b2:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80071b6:	461a      	mov	r2, r3
 80071b8:	6878      	ldr	r0, [r7, #4]
 80071ba:	f001 fde8 	bl	8008d8e <USBD_CtlPrepareRx>
      break;
 80071be:	e076      	b.n	80072ae <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80071c6:	687a      	ldr	r2, [r7, #4]
 80071c8:	33b0      	adds	r3, #176	@ 0xb0
 80071ca:	009b      	lsls	r3, r3, #2
 80071cc:	4413      	add	r3, r2
 80071ce:	685b      	ldr	r3, [r3, #4]
 80071d0:	689b      	ldr	r3, [r3, #8]
 80071d2:	683a      	ldr	r2, [r7, #0]
 80071d4:	7850      	ldrb	r0, [r2, #1]
 80071d6:	2200      	movs	r2, #0
 80071d8:	6839      	ldr	r1, [r7, #0]
 80071da:	4798      	blx	r3
      break;
 80071dc:	e067      	b.n	80072ae <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	785b      	ldrb	r3, [r3, #1]
 80071e2:	2b0b      	cmp	r3, #11
 80071e4:	d851      	bhi.n	800728a <USBD_CDC_Setup+0x18a>
 80071e6:	a201      	add	r2, pc, #4	@ (adr r2, 80071ec <USBD_CDC_Setup+0xec>)
 80071e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071ec:	0800721d 	.word	0x0800721d
 80071f0:	08007299 	.word	0x08007299
 80071f4:	0800728b 	.word	0x0800728b
 80071f8:	0800728b 	.word	0x0800728b
 80071fc:	0800728b 	.word	0x0800728b
 8007200:	0800728b 	.word	0x0800728b
 8007204:	0800728b 	.word	0x0800728b
 8007208:	0800728b 	.word	0x0800728b
 800720c:	0800728b 	.word	0x0800728b
 8007210:	0800728b 	.word	0x0800728b
 8007214:	08007247 	.word	0x08007247
 8007218:	08007271 	.word	0x08007271
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007222:	b2db      	uxtb	r3, r3
 8007224:	2b03      	cmp	r3, #3
 8007226:	d107      	bne.n	8007238 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007228:	f107 030a 	add.w	r3, r7, #10
 800722c:	2202      	movs	r2, #2
 800722e:	4619      	mov	r1, r3
 8007230:	6878      	ldr	r0, [r7, #4]
 8007232:	f001 fd7d 	bl	8008d30 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007236:	e032      	b.n	800729e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007238:	6839      	ldr	r1, [r7, #0]
 800723a:	6878      	ldr	r0, [r7, #4]
 800723c:	f001 fcfb 	bl	8008c36 <USBD_CtlError>
            ret = USBD_FAIL;
 8007240:	2303      	movs	r3, #3
 8007242:	75fb      	strb	r3, [r7, #23]
          break;
 8007244:	e02b      	b.n	800729e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800724c:	b2db      	uxtb	r3, r3
 800724e:	2b03      	cmp	r3, #3
 8007250:	d107      	bne.n	8007262 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8007252:	f107 030d 	add.w	r3, r7, #13
 8007256:	2201      	movs	r2, #1
 8007258:	4619      	mov	r1, r3
 800725a:	6878      	ldr	r0, [r7, #4]
 800725c:	f001 fd68 	bl	8008d30 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007260:	e01d      	b.n	800729e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007262:	6839      	ldr	r1, [r7, #0]
 8007264:	6878      	ldr	r0, [r7, #4]
 8007266:	f001 fce6 	bl	8008c36 <USBD_CtlError>
            ret = USBD_FAIL;
 800726a:	2303      	movs	r3, #3
 800726c:	75fb      	strb	r3, [r7, #23]
          break;
 800726e:	e016      	b.n	800729e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007276:	b2db      	uxtb	r3, r3
 8007278:	2b03      	cmp	r3, #3
 800727a:	d00f      	beq.n	800729c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800727c:	6839      	ldr	r1, [r7, #0]
 800727e:	6878      	ldr	r0, [r7, #4]
 8007280:	f001 fcd9 	bl	8008c36 <USBD_CtlError>
            ret = USBD_FAIL;
 8007284:	2303      	movs	r3, #3
 8007286:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007288:	e008      	b.n	800729c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800728a:	6839      	ldr	r1, [r7, #0]
 800728c:	6878      	ldr	r0, [r7, #4]
 800728e:	f001 fcd2 	bl	8008c36 <USBD_CtlError>
          ret = USBD_FAIL;
 8007292:	2303      	movs	r3, #3
 8007294:	75fb      	strb	r3, [r7, #23]
          break;
 8007296:	e002      	b.n	800729e <USBD_CDC_Setup+0x19e>
          break;
 8007298:	bf00      	nop
 800729a:	e008      	b.n	80072ae <USBD_CDC_Setup+0x1ae>
          break;
 800729c:	bf00      	nop
      }
      break;
 800729e:	e006      	b.n	80072ae <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80072a0:	6839      	ldr	r1, [r7, #0]
 80072a2:	6878      	ldr	r0, [r7, #4]
 80072a4:	f001 fcc7 	bl	8008c36 <USBD_CtlError>
      ret = USBD_FAIL;
 80072a8:	2303      	movs	r3, #3
 80072aa:	75fb      	strb	r3, [r7, #23]
      break;
 80072ac:	bf00      	nop
  }

  return (uint8_t)ret;
 80072ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80072b0:	4618      	mov	r0, r3
 80072b2:	3718      	adds	r7, #24
 80072b4:	46bd      	mov	sp, r7
 80072b6:	bd80      	pop	{r7, pc}

080072b8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80072b8:	b580      	push	{r7, lr}
 80072ba:	b084      	sub	sp, #16
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
 80072c0:	460b      	mov	r3, r1
 80072c2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80072ca:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	32b0      	adds	r2, #176	@ 0xb0
 80072d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d101      	bne.n	80072e2 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80072de:	2303      	movs	r3, #3
 80072e0:	e065      	b.n	80073ae <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	32b0      	adds	r2, #176	@ 0xb0
 80072ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072f0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80072f2:	78fb      	ldrb	r3, [r7, #3]
 80072f4:	f003 020f 	and.w	r2, r3, #15
 80072f8:	6879      	ldr	r1, [r7, #4]
 80072fa:	4613      	mov	r3, r2
 80072fc:	009b      	lsls	r3, r3, #2
 80072fe:	4413      	add	r3, r2
 8007300:	009b      	lsls	r3, r3, #2
 8007302:	440b      	add	r3, r1
 8007304:	3314      	adds	r3, #20
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d02f      	beq.n	800736c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800730c:	78fb      	ldrb	r3, [r7, #3]
 800730e:	f003 020f 	and.w	r2, r3, #15
 8007312:	6879      	ldr	r1, [r7, #4]
 8007314:	4613      	mov	r3, r2
 8007316:	009b      	lsls	r3, r3, #2
 8007318:	4413      	add	r3, r2
 800731a:	009b      	lsls	r3, r3, #2
 800731c:	440b      	add	r3, r1
 800731e:	3314      	adds	r3, #20
 8007320:	681a      	ldr	r2, [r3, #0]
 8007322:	78fb      	ldrb	r3, [r7, #3]
 8007324:	f003 010f 	and.w	r1, r3, #15
 8007328:	68f8      	ldr	r0, [r7, #12]
 800732a:	460b      	mov	r3, r1
 800732c:	00db      	lsls	r3, r3, #3
 800732e:	440b      	add	r3, r1
 8007330:	009b      	lsls	r3, r3, #2
 8007332:	4403      	add	r3, r0
 8007334:	331c      	adds	r3, #28
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	fbb2 f1f3 	udiv	r1, r2, r3
 800733c:	fb01 f303 	mul.w	r3, r1, r3
 8007340:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007342:	2b00      	cmp	r3, #0
 8007344:	d112      	bne.n	800736c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8007346:	78fb      	ldrb	r3, [r7, #3]
 8007348:	f003 020f 	and.w	r2, r3, #15
 800734c:	6879      	ldr	r1, [r7, #4]
 800734e:	4613      	mov	r3, r2
 8007350:	009b      	lsls	r3, r3, #2
 8007352:	4413      	add	r3, r2
 8007354:	009b      	lsls	r3, r3, #2
 8007356:	440b      	add	r3, r1
 8007358:	3314      	adds	r3, #20
 800735a:	2200      	movs	r2, #0
 800735c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800735e:	78f9      	ldrb	r1, [r7, #3]
 8007360:	2300      	movs	r3, #0
 8007362:	2200      	movs	r2, #0
 8007364:	6878      	ldr	r0, [r7, #4]
 8007366:	f002 fa38 	bl	80097da <USBD_LL_Transmit>
 800736a:	e01f      	b.n	80073ac <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800736c:	68bb      	ldr	r3, [r7, #8]
 800736e:	2200      	movs	r2, #0
 8007370:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800737a:	687a      	ldr	r2, [r7, #4]
 800737c:	33b0      	adds	r3, #176	@ 0xb0
 800737e:	009b      	lsls	r3, r3, #2
 8007380:	4413      	add	r3, r2
 8007382:	685b      	ldr	r3, [r3, #4]
 8007384:	691b      	ldr	r3, [r3, #16]
 8007386:	2b00      	cmp	r3, #0
 8007388:	d010      	beq.n	80073ac <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007390:	687a      	ldr	r2, [r7, #4]
 8007392:	33b0      	adds	r3, #176	@ 0xb0
 8007394:	009b      	lsls	r3, r3, #2
 8007396:	4413      	add	r3, r2
 8007398:	685b      	ldr	r3, [r3, #4]
 800739a:	691b      	ldr	r3, [r3, #16]
 800739c:	68ba      	ldr	r2, [r7, #8]
 800739e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80073a2:	68ba      	ldr	r2, [r7, #8]
 80073a4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80073a8:	78fa      	ldrb	r2, [r7, #3]
 80073aa:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80073ac:	2300      	movs	r3, #0
}
 80073ae:	4618      	mov	r0, r3
 80073b0:	3710      	adds	r7, #16
 80073b2:	46bd      	mov	sp, r7
 80073b4:	bd80      	pop	{r7, pc}

080073b6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80073b6:	b580      	push	{r7, lr}
 80073b8:	b084      	sub	sp, #16
 80073ba:	af00      	add	r7, sp, #0
 80073bc:	6078      	str	r0, [r7, #4]
 80073be:	460b      	mov	r3, r1
 80073c0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	32b0      	adds	r2, #176	@ 0xb0
 80073cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80073d0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	32b0      	adds	r2, #176	@ 0xb0
 80073dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d101      	bne.n	80073e8 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80073e4:	2303      	movs	r3, #3
 80073e6:	e01a      	b.n	800741e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80073e8:	78fb      	ldrb	r3, [r7, #3]
 80073ea:	4619      	mov	r1, r3
 80073ec:	6878      	ldr	r0, [r7, #4]
 80073ee:	f002 fa36 	bl	800985e <USBD_LL_GetRxDataSize>
 80073f2:	4602      	mov	r2, r0
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007400:	687a      	ldr	r2, [r7, #4]
 8007402:	33b0      	adds	r3, #176	@ 0xb0
 8007404:	009b      	lsls	r3, r3, #2
 8007406:	4413      	add	r3, r2
 8007408:	685b      	ldr	r3, [r3, #4]
 800740a:	68db      	ldr	r3, [r3, #12]
 800740c:	68fa      	ldr	r2, [r7, #12]
 800740e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8007412:	68fa      	ldr	r2, [r7, #12]
 8007414:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8007418:	4611      	mov	r1, r2
 800741a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800741c:	2300      	movs	r3, #0
}
 800741e:	4618      	mov	r0, r3
 8007420:	3710      	adds	r7, #16
 8007422:	46bd      	mov	sp, r7
 8007424:	bd80      	pop	{r7, pc}

08007426 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007426:	b580      	push	{r7, lr}
 8007428:	b084      	sub	sp, #16
 800742a:	af00      	add	r7, sp, #0
 800742c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	32b0      	adds	r2, #176	@ 0xb0
 8007438:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800743c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	2b00      	cmp	r3, #0
 8007442:	d101      	bne.n	8007448 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007444:	2303      	movs	r3, #3
 8007446:	e024      	b.n	8007492 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800744e:	687a      	ldr	r2, [r7, #4]
 8007450:	33b0      	adds	r3, #176	@ 0xb0
 8007452:	009b      	lsls	r3, r3, #2
 8007454:	4413      	add	r3, r2
 8007456:	685b      	ldr	r3, [r3, #4]
 8007458:	2b00      	cmp	r3, #0
 800745a:	d019      	beq.n	8007490 <USBD_CDC_EP0_RxReady+0x6a>
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8007462:	2bff      	cmp	r3, #255	@ 0xff
 8007464:	d014      	beq.n	8007490 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800746c:	687a      	ldr	r2, [r7, #4]
 800746e:	33b0      	adds	r3, #176	@ 0xb0
 8007470:	009b      	lsls	r3, r3, #2
 8007472:	4413      	add	r3, r2
 8007474:	685b      	ldr	r3, [r3, #4]
 8007476:	689b      	ldr	r3, [r3, #8]
 8007478:	68fa      	ldr	r2, [r7, #12]
 800747a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800747e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8007480:	68fa      	ldr	r2, [r7, #12]
 8007482:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007486:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	22ff      	movs	r2, #255	@ 0xff
 800748c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8007490:	2300      	movs	r3, #0
}
 8007492:	4618      	mov	r0, r3
 8007494:	3710      	adds	r7, #16
 8007496:	46bd      	mov	sp, r7
 8007498:	bd80      	pop	{r7, pc}
	...

0800749c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800749c:	b580      	push	{r7, lr}
 800749e:	b086      	sub	sp, #24
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80074a4:	2182      	movs	r1, #130	@ 0x82
 80074a6:	4818      	ldr	r0, [pc, #96]	@ (8007508 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80074a8:	f000 fd62 	bl	8007f70 <USBD_GetEpDesc>
 80074ac:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80074ae:	2101      	movs	r1, #1
 80074b0:	4815      	ldr	r0, [pc, #84]	@ (8007508 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80074b2:	f000 fd5d 	bl	8007f70 <USBD_GetEpDesc>
 80074b6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80074b8:	2181      	movs	r1, #129	@ 0x81
 80074ba:	4813      	ldr	r0, [pc, #76]	@ (8007508 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80074bc:	f000 fd58 	bl	8007f70 <USBD_GetEpDesc>
 80074c0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80074c2:	697b      	ldr	r3, [r7, #20]
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d002      	beq.n	80074ce <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80074c8:	697b      	ldr	r3, [r7, #20]
 80074ca:	2210      	movs	r2, #16
 80074cc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80074ce:	693b      	ldr	r3, [r7, #16]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d006      	beq.n	80074e2 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80074d4:	693b      	ldr	r3, [r7, #16]
 80074d6:	2200      	movs	r2, #0
 80074d8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80074dc:	711a      	strb	r2, [r3, #4]
 80074de:	2200      	movs	r2, #0
 80074e0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d006      	beq.n	80074f6 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	2200      	movs	r2, #0
 80074ec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80074f0:	711a      	strb	r2, [r3, #4]
 80074f2:	2200      	movs	r2, #0
 80074f4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2243      	movs	r2, #67	@ 0x43
 80074fa:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80074fc:	4b02      	ldr	r3, [pc, #8]	@ (8007508 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80074fe:	4618      	mov	r0, r3
 8007500:	3718      	adds	r7, #24
 8007502:	46bd      	mov	sp, r7
 8007504:	bd80      	pop	{r7, pc}
 8007506:	bf00      	nop
 8007508:	20000070 	.word	0x20000070

0800750c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800750c:	b580      	push	{r7, lr}
 800750e:	b086      	sub	sp, #24
 8007510:	af00      	add	r7, sp, #0
 8007512:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007514:	2182      	movs	r1, #130	@ 0x82
 8007516:	4818      	ldr	r0, [pc, #96]	@ (8007578 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007518:	f000 fd2a 	bl	8007f70 <USBD_GetEpDesc>
 800751c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800751e:	2101      	movs	r1, #1
 8007520:	4815      	ldr	r0, [pc, #84]	@ (8007578 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007522:	f000 fd25 	bl	8007f70 <USBD_GetEpDesc>
 8007526:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007528:	2181      	movs	r1, #129	@ 0x81
 800752a:	4813      	ldr	r0, [pc, #76]	@ (8007578 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800752c:	f000 fd20 	bl	8007f70 <USBD_GetEpDesc>
 8007530:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007532:	697b      	ldr	r3, [r7, #20]
 8007534:	2b00      	cmp	r3, #0
 8007536:	d002      	beq.n	800753e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007538:	697b      	ldr	r3, [r7, #20]
 800753a:	2210      	movs	r2, #16
 800753c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800753e:	693b      	ldr	r3, [r7, #16]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d006      	beq.n	8007552 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007544:	693b      	ldr	r3, [r7, #16]
 8007546:	2200      	movs	r2, #0
 8007548:	711a      	strb	r2, [r3, #4]
 800754a:	2200      	movs	r2, #0
 800754c:	f042 0202 	orr.w	r2, r2, #2
 8007550:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	2b00      	cmp	r3, #0
 8007556:	d006      	beq.n	8007566 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	2200      	movs	r2, #0
 800755c:	711a      	strb	r2, [r3, #4]
 800755e:	2200      	movs	r2, #0
 8007560:	f042 0202 	orr.w	r2, r2, #2
 8007564:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2243      	movs	r2, #67	@ 0x43
 800756a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800756c:	4b02      	ldr	r3, [pc, #8]	@ (8007578 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800756e:	4618      	mov	r0, r3
 8007570:	3718      	adds	r7, #24
 8007572:	46bd      	mov	sp, r7
 8007574:	bd80      	pop	{r7, pc}
 8007576:	bf00      	nop
 8007578:	20000070 	.word	0x20000070

0800757c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800757c:	b580      	push	{r7, lr}
 800757e:	b086      	sub	sp, #24
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007584:	2182      	movs	r1, #130	@ 0x82
 8007586:	4818      	ldr	r0, [pc, #96]	@ (80075e8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007588:	f000 fcf2 	bl	8007f70 <USBD_GetEpDesc>
 800758c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800758e:	2101      	movs	r1, #1
 8007590:	4815      	ldr	r0, [pc, #84]	@ (80075e8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007592:	f000 fced 	bl	8007f70 <USBD_GetEpDesc>
 8007596:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007598:	2181      	movs	r1, #129	@ 0x81
 800759a:	4813      	ldr	r0, [pc, #76]	@ (80075e8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800759c:	f000 fce8 	bl	8007f70 <USBD_GetEpDesc>
 80075a0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80075a2:	697b      	ldr	r3, [r7, #20]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d002      	beq.n	80075ae <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80075a8:	697b      	ldr	r3, [r7, #20]
 80075aa:	2210      	movs	r2, #16
 80075ac:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80075ae:	693b      	ldr	r3, [r7, #16]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d006      	beq.n	80075c2 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80075b4:	693b      	ldr	r3, [r7, #16]
 80075b6:	2200      	movs	r2, #0
 80075b8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80075bc:	711a      	strb	r2, [r3, #4]
 80075be:	2200      	movs	r2, #0
 80075c0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d006      	beq.n	80075d6 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	2200      	movs	r2, #0
 80075cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80075d0:	711a      	strb	r2, [r3, #4]
 80075d2:	2200      	movs	r2, #0
 80075d4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	2243      	movs	r2, #67	@ 0x43
 80075da:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80075dc:	4b02      	ldr	r3, [pc, #8]	@ (80075e8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80075de:	4618      	mov	r0, r3
 80075e0:	3718      	adds	r7, #24
 80075e2:	46bd      	mov	sp, r7
 80075e4:	bd80      	pop	{r7, pc}
 80075e6:	bf00      	nop
 80075e8:	20000070 	.word	0x20000070

080075ec <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80075ec:	b480      	push	{r7}
 80075ee:	b083      	sub	sp, #12
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	220a      	movs	r2, #10
 80075f8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80075fa:	4b03      	ldr	r3, [pc, #12]	@ (8007608 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80075fc:	4618      	mov	r0, r3
 80075fe:	370c      	adds	r7, #12
 8007600:	46bd      	mov	sp, r7
 8007602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007606:	4770      	bx	lr
 8007608:	2000002c 	.word	0x2000002c

0800760c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800760c:	b480      	push	{r7}
 800760e:	b083      	sub	sp, #12
 8007610:	af00      	add	r7, sp, #0
 8007612:	6078      	str	r0, [r7, #4]
 8007614:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	2b00      	cmp	r3, #0
 800761a:	d101      	bne.n	8007620 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800761c:	2303      	movs	r3, #3
 800761e:	e009      	b.n	8007634 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007626:	687a      	ldr	r2, [r7, #4]
 8007628:	33b0      	adds	r3, #176	@ 0xb0
 800762a:	009b      	lsls	r3, r3, #2
 800762c:	4413      	add	r3, r2
 800762e:	683a      	ldr	r2, [r7, #0]
 8007630:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8007632:	2300      	movs	r3, #0
}
 8007634:	4618      	mov	r0, r3
 8007636:	370c      	adds	r7, #12
 8007638:	46bd      	mov	sp, r7
 800763a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763e:	4770      	bx	lr

08007640 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007640:	b480      	push	{r7}
 8007642:	b087      	sub	sp, #28
 8007644:	af00      	add	r7, sp, #0
 8007646:	60f8      	str	r0, [r7, #12]
 8007648:	60b9      	str	r1, [r7, #8]
 800764a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	32b0      	adds	r2, #176	@ 0xb0
 8007656:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800765a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800765c:	697b      	ldr	r3, [r7, #20]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d101      	bne.n	8007666 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007662:	2303      	movs	r3, #3
 8007664:	e008      	b.n	8007678 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8007666:	697b      	ldr	r3, [r7, #20]
 8007668:	68ba      	ldr	r2, [r7, #8]
 800766a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800766e:	697b      	ldr	r3, [r7, #20]
 8007670:	687a      	ldr	r2, [r7, #4]
 8007672:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8007676:	2300      	movs	r3, #0
}
 8007678:	4618      	mov	r0, r3
 800767a:	371c      	adds	r7, #28
 800767c:	46bd      	mov	sp, r7
 800767e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007682:	4770      	bx	lr

08007684 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8007684:	b480      	push	{r7}
 8007686:	b085      	sub	sp, #20
 8007688:	af00      	add	r7, sp, #0
 800768a:	6078      	str	r0, [r7, #4]
 800768c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	32b0      	adds	r2, #176	@ 0xb0
 8007698:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800769c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d101      	bne.n	80076a8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80076a4:	2303      	movs	r3, #3
 80076a6:	e004      	b.n	80076b2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	683a      	ldr	r2, [r7, #0]
 80076ac:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80076b0:	2300      	movs	r3, #0
}
 80076b2:	4618      	mov	r0, r3
 80076b4:	3714      	adds	r7, #20
 80076b6:	46bd      	mov	sp, r7
 80076b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076bc:	4770      	bx	lr
	...

080076c0 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80076c0:	b580      	push	{r7, lr}
 80076c2:	b084      	sub	sp, #16
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	32b0      	adds	r2, #176	@ 0xb0
 80076d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076d6:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 80076d8:	2301      	movs	r3, #1
 80076da:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80076dc:	68bb      	ldr	r3, [r7, #8]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d101      	bne.n	80076e6 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80076e2:	2303      	movs	r3, #3
 80076e4:	e025      	b.n	8007732 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 80076e6:	68bb      	ldr	r3, [r7, #8]
 80076e8:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d11f      	bne.n	8007730 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80076f0:	68bb      	ldr	r3, [r7, #8]
 80076f2:	2201      	movs	r2, #1
 80076f4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 80076f8:	4b10      	ldr	r3, [pc, #64]	@ (800773c <USBD_CDC_TransmitPacket+0x7c>)
 80076fa:	781b      	ldrb	r3, [r3, #0]
 80076fc:	f003 020f 	and.w	r2, r3, #15
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8007706:	6878      	ldr	r0, [r7, #4]
 8007708:	4613      	mov	r3, r2
 800770a:	009b      	lsls	r3, r3, #2
 800770c:	4413      	add	r3, r2
 800770e:	009b      	lsls	r3, r3, #2
 8007710:	4403      	add	r3, r0
 8007712:	3314      	adds	r3, #20
 8007714:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8007716:	4b09      	ldr	r3, [pc, #36]	@ (800773c <USBD_CDC_TransmitPacket+0x7c>)
 8007718:	7819      	ldrb	r1, [r3, #0]
 800771a:	68bb      	ldr	r3, [r7, #8]
 800771c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8007726:	6878      	ldr	r0, [r7, #4]
 8007728:	f002 f857 	bl	80097da <USBD_LL_Transmit>

    ret = USBD_OK;
 800772c:	2300      	movs	r3, #0
 800772e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8007730:	7bfb      	ldrb	r3, [r7, #15]
}
 8007732:	4618      	mov	r0, r3
 8007734:	3710      	adds	r7, #16
 8007736:	46bd      	mov	sp, r7
 8007738:	bd80      	pop	{r7, pc}
 800773a:	bf00      	nop
 800773c:	200000b3 	.word	0x200000b3

08007740 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007740:	b580      	push	{r7, lr}
 8007742:	b084      	sub	sp, #16
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	32b0      	adds	r2, #176	@ 0xb0
 8007752:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007756:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	32b0      	adds	r2, #176	@ 0xb0
 8007762:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d101      	bne.n	800776e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800776a:	2303      	movs	r3, #3
 800776c:	e018      	b.n	80077a0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	7c1b      	ldrb	r3, [r3, #16]
 8007772:	2b00      	cmp	r3, #0
 8007774:	d10a      	bne.n	800778c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007776:	4b0c      	ldr	r3, [pc, #48]	@ (80077a8 <USBD_CDC_ReceivePacket+0x68>)
 8007778:	7819      	ldrb	r1, [r3, #0]
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007780:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007784:	6878      	ldr	r0, [r7, #4]
 8007786:	f002 f849 	bl	800981c <USBD_LL_PrepareReceive>
 800778a:	e008      	b.n	800779e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800778c:	4b06      	ldr	r3, [pc, #24]	@ (80077a8 <USBD_CDC_ReceivePacket+0x68>)
 800778e:	7819      	ldrb	r1, [r3, #0]
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007796:	2340      	movs	r3, #64	@ 0x40
 8007798:	6878      	ldr	r0, [r7, #4]
 800779a:	f002 f83f 	bl	800981c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800779e:	2300      	movs	r3, #0
}
 80077a0:	4618      	mov	r0, r3
 80077a2:	3710      	adds	r7, #16
 80077a4:	46bd      	mov	sp, r7
 80077a6:	bd80      	pop	{r7, pc}
 80077a8:	200000b4 	.word	0x200000b4

080077ac <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b086      	sub	sp, #24
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	60f8      	str	r0, [r7, #12]
 80077b4:	60b9      	str	r1, [r7, #8]
 80077b6:	4613      	mov	r3, r2
 80077b8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d101      	bne.n	80077c4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80077c0:	2303      	movs	r3, #3
 80077c2:	e01f      	b.n	8007804 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	2200      	movs	r2, #0
 80077c8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	2200      	movs	r2, #0
 80077d0:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	2200      	movs	r2, #0
 80077d8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80077dc:	68bb      	ldr	r3, [r7, #8]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d003      	beq.n	80077ea <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	68ba      	ldr	r2, [r7, #8]
 80077e6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	2201      	movs	r2, #1
 80077ee:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	79fa      	ldrb	r2, [r7, #7]
 80077f6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80077f8:	68f8      	ldr	r0, [r7, #12]
 80077fa:	f001 feb5 	bl	8009568 <USBD_LL_Init>
 80077fe:	4603      	mov	r3, r0
 8007800:	75fb      	strb	r3, [r7, #23]

  return ret;
 8007802:	7dfb      	ldrb	r3, [r7, #23]
}
 8007804:	4618      	mov	r0, r3
 8007806:	3718      	adds	r7, #24
 8007808:	46bd      	mov	sp, r7
 800780a:	bd80      	pop	{r7, pc}

0800780c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800780c:	b580      	push	{r7, lr}
 800780e:	b084      	sub	sp, #16
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
 8007814:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007816:	2300      	movs	r3, #0
 8007818:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800781a:	683b      	ldr	r3, [r7, #0]
 800781c:	2b00      	cmp	r3, #0
 800781e:	d101      	bne.n	8007824 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007820:	2303      	movs	r3, #3
 8007822:	e025      	b.n	8007870 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	683a      	ldr	r2, [r7, #0]
 8007828:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	32ae      	adds	r2, #174	@ 0xae
 8007836:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800783a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800783c:	2b00      	cmp	r3, #0
 800783e:	d00f      	beq.n	8007860 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	32ae      	adds	r2, #174	@ 0xae
 800784a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800784e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007850:	f107 020e 	add.w	r2, r7, #14
 8007854:	4610      	mov	r0, r2
 8007856:	4798      	blx	r3
 8007858:	4602      	mov	r2, r0
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007866:	1c5a      	adds	r2, r3, #1
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800786e:	2300      	movs	r3, #0
}
 8007870:	4618      	mov	r0, r3
 8007872:	3710      	adds	r7, #16
 8007874:	46bd      	mov	sp, r7
 8007876:	bd80      	pop	{r7, pc}

08007878 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007878:	b580      	push	{r7, lr}
 800787a:	b082      	sub	sp, #8
 800787c:	af00      	add	r7, sp, #0
 800787e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007880:	6878      	ldr	r0, [r7, #4]
 8007882:	f001 fec1 	bl	8009608 <USBD_LL_Start>
 8007886:	4603      	mov	r3, r0
}
 8007888:	4618      	mov	r0, r3
 800788a:	3708      	adds	r7, #8
 800788c:	46bd      	mov	sp, r7
 800788e:	bd80      	pop	{r7, pc}

08007890 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8007890:	b480      	push	{r7}
 8007892:	b083      	sub	sp, #12
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007898:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800789a:	4618      	mov	r0, r3
 800789c:	370c      	adds	r7, #12
 800789e:	46bd      	mov	sp, r7
 80078a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a4:	4770      	bx	lr

080078a6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80078a6:	b580      	push	{r7, lr}
 80078a8:	b084      	sub	sp, #16
 80078aa:	af00      	add	r7, sp, #0
 80078ac:	6078      	str	r0, [r7, #4]
 80078ae:	460b      	mov	r3, r1
 80078b0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80078b2:	2300      	movs	r3, #0
 80078b4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d009      	beq.n	80078d4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	78fa      	ldrb	r2, [r7, #3]
 80078ca:	4611      	mov	r1, r2
 80078cc:	6878      	ldr	r0, [r7, #4]
 80078ce:	4798      	blx	r3
 80078d0:	4603      	mov	r3, r0
 80078d2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80078d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80078d6:	4618      	mov	r0, r3
 80078d8:	3710      	adds	r7, #16
 80078da:	46bd      	mov	sp, r7
 80078dc:	bd80      	pop	{r7, pc}

080078de <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80078de:	b580      	push	{r7, lr}
 80078e0:	b084      	sub	sp, #16
 80078e2:	af00      	add	r7, sp, #0
 80078e4:	6078      	str	r0, [r7, #4]
 80078e6:	460b      	mov	r3, r1
 80078e8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80078ea:	2300      	movs	r3, #0
 80078ec:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80078f4:	685b      	ldr	r3, [r3, #4]
 80078f6:	78fa      	ldrb	r2, [r7, #3]
 80078f8:	4611      	mov	r1, r2
 80078fa:	6878      	ldr	r0, [r7, #4]
 80078fc:	4798      	blx	r3
 80078fe:	4603      	mov	r3, r0
 8007900:	2b00      	cmp	r3, #0
 8007902:	d001      	beq.n	8007908 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8007904:	2303      	movs	r3, #3
 8007906:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007908:	7bfb      	ldrb	r3, [r7, #15]
}
 800790a:	4618      	mov	r0, r3
 800790c:	3710      	adds	r7, #16
 800790e:	46bd      	mov	sp, r7
 8007910:	bd80      	pop	{r7, pc}

08007912 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007912:	b580      	push	{r7, lr}
 8007914:	b084      	sub	sp, #16
 8007916:	af00      	add	r7, sp, #0
 8007918:	6078      	str	r0, [r7, #4]
 800791a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007922:	6839      	ldr	r1, [r7, #0]
 8007924:	4618      	mov	r0, r3
 8007926:	f001 f94c 	bl	8008bc2 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	2201      	movs	r2, #1
 800792e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8007938:	461a      	mov	r2, r3
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007946:	f003 031f 	and.w	r3, r3, #31
 800794a:	2b02      	cmp	r3, #2
 800794c:	d01a      	beq.n	8007984 <USBD_LL_SetupStage+0x72>
 800794e:	2b02      	cmp	r3, #2
 8007950:	d822      	bhi.n	8007998 <USBD_LL_SetupStage+0x86>
 8007952:	2b00      	cmp	r3, #0
 8007954:	d002      	beq.n	800795c <USBD_LL_SetupStage+0x4a>
 8007956:	2b01      	cmp	r3, #1
 8007958:	d00a      	beq.n	8007970 <USBD_LL_SetupStage+0x5e>
 800795a:	e01d      	b.n	8007998 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007962:	4619      	mov	r1, r3
 8007964:	6878      	ldr	r0, [r7, #4]
 8007966:	f000 fb77 	bl	8008058 <USBD_StdDevReq>
 800796a:	4603      	mov	r3, r0
 800796c:	73fb      	strb	r3, [r7, #15]
      break;
 800796e:	e020      	b.n	80079b2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007976:	4619      	mov	r1, r3
 8007978:	6878      	ldr	r0, [r7, #4]
 800797a:	f000 fbdf 	bl	800813c <USBD_StdItfReq>
 800797e:	4603      	mov	r3, r0
 8007980:	73fb      	strb	r3, [r7, #15]
      break;
 8007982:	e016      	b.n	80079b2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800798a:	4619      	mov	r1, r3
 800798c:	6878      	ldr	r0, [r7, #4]
 800798e:	f000 fc41 	bl	8008214 <USBD_StdEPReq>
 8007992:	4603      	mov	r3, r0
 8007994:	73fb      	strb	r3, [r7, #15]
      break;
 8007996:	e00c      	b.n	80079b2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800799e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80079a2:	b2db      	uxtb	r3, r3
 80079a4:	4619      	mov	r1, r3
 80079a6:	6878      	ldr	r0, [r7, #4]
 80079a8:	f001 fe8e 	bl	80096c8 <USBD_LL_StallEP>
 80079ac:	4603      	mov	r3, r0
 80079ae:	73fb      	strb	r3, [r7, #15]
      break;
 80079b0:	bf00      	nop
  }

  return ret;
 80079b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80079b4:	4618      	mov	r0, r3
 80079b6:	3710      	adds	r7, #16
 80079b8:	46bd      	mov	sp, r7
 80079ba:	bd80      	pop	{r7, pc}

080079bc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80079bc:	b580      	push	{r7, lr}
 80079be:	b086      	sub	sp, #24
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	60f8      	str	r0, [r7, #12]
 80079c4:	460b      	mov	r3, r1
 80079c6:	607a      	str	r2, [r7, #4]
 80079c8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80079ca:	2300      	movs	r3, #0
 80079cc:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80079ce:	7afb      	ldrb	r3, [r7, #11]
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d177      	bne.n	8007ac4 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80079da:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80079e2:	2b03      	cmp	r3, #3
 80079e4:	f040 80a1 	bne.w	8007b2a <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 80079e8:	693b      	ldr	r3, [r7, #16]
 80079ea:	685b      	ldr	r3, [r3, #4]
 80079ec:	693a      	ldr	r2, [r7, #16]
 80079ee:	8992      	ldrh	r2, [r2, #12]
 80079f0:	4293      	cmp	r3, r2
 80079f2:	d91c      	bls.n	8007a2e <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 80079f4:	693b      	ldr	r3, [r7, #16]
 80079f6:	685b      	ldr	r3, [r3, #4]
 80079f8:	693a      	ldr	r2, [r7, #16]
 80079fa:	8992      	ldrh	r2, [r2, #12]
 80079fc:	1a9a      	subs	r2, r3, r2
 80079fe:	693b      	ldr	r3, [r7, #16]
 8007a00:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8007a02:	693b      	ldr	r3, [r7, #16]
 8007a04:	691b      	ldr	r3, [r3, #16]
 8007a06:	693a      	ldr	r2, [r7, #16]
 8007a08:	8992      	ldrh	r2, [r2, #12]
 8007a0a:	441a      	add	r2, r3
 8007a0c:	693b      	ldr	r3, [r7, #16]
 8007a0e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8007a10:	693b      	ldr	r3, [r7, #16]
 8007a12:	6919      	ldr	r1, [r3, #16]
 8007a14:	693b      	ldr	r3, [r7, #16]
 8007a16:	899b      	ldrh	r3, [r3, #12]
 8007a18:	461a      	mov	r2, r3
 8007a1a:	693b      	ldr	r3, [r7, #16]
 8007a1c:	685b      	ldr	r3, [r3, #4]
 8007a1e:	4293      	cmp	r3, r2
 8007a20:	bf38      	it	cc
 8007a22:	4613      	movcc	r3, r2
 8007a24:	461a      	mov	r2, r3
 8007a26:	68f8      	ldr	r0, [r7, #12]
 8007a28:	f001 f9d2 	bl	8008dd0 <USBD_CtlContinueRx>
 8007a2c:	e07d      	b.n	8007b2a <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007a34:	f003 031f 	and.w	r3, r3, #31
 8007a38:	2b02      	cmp	r3, #2
 8007a3a:	d014      	beq.n	8007a66 <USBD_LL_DataOutStage+0xaa>
 8007a3c:	2b02      	cmp	r3, #2
 8007a3e:	d81d      	bhi.n	8007a7c <USBD_LL_DataOutStage+0xc0>
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d002      	beq.n	8007a4a <USBD_LL_DataOutStage+0x8e>
 8007a44:	2b01      	cmp	r3, #1
 8007a46:	d003      	beq.n	8007a50 <USBD_LL_DataOutStage+0x94>
 8007a48:	e018      	b.n	8007a7c <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	75bb      	strb	r3, [r7, #22]
            break;
 8007a4e:	e018      	b.n	8007a82 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007a56:	b2db      	uxtb	r3, r3
 8007a58:	4619      	mov	r1, r3
 8007a5a:	68f8      	ldr	r0, [r7, #12]
 8007a5c:	f000 fa6e 	bl	8007f3c <USBD_CoreFindIF>
 8007a60:	4603      	mov	r3, r0
 8007a62:	75bb      	strb	r3, [r7, #22]
            break;
 8007a64:	e00d      	b.n	8007a82 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007a6c:	b2db      	uxtb	r3, r3
 8007a6e:	4619      	mov	r1, r3
 8007a70:	68f8      	ldr	r0, [r7, #12]
 8007a72:	f000 fa70 	bl	8007f56 <USBD_CoreFindEP>
 8007a76:	4603      	mov	r3, r0
 8007a78:	75bb      	strb	r3, [r7, #22]
            break;
 8007a7a:	e002      	b.n	8007a82 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8007a7c:	2300      	movs	r3, #0
 8007a7e:	75bb      	strb	r3, [r7, #22]
            break;
 8007a80:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8007a82:	7dbb      	ldrb	r3, [r7, #22]
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d119      	bne.n	8007abc <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007a8e:	b2db      	uxtb	r3, r3
 8007a90:	2b03      	cmp	r3, #3
 8007a92:	d113      	bne.n	8007abc <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8007a94:	7dba      	ldrb	r2, [r7, #22]
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	32ae      	adds	r2, #174	@ 0xae
 8007a9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a9e:	691b      	ldr	r3, [r3, #16]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d00b      	beq.n	8007abc <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8007aa4:	7dba      	ldrb	r2, [r7, #22]
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8007aac:	7dba      	ldrb	r2, [r7, #22]
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	32ae      	adds	r2, #174	@ 0xae
 8007ab2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ab6:	691b      	ldr	r3, [r3, #16]
 8007ab8:	68f8      	ldr	r0, [r7, #12]
 8007aba:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8007abc:	68f8      	ldr	r0, [r7, #12]
 8007abe:	f001 f998 	bl	8008df2 <USBD_CtlSendStatus>
 8007ac2:	e032      	b.n	8007b2a <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8007ac4:	7afb      	ldrb	r3, [r7, #11]
 8007ac6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007aca:	b2db      	uxtb	r3, r3
 8007acc:	4619      	mov	r1, r3
 8007ace:	68f8      	ldr	r0, [r7, #12]
 8007ad0:	f000 fa41 	bl	8007f56 <USBD_CoreFindEP>
 8007ad4:	4603      	mov	r3, r0
 8007ad6:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007ad8:	7dbb      	ldrb	r3, [r7, #22]
 8007ada:	2bff      	cmp	r3, #255	@ 0xff
 8007adc:	d025      	beq.n	8007b2a <USBD_LL_DataOutStage+0x16e>
 8007ade:	7dbb      	ldrb	r3, [r7, #22]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d122      	bne.n	8007b2a <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007aea:	b2db      	uxtb	r3, r3
 8007aec:	2b03      	cmp	r3, #3
 8007aee:	d117      	bne.n	8007b20 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8007af0:	7dba      	ldrb	r2, [r7, #22]
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	32ae      	adds	r2, #174	@ 0xae
 8007af6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007afa:	699b      	ldr	r3, [r3, #24]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d00f      	beq.n	8007b20 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8007b00:	7dba      	ldrb	r2, [r7, #22]
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8007b08:	7dba      	ldrb	r2, [r7, #22]
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	32ae      	adds	r2, #174	@ 0xae
 8007b0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b12:	699b      	ldr	r3, [r3, #24]
 8007b14:	7afa      	ldrb	r2, [r7, #11]
 8007b16:	4611      	mov	r1, r2
 8007b18:	68f8      	ldr	r0, [r7, #12]
 8007b1a:	4798      	blx	r3
 8007b1c:	4603      	mov	r3, r0
 8007b1e:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8007b20:	7dfb      	ldrb	r3, [r7, #23]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d001      	beq.n	8007b2a <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8007b26:	7dfb      	ldrb	r3, [r7, #23]
 8007b28:	e000      	b.n	8007b2c <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8007b2a:	2300      	movs	r3, #0
}
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	3718      	adds	r7, #24
 8007b30:	46bd      	mov	sp, r7
 8007b32:	bd80      	pop	{r7, pc}

08007b34 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	b086      	sub	sp, #24
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	60f8      	str	r0, [r7, #12]
 8007b3c:	460b      	mov	r3, r1
 8007b3e:	607a      	str	r2, [r7, #4]
 8007b40:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8007b42:	7afb      	ldrb	r3, [r7, #11]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d178      	bne.n	8007c3a <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	3314      	adds	r3, #20
 8007b4c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007b54:	2b02      	cmp	r3, #2
 8007b56:	d163      	bne.n	8007c20 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8007b58:	693b      	ldr	r3, [r7, #16]
 8007b5a:	685b      	ldr	r3, [r3, #4]
 8007b5c:	693a      	ldr	r2, [r7, #16]
 8007b5e:	8992      	ldrh	r2, [r2, #12]
 8007b60:	4293      	cmp	r3, r2
 8007b62:	d91c      	bls.n	8007b9e <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8007b64:	693b      	ldr	r3, [r7, #16]
 8007b66:	685b      	ldr	r3, [r3, #4]
 8007b68:	693a      	ldr	r2, [r7, #16]
 8007b6a:	8992      	ldrh	r2, [r2, #12]
 8007b6c:	1a9a      	subs	r2, r3, r2
 8007b6e:	693b      	ldr	r3, [r7, #16]
 8007b70:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8007b72:	693b      	ldr	r3, [r7, #16]
 8007b74:	691b      	ldr	r3, [r3, #16]
 8007b76:	693a      	ldr	r2, [r7, #16]
 8007b78:	8992      	ldrh	r2, [r2, #12]
 8007b7a:	441a      	add	r2, r3
 8007b7c:	693b      	ldr	r3, [r7, #16]
 8007b7e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8007b80:	693b      	ldr	r3, [r7, #16]
 8007b82:	6919      	ldr	r1, [r3, #16]
 8007b84:	693b      	ldr	r3, [r7, #16]
 8007b86:	685b      	ldr	r3, [r3, #4]
 8007b88:	461a      	mov	r2, r3
 8007b8a:	68f8      	ldr	r0, [r7, #12]
 8007b8c:	f001 f8ee 	bl	8008d6c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007b90:	2300      	movs	r3, #0
 8007b92:	2200      	movs	r2, #0
 8007b94:	2100      	movs	r1, #0
 8007b96:	68f8      	ldr	r0, [r7, #12]
 8007b98:	f001 fe40 	bl	800981c <USBD_LL_PrepareReceive>
 8007b9c:	e040      	b.n	8007c20 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007b9e:	693b      	ldr	r3, [r7, #16]
 8007ba0:	899b      	ldrh	r3, [r3, #12]
 8007ba2:	461a      	mov	r2, r3
 8007ba4:	693b      	ldr	r3, [r7, #16]
 8007ba6:	685b      	ldr	r3, [r3, #4]
 8007ba8:	429a      	cmp	r2, r3
 8007baa:	d11c      	bne.n	8007be6 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8007bac:	693b      	ldr	r3, [r7, #16]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	693a      	ldr	r2, [r7, #16]
 8007bb2:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007bb4:	4293      	cmp	r3, r2
 8007bb6:	d316      	bcc.n	8007be6 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8007bb8:	693b      	ldr	r3, [r7, #16]
 8007bba:	681a      	ldr	r2, [r3, #0]
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007bc2:	429a      	cmp	r2, r3
 8007bc4:	d20f      	bcs.n	8007be6 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	2100      	movs	r1, #0
 8007bca:	68f8      	ldr	r0, [r7, #12]
 8007bcc:	f001 f8ce 	bl	8008d6c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007bd8:	2300      	movs	r3, #0
 8007bda:	2200      	movs	r2, #0
 8007bdc:	2100      	movs	r1, #0
 8007bde:	68f8      	ldr	r0, [r7, #12]
 8007be0:	f001 fe1c 	bl	800981c <USBD_LL_PrepareReceive>
 8007be4:	e01c      	b.n	8007c20 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007bec:	b2db      	uxtb	r3, r3
 8007bee:	2b03      	cmp	r3, #3
 8007bf0:	d10f      	bne.n	8007c12 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007bf8:	68db      	ldr	r3, [r3, #12]
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d009      	beq.n	8007c12 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	2200      	movs	r2, #0
 8007c02:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007c0c:	68db      	ldr	r3, [r3, #12]
 8007c0e:	68f8      	ldr	r0, [r7, #12]
 8007c10:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007c12:	2180      	movs	r1, #128	@ 0x80
 8007c14:	68f8      	ldr	r0, [r7, #12]
 8007c16:	f001 fd57 	bl	80096c8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007c1a:	68f8      	ldr	r0, [r7, #12]
 8007c1c:	f001 f8fc 	bl	8008e18 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d03a      	beq.n	8007ca0 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8007c2a:	68f8      	ldr	r0, [r7, #12]
 8007c2c:	f7ff fe30 	bl	8007890 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	2200      	movs	r2, #0
 8007c34:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8007c38:	e032      	b.n	8007ca0 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8007c3a:	7afb      	ldrb	r3, [r7, #11]
 8007c3c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007c40:	b2db      	uxtb	r3, r3
 8007c42:	4619      	mov	r1, r3
 8007c44:	68f8      	ldr	r0, [r7, #12]
 8007c46:	f000 f986 	bl	8007f56 <USBD_CoreFindEP>
 8007c4a:	4603      	mov	r3, r0
 8007c4c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007c4e:	7dfb      	ldrb	r3, [r7, #23]
 8007c50:	2bff      	cmp	r3, #255	@ 0xff
 8007c52:	d025      	beq.n	8007ca0 <USBD_LL_DataInStage+0x16c>
 8007c54:	7dfb      	ldrb	r3, [r7, #23]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d122      	bne.n	8007ca0 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007c60:	b2db      	uxtb	r3, r3
 8007c62:	2b03      	cmp	r3, #3
 8007c64:	d11c      	bne.n	8007ca0 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8007c66:	7dfa      	ldrb	r2, [r7, #23]
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	32ae      	adds	r2, #174	@ 0xae
 8007c6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c70:	695b      	ldr	r3, [r3, #20]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d014      	beq.n	8007ca0 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8007c76:	7dfa      	ldrb	r2, [r7, #23]
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8007c7e:	7dfa      	ldrb	r2, [r7, #23]
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	32ae      	adds	r2, #174	@ 0xae
 8007c84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c88:	695b      	ldr	r3, [r3, #20]
 8007c8a:	7afa      	ldrb	r2, [r7, #11]
 8007c8c:	4611      	mov	r1, r2
 8007c8e:	68f8      	ldr	r0, [r7, #12]
 8007c90:	4798      	blx	r3
 8007c92:	4603      	mov	r3, r0
 8007c94:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8007c96:	7dbb      	ldrb	r3, [r7, #22]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d001      	beq.n	8007ca0 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8007c9c:	7dbb      	ldrb	r3, [r7, #22]
 8007c9e:	e000      	b.n	8007ca2 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8007ca0:	2300      	movs	r3, #0
}
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	3718      	adds	r7, #24
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	bd80      	pop	{r7, pc}

08007caa <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007caa:	b580      	push	{r7, lr}
 8007cac:	b084      	sub	sp, #16
 8007cae:	af00      	add	r7, sp, #0
 8007cb0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8007cb2:	2300      	movs	r3, #0
 8007cb4:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	2201      	movs	r2, #1
 8007cba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	2200      	movs	r2, #0
 8007cca:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2200      	movs	r2, #0
 8007cd0:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d014      	beq.n	8007d10 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007cec:	685b      	ldr	r3, [r3, #4]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d00e      	beq.n	8007d10 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007cf8:	685b      	ldr	r3, [r3, #4]
 8007cfa:	687a      	ldr	r2, [r7, #4]
 8007cfc:	6852      	ldr	r2, [r2, #4]
 8007cfe:	b2d2      	uxtb	r2, r2
 8007d00:	4611      	mov	r1, r2
 8007d02:	6878      	ldr	r0, [r7, #4]
 8007d04:	4798      	blx	r3
 8007d06:	4603      	mov	r3, r0
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d001      	beq.n	8007d10 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8007d0c:	2303      	movs	r3, #3
 8007d0e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007d10:	2340      	movs	r3, #64	@ 0x40
 8007d12:	2200      	movs	r2, #0
 8007d14:	2100      	movs	r1, #0
 8007d16:	6878      	ldr	r0, [r7, #4]
 8007d18:	f001 fc91 	bl	800963e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2201      	movs	r2, #1
 8007d20:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	2240      	movs	r2, #64	@ 0x40
 8007d28:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007d2c:	2340      	movs	r3, #64	@ 0x40
 8007d2e:	2200      	movs	r2, #0
 8007d30:	2180      	movs	r1, #128	@ 0x80
 8007d32:	6878      	ldr	r0, [r7, #4]
 8007d34:	f001 fc83 	bl	800963e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2201      	movs	r2, #1
 8007d3c:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2240      	movs	r2, #64	@ 0x40
 8007d44:	841a      	strh	r2, [r3, #32]

  return ret;
 8007d46:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d48:	4618      	mov	r0, r3
 8007d4a:	3710      	adds	r7, #16
 8007d4c:	46bd      	mov	sp, r7
 8007d4e:	bd80      	pop	{r7, pc}

08007d50 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007d50:	b480      	push	{r7}
 8007d52:	b083      	sub	sp, #12
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]
 8007d58:	460b      	mov	r3, r1
 8007d5a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	78fa      	ldrb	r2, [r7, #3]
 8007d60:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007d62:	2300      	movs	r3, #0
}
 8007d64:	4618      	mov	r0, r3
 8007d66:	370c      	adds	r7, #12
 8007d68:	46bd      	mov	sp, r7
 8007d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6e:	4770      	bx	lr

08007d70 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007d70:	b480      	push	{r7}
 8007d72:	b083      	sub	sp, #12
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d7e:	b2db      	uxtb	r3, r3
 8007d80:	2b04      	cmp	r3, #4
 8007d82:	d006      	beq.n	8007d92 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d8a:	b2da      	uxtb	r2, r3
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2204      	movs	r2, #4
 8007d96:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8007d9a:	2300      	movs	r3, #0
}
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	370c      	adds	r7, #12
 8007da0:	46bd      	mov	sp, r7
 8007da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da6:	4770      	bx	lr

08007da8 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007da8:	b480      	push	{r7}
 8007daa:	b083      	sub	sp, #12
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007db6:	b2db      	uxtb	r3, r3
 8007db8:	2b04      	cmp	r3, #4
 8007dba:	d106      	bne.n	8007dca <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8007dc2:	b2da      	uxtb	r2, r3
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8007dca:	2300      	movs	r3, #0
}
 8007dcc:	4618      	mov	r0, r3
 8007dce:	370c      	adds	r7, #12
 8007dd0:	46bd      	mov	sp, r7
 8007dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd6:	4770      	bx	lr

08007dd8 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007dd8:	b580      	push	{r7, lr}
 8007dda:	b082      	sub	sp, #8
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007de6:	b2db      	uxtb	r3, r3
 8007de8:	2b03      	cmp	r3, #3
 8007dea:	d110      	bne.n	8007e0e <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d00b      	beq.n	8007e0e <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007dfc:	69db      	ldr	r3, [r3, #28]
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d005      	beq.n	8007e0e <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e08:	69db      	ldr	r3, [r3, #28]
 8007e0a:	6878      	ldr	r0, [r7, #4]
 8007e0c:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8007e0e:	2300      	movs	r3, #0
}
 8007e10:	4618      	mov	r0, r3
 8007e12:	3708      	adds	r7, #8
 8007e14:	46bd      	mov	sp, r7
 8007e16:	bd80      	pop	{r7, pc}

08007e18 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007e18:	b580      	push	{r7, lr}
 8007e1a:	b082      	sub	sp, #8
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	6078      	str	r0, [r7, #4]
 8007e20:	460b      	mov	r3, r1
 8007e22:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	32ae      	adds	r2, #174	@ 0xae
 8007e2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d101      	bne.n	8007e3a <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8007e36:	2303      	movs	r3, #3
 8007e38:	e01c      	b.n	8007e74 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007e40:	b2db      	uxtb	r3, r3
 8007e42:	2b03      	cmp	r3, #3
 8007e44:	d115      	bne.n	8007e72 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	32ae      	adds	r2, #174	@ 0xae
 8007e50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e54:	6a1b      	ldr	r3, [r3, #32]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d00b      	beq.n	8007e72 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	32ae      	adds	r2, #174	@ 0xae
 8007e64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e68:	6a1b      	ldr	r3, [r3, #32]
 8007e6a:	78fa      	ldrb	r2, [r7, #3]
 8007e6c:	4611      	mov	r1, r2
 8007e6e:	6878      	ldr	r0, [r7, #4]
 8007e70:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007e72:	2300      	movs	r3, #0
}
 8007e74:	4618      	mov	r0, r3
 8007e76:	3708      	adds	r7, #8
 8007e78:	46bd      	mov	sp, r7
 8007e7a:	bd80      	pop	{r7, pc}

08007e7c <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	b082      	sub	sp, #8
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
 8007e84:	460b      	mov	r3, r1
 8007e86:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	32ae      	adds	r2, #174	@ 0xae
 8007e92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d101      	bne.n	8007e9e <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8007e9a:	2303      	movs	r3, #3
 8007e9c:	e01c      	b.n	8007ed8 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ea4:	b2db      	uxtb	r3, r3
 8007ea6:	2b03      	cmp	r3, #3
 8007ea8:	d115      	bne.n	8007ed6 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	32ae      	adds	r2, #174	@ 0xae
 8007eb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007eb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d00b      	beq.n	8007ed6 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	32ae      	adds	r2, #174	@ 0xae
 8007ec8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ece:	78fa      	ldrb	r2, [r7, #3]
 8007ed0:	4611      	mov	r1, r2
 8007ed2:	6878      	ldr	r0, [r7, #4]
 8007ed4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007ed6:	2300      	movs	r3, #0
}
 8007ed8:	4618      	mov	r0, r3
 8007eda:	3708      	adds	r7, #8
 8007edc:	46bd      	mov	sp, r7
 8007ede:	bd80      	pop	{r7, pc}

08007ee0 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8007ee0:	b480      	push	{r7}
 8007ee2:	b083      	sub	sp, #12
 8007ee4:	af00      	add	r7, sp, #0
 8007ee6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007ee8:	2300      	movs	r3, #0
}
 8007eea:	4618      	mov	r0, r3
 8007eec:	370c      	adds	r7, #12
 8007eee:	46bd      	mov	sp, r7
 8007ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef4:	4770      	bx	lr

08007ef6 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8007ef6:	b580      	push	{r7, lr}
 8007ef8:	b084      	sub	sp, #16
 8007efa:	af00      	add	r7, sp, #0
 8007efc:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8007efe:	2300      	movs	r3, #0
 8007f00:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	2201      	movs	r2, #1
 8007f06:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d00e      	beq.n	8007f32 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f1a:	685b      	ldr	r3, [r3, #4]
 8007f1c:	687a      	ldr	r2, [r7, #4]
 8007f1e:	6852      	ldr	r2, [r2, #4]
 8007f20:	b2d2      	uxtb	r2, r2
 8007f22:	4611      	mov	r1, r2
 8007f24:	6878      	ldr	r0, [r7, #4]
 8007f26:	4798      	blx	r3
 8007f28:	4603      	mov	r3, r0
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d001      	beq.n	8007f32 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8007f2e:	2303      	movs	r3, #3
 8007f30:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007f32:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f34:	4618      	mov	r0, r3
 8007f36:	3710      	adds	r7, #16
 8007f38:	46bd      	mov	sp, r7
 8007f3a:	bd80      	pop	{r7, pc}

08007f3c <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007f3c:	b480      	push	{r7}
 8007f3e:	b083      	sub	sp, #12
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
 8007f44:	460b      	mov	r3, r1
 8007f46:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007f48:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007f4a:	4618      	mov	r0, r3
 8007f4c:	370c      	adds	r7, #12
 8007f4e:	46bd      	mov	sp, r7
 8007f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f54:	4770      	bx	lr

08007f56 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007f56:	b480      	push	{r7}
 8007f58:	b083      	sub	sp, #12
 8007f5a:	af00      	add	r7, sp, #0
 8007f5c:	6078      	str	r0, [r7, #4]
 8007f5e:	460b      	mov	r3, r1
 8007f60:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007f62:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007f64:	4618      	mov	r0, r3
 8007f66:	370c      	adds	r7, #12
 8007f68:	46bd      	mov	sp, r7
 8007f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6e:	4770      	bx	lr

08007f70 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8007f70:	b580      	push	{r7, lr}
 8007f72:	b086      	sub	sp, #24
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	6078      	str	r0, [r7, #4]
 8007f78:	460b      	mov	r3, r1
 8007f7a:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8007f84:	2300      	movs	r3, #0
 8007f86:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	885b      	ldrh	r3, [r3, #2]
 8007f8c:	b29b      	uxth	r3, r3
 8007f8e:	68fa      	ldr	r2, [r7, #12]
 8007f90:	7812      	ldrb	r2, [r2, #0]
 8007f92:	4293      	cmp	r3, r2
 8007f94:	d91f      	bls.n	8007fd6 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	781b      	ldrb	r3, [r3, #0]
 8007f9a:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8007f9c:	e013      	b.n	8007fc6 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8007f9e:	f107 030a 	add.w	r3, r7, #10
 8007fa2:	4619      	mov	r1, r3
 8007fa4:	6978      	ldr	r0, [r7, #20]
 8007fa6:	f000 f81b 	bl	8007fe0 <USBD_GetNextDesc>
 8007faa:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8007fac:	697b      	ldr	r3, [r7, #20]
 8007fae:	785b      	ldrb	r3, [r3, #1]
 8007fb0:	2b05      	cmp	r3, #5
 8007fb2:	d108      	bne.n	8007fc6 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8007fb4:	697b      	ldr	r3, [r7, #20]
 8007fb6:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8007fb8:	693b      	ldr	r3, [r7, #16]
 8007fba:	789b      	ldrb	r3, [r3, #2]
 8007fbc:	78fa      	ldrb	r2, [r7, #3]
 8007fbe:	429a      	cmp	r2, r3
 8007fc0:	d008      	beq.n	8007fd4 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	885b      	ldrh	r3, [r3, #2]
 8007fca:	b29a      	uxth	r2, r3
 8007fcc:	897b      	ldrh	r3, [r7, #10]
 8007fce:	429a      	cmp	r2, r3
 8007fd0:	d8e5      	bhi.n	8007f9e <USBD_GetEpDesc+0x2e>
 8007fd2:	e000      	b.n	8007fd6 <USBD_GetEpDesc+0x66>
          break;
 8007fd4:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8007fd6:	693b      	ldr	r3, [r7, #16]
}
 8007fd8:	4618      	mov	r0, r3
 8007fda:	3718      	adds	r7, #24
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	bd80      	pop	{r7, pc}

08007fe0 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8007fe0:	b480      	push	{r7}
 8007fe2:	b085      	sub	sp, #20
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
 8007fe8:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8007fee:	683b      	ldr	r3, [r7, #0]
 8007ff0:	881b      	ldrh	r3, [r3, #0]
 8007ff2:	68fa      	ldr	r2, [r7, #12]
 8007ff4:	7812      	ldrb	r2, [r2, #0]
 8007ff6:	4413      	add	r3, r2
 8007ff8:	b29a      	uxth	r2, r3
 8007ffa:	683b      	ldr	r3, [r7, #0]
 8007ffc:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	781b      	ldrb	r3, [r3, #0]
 8008002:	461a      	mov	r2, r3
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	4413      	add	r3, r2
 8008008:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800800a:	68fb      	ldr	r3, [r7, #12]
}
 800800c:	4618      	mov	r0, r3
 800800e:	3714      	adds	r7, #20
 8008010:	46bd      	mov	sp, r7
 8008012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008016:	4770      	bx	lr

08008018 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008018:	b480      	push	{r7}
 800801a:	b087      	sub	sp, #28
 800801c:	af00      	add	r7, sp, #0
 800801e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008024:	697b      	ldr	r3, [r7, #20]
 8008026:	781b      	ldrb	r3, [r3, #0]
 8008028:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800802a:	697b      	ldr	r3, [r7, #20]
 800802c:	3301      	adds	r3, #1
 800802e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008030:	697b      	ldr	r3, [r7, #20]
 8008032:	781b      	ldrb	r3, [r3, #0]
 8008034:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008036:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800803a:	021b      	lsls	r3, r3, #8
 800803c:	b21a      	sxth	r2, r3
 800803e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008042:	4313      	orrs	r3, r2
 8008044:	b21b      	sxth	r3, r3
 8008046:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008048:	89fb      	ldrh	r3, [r7, #14]
}
 800804a:	4618      	mov	r0, r3
 800804c:	371c      	adds	r7, #28
 800804e:	46bd      	mov	sp, r7
 8008050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008054:	4770      	bx	lr
	...

08008058 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008058:	b580      	push	{r7, lr}
 800805a:	b084      	sub	sp, #16
 800805c:	af00      	add	r7, sp, #0
 800805e:	6078      	str	r0, [r7, #4]
 8008060:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008062:	2300      	movs	r3, #0
 8008064:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008066:	683b      	ldr	r3, [r7, #0]
 8008068:	781b      	ldrb	r3, [r3, #0]
 800806a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800806e:	2b40      	cmp	r3, #64	@ 0x40
 8008070:	d005      	beq.n	800807e <USBD_StdDevReq+0x26>
 8008072:	2b40      	cmp	r3, #64	@ 0x40
 8008074:	d857      	bhi.n	8008126 <USBD_StdDevReq+0xce>
 8008076:	2b00      	cmp	r3, #0
 8008078:	d00f      	beq.n	800809a <USBD_StdDevReq+0x42>
 800807a:	2b20      	cmp	r3, #32
 800807c:	d153      	bne.n	8008126 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	32ae      	adds	r2, #174	@ 0xae
 8008088:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800808c:	689b      	ldr	r3, [r3, #8]
 800808e:	6839      	ldr	r1, [r7, #0]
 8008090:	6878      	ldr	r0, [r7, #4]
 8008092:	4798      	blx	r3
 8008094:	4603      	mov	r3, r0
 8008096:	73fb      	strb	r3, [r7, #15]
      break;
 8008098:	e04a      	b.n	8008130 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800809a:	683b      	ldr	r3, [r7, #0]
 800809c:	785b      	ldrb	r3, [r3, #1]
 800809e:	2b09      	cmp	r3, #9
 80080a0:	d83b      	bhi.n	800811a <USBD_StdDevReq+0xc2>
 80080a2:	a201      	add	r2, pc, #4	@ (adr r2, 80080a8 <USBD_StdDevReq+0x50>)
 80080a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080a8:	080080fd 	.word	0x080080fd
 80080ac:	08008111 	.word	0x08008111
 80080b0:	0800811b 	.word	0x0800811b
 80080b4:	08008107 	.word	0x08008107
 80080b8:	0800811b 	.word	0x0800811b
 80080bc:	080080db 	.word	0x080080db
 80080c0:	080080d1 	.word	0x080080d1
 80080c4:	0800811b 	.word	0x0800811b
 80080c8:	080080f3 	.word	0x080080f3
 80080cc:	080080e5 	.word	0x080080e5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80080d0:	6839      	ldr	r1, [r7, #0]
 80080d2:	6878      	ldr	r0, [r7, #4]
 80080d4:	f000 fa3e 	bl	8008554 <USBD_GetDescriptor>
          break;
 80080d8:	e024      	b.n	8008124 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80080da:	6839      	ldr	r1, [r7, #0]
 80080dc:	6878      	ldr	r0, [r7, #4]
 80080de:	f000 fbcd 	bl	800887c <USBD_SetAddress>
          break;
 80080e2:	e01f      	b.n	8008124 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80080e4:	6839      	ldr	r1, [r7, #0]
 80080e6:	6878      	ldr	r0, [r7, #4]
 80080e8:	f000 fc0c 	bl	8008904 <USBD_SetConfig>
 80080ec:	4603      	mov	r3, r0
 80080ee:	73fb      	strb	r3, [r7, #15]
          break;
 80080f0:	e018      	b.n	8008124 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80080f2:	6839      	ldr	r1, [r7, #0]
 80080f4:	6878      	ldr	r0, [r7, #4]
 80080f6:	f000 fcaf 	bl	8008a58 <USBD_GetConfig>
          break;
 80080fa:	e013      	b.n	8008124 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80080fc:	6839      	ldr	r1, [r7, #0]
 80080fe:	6878      	ldr	r0, [r7, #4]
 8008100:	f000 fce0 	bl	8008ac4 <USBD_GetStatus>
          break;
 8008104:	e00e      	b.n	8008124 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008106:	6839      	ldr	r1, [r7, #0]
 8008108:	6878      	ldr	r0, [r7, #4]
 800810a:	f000 fd0f 	bl	8008b2c <USBD_SetFeature>
          break;
 800810e:	e009      	b.n	8008124 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008110:	6839      	ldr	r1, [r7, #0]
 8008112:	6878      	ldr	r0, [r7, #4]
 8008114:	f000 fd33 	bl	8008b7e <USBD_ClrFeature>
          break;
 8008118:	e004      	b.n	8008124 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800811a:	6839      	ldr	r1, [r7, #0]
 800811c:	6878      	ldr	r0, [r7, #4]
 800811e:	f000 fd8a 	bl	8008c36 <USBD_CtlError>
          break;
 8008122:	bf00      	nop
      }
      break;
 8008124:	e004      	b.n	8008130 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8008126:	6839      	ldr	r1, [r7, #0]
 8008128:	6878      	ldr	r0, [r7, #4]
 800812a:	f000 fd84 	bl	8008c36 <USBD_CtlError>
      break;
 800812e:	bf00      	nop
  }

  return ret;
 8008130:	7bfb      	ldrb	r3, [r7, #15]
}
 8008132:	4618      	mov	r0, r3
 8008134:	3710      	adds	r7, #16
 8008136:	46bd      	mov	sp, r7
 8008138:	bd80      	pop	{r7, pc}
 800813a:	bf00      	nop

0800813c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800813c:	b580      	push	{r7, lr}
 800813e:	b084      	sub	sp, #16
 8008140:	af00      	add	r7, sp, #0
 8008142:	6078      	str	r0, [r7, #4]
 8008144:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008146:	2300      	movs	r3, #0
 8008148:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800814a:	683b      	ldr	r3, [r7, #0]
 800814c:	781b      	ldrb	r3, [r3, #0]
 800814e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008152:	2b40      	cmp	r3, #64	@ 0x40
 8008154:	d005      	beq.n	8008162 <USBD_StdItfReq+0x26>
 8008156:	2b40      	cmp	r3, #64	@ 0x40
 8008158:	d852      	bhi.n	8008200 <USBD_StdItfReq+0xc4>
 800815a:	2b00      	cmp	r3, #0
 800815c:	d001      	beq.n	8008162 <USBD_StdItfReq+0x26>
 800815e:	2b20      	cmp	r3, #32
 8008160:	d14e      	bne.n	8008200 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008168:	b2db      	uxtb	r3, r3
 800816a:	3b01      	subs	r3, #1
 800816c:	2b02      	cmp	r3, #2
 800816e:	d840      	bhi.n	80081f2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008170:	683b      	ldr	r3, [r7, #0]
 8008172:	889b      	ldrh	r3, [r3, #4]
 8008174:	b2db      	uxtb	r3, r3
 8008176:	2b01      	cmp	r3, #1
 8008178:	d836      	bhi.n	80081e8 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800817a:	683b      	ldr	r3, [r7, #0]
 800817c:	889b      	ldrh	r3, [r3, #4]
 800817e:	b2db      	uxtb	r3, r3
 8008180:	4619      	mov	r1, r3
 8008182:	6878      	ldr	r0, [r7, #4]
 8008184:	f7ff feda 	bl	8007f3c <USBD_CoreFindIF>
 8008188:	4603      	mov	r3, r0
 800818a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800818c:	7bbb      	ldrb	r3, [r7, #14]
 800818e:	2bff      	cmp	r3, #255	@ 0xff
 8008190:	d01d      	beq.n	80081ce <USBD_StdItfReq+0x92>
 8008192:	7bbb      	ldrb	r3, [r7, #14]
 8008194:	2b00      	cmp	r3, #0
 8008196:	d11a      	bne.n	80081ce <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8008198:	7bba      	ldrb	r2, [r7, #14]
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	32ae      	adds	r2, #174	@ 0xae
 800819e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081a2:	689b      	ldr	r3, [r3, #8]
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d00f      	beq.n	80081c8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80081a8:	7bba      	ldrb	r2, [r7, #14]
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80081b0:	7bba      	ldrb	r2, [r7, #14]
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	32ae      	adds	r2, #174	@ 0xae
 80081b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081ba:	689b      	ldr	r3, [r3, #8]
 80081bc:	6839      	ldr	r1, [r7, #0]
 80081be:	6878      	ldr	r0, [r7, #4]
 80081c0:	4798      	blx	r3
 80081c2:	4603      	mov	r3, r0
 80081c4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80081c6:	e004      	b.n	80081d2 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80081c8:	2303      	movs	r3, #3
 80081ca:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80081cc:	e001      	b.n	80081d2 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80081ce:	2303      	movs	r3, #3
 80081d0:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	88db      	ldrh	r3, [r3, #6]
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d110      	bne.n	80081fc <USBD_StdItfReq+0xc0>
 80081da:	7bfb      	ldrb	r3, [r7, #15]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d10d      	bne.n	80081fc <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80081e0:	6878      	ldr	r0, [r7, #4]
 80081e2:	f000 fe06 	bl	8008df2 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80081e6:	e009      	b.n	80081fc <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80081e8:	6839      	ldr	r1, [r7, #0]
 80081ea:	6878      	ldr	r0, [r7, #4]
 80081ec:	f000 fd23 	bl	8008c36 <USBD_CtlError>
          break;
 80081f0:	e004      	b.n	80081fc <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80081f2:	6839      	ldr	r1, [r7, #0]
 80081f4:	6878      	ldr	r0, [r7, #4]
 80081f6:	f000 fd1e 	bl	8008c36 <USBD_CtlError>
          break;
 80081fa:	e000      	b.n	80081fe <USBD_StdItfReq+0xc2>
          break;
 80081fc:	bf00      	nop
      }
      break;
 80081fe:	e004      	b.n	800820a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008200:	6839      	ldr	r1, [r7, #0]
 8008202:	6878      	ldr	r0, [r7, #4]
 8008204:	f000 fd17 	bl	8008c36 <USBD_CtlError>
      break;
 8008208:	bf00      	nop
  }

  return ret;
 800820a:	7bfb      	ldrb	r3, [r7, #15]
}
 800820c:	4618      	mov	r0, r3
 800820e:	3710      	adds	r7, #16
 8008210:	46bd      	mov	sp, r7
 8008212:	bd80      	pop	{r7, pc}

08008214 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008214:	b580      	push	{r7, lr}
 8008216:	b084      	sub	sp, #16
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]
 800821c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800821e:	2300      	movs	r3, #0
 8008220:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8008222:	683b      	ldr	r3, [r7, #0]
 8008224:	889b      	ldrh	r3, [r3, #4]
 8008226:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008228:	683b      	ldr	r3, [r7, #0]
 800822a:	781b      	ldrb	r3, [r3, #0]
 800822c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008230:	2b40      	cmp	r3, #64	@ 0x40
 8008232:	d007      	beq.n	8008244 <USBD_StdEPReq+0x30>
 8008234:	2b40      	cmp	r3, #64	@ 0x40
 8008236:	f200 8181 	bhi.w	800853c <USBD_StdEPReq+0x328>
 800823a:	2b00      	cmp	r3, #0
 800823c:	d02a      	beq.n	8008294 <USBD_StdEPReq+0x80>
 800823e:	2b20      	cmp	r3, #32
 8008240:	f040 817c 	bne.w	800853c <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8008244:	7bbb      	ldrb	r3, [r7, #14]
 8008246:	4619      	mov	r1, r3
 8008248:	6878      	ldr	r0, [r7, #4]
 800824a:	f7ff fe84 	bl	8007f56 <USBD_CoreFindEP>
 800824e:	4603      	mov	r3, r0
 8008250:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008252:	7b7b      	ldrb	r3, [r7, #13]
 8008254:	2bff      	cmp	r3, #255	@ 0xff
 8008256:	f000 8176 	beq.w	8008546 <USBD_StdEPReq+0x332>
 800825a:	7b7b      	ldrb	r3, [r7, #13]
 800825c:	2b00      	cmp	r3, #0
 800825e:	f040 8172 	bne.w	8008546 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8008262:	7b7a      	ldrb	r2, [r7, #13]
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800826a:	7b7a      	ldrb	r2, [r7, #13]
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	32ae      	adds	r2, #174	@ 0xae
 8008270:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008274:	689b      	ldr	r3, [r3, #8]
 8008276:	2b00      	cmp	r3, #0
 8008278:	f000 8165 	beq.w	8008546 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800827c:	7b7a      	ldrb	r2, [r7, #13]
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	32ae      	adds	r2, #174	@ 0xae
 8008282:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008286:	689b      	ldr	r3, [r3, #8]
 8008288:	6839      	ldr	r1, [r7, #0]
 800828a:	6878      	ldr	r0, [r7, #4]
 800828c:	4798      	blx	r3
 800828e:	4603      	mov	r3, r0
 8008290:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008292:	e158      	b.n	8008546 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008294:	683b      	ldr	r3, [r7, #0]
 8008296:	785b      	ldrb	r3, [r3, #1]
 8008298:	2b03      	cmp	r3, #3
 800829a:	d008      	beq.n	80082ae <USBD_StdEPReq+0x9a>
 800829c:	2b03      	cmp	r3, #3
 800829e:	f300 8147 	bgt.w	8008530 <USBD_StdEPReq+0x31c>
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	f000 809b 	beq.w	80083de <USBD_StdEPReq+0x1ca>
 80082a8:	2b01      	cmp	r3, #1
 80082aa:	d03c      	beq.n	8008326 <USBD_StdEPReq+0x112>
 80082ac:	e140      	b.n	8008530 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80082b4:	b2db      	uxtb	r3, r3
 80082b6:	2b02      	cmp	r3, #2
 80082b8:	d002      	beq.n	80082c0 <USBD_StdEPReq+0xac>
 80082ba:	2b03      	cmp	r3, #3
 80082bc:	d016      	beq.n	80082ec <USBD_StdEPReq+0xd8>
 80082be:	e02c      	b.n	800831a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80082c0:	7bbb      	ldrb	r3, [r7, #14]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d00d      	beq.n	80082e2 <USBD_StdEPReq+0xce>
 80082c6:	7bbb      	ldrb	r3, [r7, #14]
 80082c8:	2b80      	cmp	r3, #128	@ 0x80
 80082ca:	d00a      	beq.n	80082e2 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80082cc:	7bbb      	ldrb	r3, [r7, #14]
 80082ce:	4619      	mov	r1, r3
 80082d0:	6878      	ldr	r0, [r7, #4]
 80082d2:	f001 f9f9 	bl	80096c8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80082d6:	2180      	movs	r1, #128	@ 0x80
 80082d8:	6878      	ldr	r0, [r7, #4]
 80082da:	f001 f9f5 	bl	80096c8 <USBD_LL_StallEP>
 80082de:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80082e0:	e020      	b.n	8008324 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80082e2:	6839      	ldr	r1, [r7, #0]
 80082e4:	6878      	ldr	r0, [r7, #4]
 80082e6:	f000 fca6 	bl	8008c36 <USBD_CtlError>
              break;
 80082ea:	e01b      	b.n	8008324 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80082ec:	683b      	ldr	r3, [r7, #0]
 80082ee:	885b      	ldrh	r3, [r3, #2]
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d10e      	bne.n	8008312 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80082f4:	7bbb      	ldrb	r3, [r7, #14]
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d00b      	beq.n	8008312 <USBD_StdEPReq+0xfe>
 80082fa:	7bbb      	ldrb	r3, [r7, #14]
 80082fc:	2b80      	cmp	r3, #128	@ 0x80
 80082fe:	d008      	beq.n	8008312 <USBD_StdEPReq+0xfe>
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	88db      	ldrh	r3, [r3, #6]
 8008304:	2b00      	cmp	r3, #0
 8008306:	d104      	bne.n	8008312 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008308:	7bbb      	ldrb	r3, [r7, #14]
 800830a:	4619      	mov	r1, r3
 800830c:	6878      	ldr	r0, [r7, #4]
 800830e:	f001 f9db 	bl	80096c8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008312:	6878      	ldr	r0, [r7, #4]
 8008314:	f000 fd6d 	bl	8008df2 <USBD_CtlSendStatus>

              break;
 8008318:	e004      	b.n	8008324 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800831a:	6839      	ldr	r1, [r7, #0]
 800831c:	6878      	ldr	r0, [r7, #4]
 800831e:	f000 fc8a 	bl	8008c36 <USBD_CtlError>
              break;
 8008322:	bf00      	nop
          }
          break;
 8008324:	e109      	b.n	800853a <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800832c:	b2db      	uxtb	r3, r3
 800832e:	2b02      	cmp	r3, #2
 8008330:	d002      	beq.n	8008338 <USBD_StdEPReq+0x124>
 8008332:	2b03      	cmp	r3, #3
 8008334:	d016      	beq.n	8008364 <USBD_StdEPReq+0x150>
 8008336:	e04b      	b.n	80083d0 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008338:	7bbb      	ldrb	r3, [r7, #14]
 800833a:	2b00      	cmp	r3, #0
 800833c:	d00d      	beq.n	800835a <USBD_StdEPReq+0x146>
 800833e:	7bbb      	ldrb	r3, [r7, #14]
 8008340:	2b80      	cmp	r3, #128	@ 0x80
 8008342:	d00a      	beq.n	800835a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008344:	7bbb      	ldrb	r3, [r7, #14]
 8008346:	4619      	mov	r1, r3
 8008348:	6878      	ldr	r0, [r7, #4]
 800834a:	f001 f9bd 	bl	80096c8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800834e:	2180      	movs	r1, #128	@ 0x80
 8008350:	6878      	ldr	r0, [r7, #4]
 8008352:	f001 f9b9 	bl	80096c8 <USBD_LL_StallEP>
 8008356:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008358:	e040      	b.n	80083dc <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800835a:	6839      	ldr	r1, [r7, #0]
 800835c:	6878      	ldr	r0, [r7, #4]
 800835e:	f000 fc6a 	bl	8008c36 <USBD_CtlError>
              break;
 8008362:	e03b      	b.n	80083dc <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008364:	683b      	ldr	r3, [r7, #0]
 8008366:	885b      	ldrh	r3, [r3, #2]
 8008368:	2b00      	cmp	r3, #0
 800836a:	d136      	bne.n	80083da <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800836c:	7bbb      	ldrb	r3, [r7, #14]
 800836e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008372:	2b00      	cmp	r3, #0
 8008374:	d004      	beq.n	8008380 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008376:	7bbb      	ldrb	r3, [r7, #14]
 8008378:	4619      	mov	r1, r3
 800837a:	6878      	ldr	r0, [r7, #4]
 800837c:	f001 f9c3 	bl	8009706 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008380:	6878      	ldr	r0, [r7, #4]
 8008382:	f000 fd36 	bl	8008df2 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8008386:	7bbb      	ldrb	r3, [r7, #14]
 8008388:	4619      	mov	r1, r3
 800838a:	6878      	ldr	r0, [r7, #4]
 800838c:	f7ff fde3 	bl	8007f56 <USBD_CoreFindEP>
 8008390:	4603      	mov	r3, r0
 8008392:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008394:	7b7b      	ldrb	r3, [r7, #13]
 8008396:	2bff      	cmp	r3, #255	@ 0xff
 8008398:	d01f      	beq.n	80083da <USBD_StdEPReq+0x1c6>
 800839a:	7b7b      	ldrb	r3, [r7, #13]
 800839c:	2b00      	cmp	r3, #0
 800839e:	d11c      	bne.n	80083da <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80083a0:	7b7a      	ldrb	r2, [r7, #13]
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80083a8:	7b7a      	ldrb	r2, [r7, #13]
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	32ae      	adds	r2, #174	@ 0xae
 80083ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083b2:	689b      	ldr	r3, [r3, #8]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d010      	beq.n	80083da <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80083b8:	7b7a      	ldrb	r2, [r7, #13]
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	32ae      	adds	r2, #174	@ 0xae
 80083be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083c2:	689b      	ldr	r3, [r3, #8]
 80083c4:	6839      	ldr	r1, [r7, #0]
 80083c6:	6878      	ldr	r0, [r7, #4]
 80083c8:	4798      	blx	r3
 80083ca:	4603      	mov	r3, r0
 80083cc:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80083ce:	e004      	b.n	80083da <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80083d0:	6839      	ldr	r1, [r7, #0]
 80083d2:	6878      	ldr	r0, [r7, #4]
 80083d4:	f000 fc2f 	bl	8008c36 <USBD_CtlError>
              break;
 80083d8:	e000      	b.n	80083dc <USBD_StdEPReq+0x1c8>
              break;
 80083da:	bf00      	nop
          }
          break;
 80083dc:	e0ad      	b.n	800853a <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80083e4:	b2db      	uxtb	r3, r3
 80083e6:	2b02      	cmp	r3, #2
 80083e8:	d002      	beq.n	80083f0 <USBD_StdEPReq+0x1dc>
 80083ea:	2b03      	cmp	r3, #3
 80083ec:	d033      	beq.n	8008456 <USBD_StdEPReq+0x242>
 80083ee:	e099      	b.n	8008524 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80083f0:	7bbb      	ldrb	r3, [r7, #14]
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d007      	beq.n	8008406 <USBD_StdEPReq+0x1f2>
 80083f6:	7bbb      	ldrb	r3, [r7, #14]
 80083f8:	2b80      	cmp	r3, #128	@ 0x80
 80083fa:	d004      	beq.n	8008406 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80083fc:	6839      	ldr	r1, [r7, #0]
 80083fe:	6878      	ldr	r0, [r7, #4]
 8008400:	f000 fc19 	bl	8008c36 <USBD_CtlError>
                break;
 8008404:	e093      	b.n	800852e <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008406:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800840a:	2b00      	cmp	r3, #0
 800840c:	da0b      	bge.n	8008426 <USBD_StdEPReq+0x212>
 800840e:	7bbb      	ldrb	r3, [r7, #14]
 8008410:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008414:	4613      	mov	r3, r2
 8008416:	009b      	lsls	r3, r3, #2
 8008418:	4413      	add	r3, r2
 800841a:	009b      	lsls	r3, r3, #2
 800841c:	3310      	adds	r3, #16
 800841e:	687a      	ldr	r2, [r7, #4]
 8008420:	4413      	add	r3, r2
 8008422:	3304      	adds	r3, #4
 8008424:	e00b      	b.n	800843e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008426:	7bbb      	ldrb	r3, [r7, #14]
 8008428:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800842c:	4613      	mov	r3, r2
 800842e:	009b      	lsls	r3, r3, #2
 8008430:	4413      	add	r3, r2
 8008432:	009b      	lsls	r3, r3, #2
 8008434:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008438:	687a      	ldr	r2, [r7, #4]
 800843a:	4413      	add	r3, r2
 800843c:	3304      	adds	r3, #4
 800843e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008440:	68bb      	ldr	r3, [r7, #8]
 8008442:	2200      	movs	r2, #0
 8008444:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008446:	68bb      	ldr	r3, [r7, #8]
 8008448:	330e      	adds	r3, #14
 800844a:	2202      	movs	r2, #2
 800844c:	4619      	mov	r1, r3
 800844e:	6878      	ldr	r0, [r7, #4]
 8008450:	f000 fc6e 	bl	8008d30 <USBD_CtlSendData>
              break;
 8008454:	e06b      	b.n	800852e <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008456:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800845a:	2b00      	cmp	r3, #0
 800845c:	da11      	bge.n	8008482 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800845e:	7bbb      	ldrb	r3, [r7, #14]
 8008460:	f003 020f 	and.w	r2, r3, #15
 8008464:	6879      	ldr	r1, [r7, #4]
 8008466:	4613      	mov	r3, r2
 8008468:	009b      	lsls	r3, r3, #2
 800846a:	4413      	add	r3, r2
 800846c:	009b      	lsls	r3, r3, #2
 800846e:	440b      	add	r3, r1
 8008470:	3323      	adds	r3, #35	@ 0x23
 8008472:	781b      	ldrb	r3, [r3, #0]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d117      	bne.n	80084a8 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8008478:	6839      	ldr	r1, [r7, #0]
 800847a:	6878      	ldr	r0, [r7, #4]
 800847c:	f000 fbdb 	bl	8008c36 <USBD_CtlError>
                  break;
 8008480:	e055      	b.n	800852e <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008482:	7bbb      	ldrb	r3, [r7, #14]
 8008484:	f003 020f 	and.w	r2, r3, #15
 8008488:	6879      	ldr	r1, [r7, #4]
 800848a:	4613      	mov	r3, r2
 800848c:	009b      	lsls	r3, r3, #2
 800848e:	4413      	add	r3, r2
 8008490:	009b      	lsls	r3, r3, #2
 8008492:	440b      	add	r3, r1
 8008494:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008498:	781b      	ldrb	r3, [r3, #0]
 800849a:	2b00      	cmp	r3, #0
 800849c:	d104      	bne.n	80084a8 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800849e:	6839      	ldr	r1, [r7, #0]
 80084a0:	6878      	ldr	r0, [r7, #4]
 80084a2:	f000 fbc8 	bl	8008c36 <USBD_CtlError>
                  break;
 80084a6:	e042      	b.n	800852e <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80084a8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	da0b      	bge.n	80084c8 <USBD_StdEPReq+0x2b4>
 80084b0:	7bbb      	ldrb	r3, [r7, #14]
 80084b2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80084b6:	4613      	mov	r3, r2
 80084b8:	009b      	lsls	r3, r3, #2
 80084ba:	4413      	add	r3, r2
 80084bc:	009b      	lsls	r3, r3, #2
 80084be:	3310      	adds	r3, #16
 80084c0:	687a      	ldr	r2, [r7, #4]
 80084c2:	4413      	add	r3, r2
 80084c4:	3304      	adds	r3, #4
 80084c6:	e00b      	b.n	80084e0 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80084c8:	7bbb      	ldrb	r3, [r7, #14]
 80084ca:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80084ce:	4613      	mov	r3, r2
 80084d0:	009b      	lsls	r3, r3, #2
 80084d2:	4413      	add	r3, r2
 80084d4:	009b      	lsls	r3, r3, #2
 80084d6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80084da:	687a      	ldr	r2, [r7, #4]
 80084dc:	4413      	add	r3, r2
 80084de:	3304      	adds	r3, #4
 80084e0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80084e2:	7bbb      	ldrb	r3, [r7, #14]
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d002      	beq.n	80084ee <USBD_StdEPReq+0x2da>
 80084e8:	7bbb      	ldrb	r3, [r7, #14]
 80084ea:	2b80      	cmp	r3, #128	@ 0x80
 80084ec:	d103      	bne.n	80084f6 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 80084ee:	68bb      	ldr	r3, [r7, #8]
 80084f0:	2200      	movs	r2, #0
 80084f2:	739a      	strb	r2, [r3, #14]
 80084f4:	e00e      	b.n	8008514 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80084f6:	7bbb      	ldrb	r3, [r7, #14]
 80084f8:	4619      	mov	r1, r3
 80084fa:	6878      	ldr	r0, [r7, #4]
 80084fc:	f001 f922 	bl	8009744 <USBD_LL_IsStallEP>
 8008500:	4603      	mov	r3, r0
 8008502:	2b00      	cmp	r3, #0
 8008504:	d003      	beq.n	800850e <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8008506:	68bb      	ldr	r3, [r7, #8]
 8008508:	2201      	movs	r2, #1
 800850a:	739a      	strb	r2, [r3, #14]
 800850c:	e002      	b.n	8008514 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800850e:	68bb      	ldr	r3, [r7, #8]
 8008510:	2200      	movs	r2, #0
 8008512:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008514:	68bb      	ldr	r3, [r7, #8]
 8008516:	330e      	adds	r3, #14
 8008518:	2202      	movs	r2, #2
 800851a:	4619      	mov	r1, r3
 800851c:	6878      	ldr	r0, [r7, #4]
 800851e:	f000 fc07 	bl	8008d30 <USBD_CtlSendData>
              break;
 8008522:	e004      	b.n	800852e <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8008524:	6839      	ldr	r1, [r7, #0]
 8008526:	6878      	ldr	r0, [r7, #4]
 8008528:	f000 fb85 	bl	8008c36 <USBD_CtlError>
              break;
 800852c:	bf00      	nop
          }
          break;
 800852e:	e004      	b.n	800853a <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8008530:	6839      	ldr	r1, [r7, #0]
 8008532:	6878      	ldr	r0, [r7, #4]
 8008534:	f000 fb7f 	bl	8008c36 <USBD_CtlError>
          break;
 8008538:	bf00      	nop
      }
      break;
 800853a:	e005      	b.n	8008548 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800853c:	6839      	ldr	r1, [r7, #0]
 800853e:	6878      	ldr	r0, [r7, #4]
 8008540:	f000 fb79 	bl	8008c36 <USBD_CtlError>
      break;
 8008544:	e000      	b.n	8008548 <USBD_StdEPReq+0x334>
      break;
 8008546:	bf00      	nop
  }

  return ret;
 8008548:	7bfb      	ldrb	r3, [r7, #15]
}
 800854a:	4618      	mov	r0, r3
 800854c:	3710      	adds	r7, #16
 800854e:	46bd      	mov	sp, r7
 8008550:	bd80      	pop	{r7, pc}
	...

08008554 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008554:	b580      	push	{r7, lr}
 8008556:	b084      	sub	sp, #16
 8008558:	af00      	add	r7, sp, #0
 800855a:	6078      	str	r0, [r7, #4]
 800855c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800855e:	2300      	movs	r3, #0
 8008560:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008562:	2300      	movs	r3, #0
 8008564:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008566:	2300      	movs	r3, #0
 8008568:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800856a:	683b      	ldr	r3, [r7, #0]
 800856c:	885b      	ldrh	r3, [r3, #2]
 800856e:	0a1b      	lsrs	r3, r3, #8
 8008570:	b29b      	uxth	r3, r3
 8008572:	3b01      	subs	r3, #1
 8008574:	2b0e      	cmp	r3, #14
 8008576:	f200 8152 	bhi.w	800881e <USBD_GetDescriptor+0x2ca>
 800857a:	a201      	add	r2, pc, #4	@ (adr r2, 8008580 <USBD_GetDescriptor+0x2c>)
 800857c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008580:	080085f1 	.word	0x080085f1
 8008584:	08008609 	.word	0x08008609
 8008588:	08008649 	.word	0x08008649
 800858c:	0800881f 	.word	0x0800881f
 8008590:	0800881f 	.word	0x0800881f
 8008594:	080087bf 	.word	0x080087bf
 8008598:	080087eb 	.word	0x080087eb
 800859c:	0800881f 	.word	0x0800881f
 80085a0:	0800881f 	.word	0x0800881f
 80085a4:	0800881f 	.word	0x0800881f
 80085a8:	0800881f 	.word	0x0800881f
 80085ac:	0800881f 	.word	0x0800881f
 80085b0:	0800881f 	.word	0x0800881f
 80085b4:	0800881f 	.word	0x0800881f
 80085b8:	080085bd 	.word	0x080085bd
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80085c2:	69db      	ldr	r3, [r3, #28]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d00b      	beq.n	80085e0 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80085ce:	69db      	ldr	r3, [r3, #28]
 80085d0:	687a      	ldr	r2, [r7, #4]
 80085d2:	7c12      	ldrb	r2, [r2, #16]
 80085d4:	f107 0108 	add.w	r1, r7, #8
 80085d8:	4610      	mov	r0, r2
 80085da:	4798      	blx	r3
 80085dc:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80085de:	e126      	b.n	800882e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80085e0:	6839      	ldr	r1, [r7, #0]
 80085e2:	6878      	ldr	r0, [r7, #4]
 80085e4:	f000 fb27 	bl	8008c36 <USBD_CtlError>
        err++;
 80085e8:	7afb      	ldrb	r3, [r7, #11]
 80085ea:	3301      	adds	r3, #1
 80085ec:	72fb      	strb	r3, [r7, #11]
      break;
 80085ee:	e11e      	b.n	800882e <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	687a      	ldr	r2, [r7, #4]
 80085fa:	7c12      	ldrb	r2, [r2, #16]
 80085fc:	f107 0108 	add.w	r1, r7, #8
 8008600:	4610      	mov	r0, r2
 8008602:	4798      	blx	r3
 8008604:	60f8      	str	r0, [r7, #12]
      break;
 8008606:	e112      	b.n	800882e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	7c1b      	ldrb	r3, [r3, #16]
 800860c:	2b00      	cmp	r3, #0
 800860e:	d10d      	bne.n	800862c <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008616:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008618:	f107 0208 	add.w	r2, r7, #8
 800861c:	4610      	mov	r0, r2
 800861e:	4798      	blx	r3
 8008620:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	3301      	adds	r3, #1
 8008626:	2202      	movs	r2, #2
 8008628:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800862a:	e100      	b.n	800882e <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008632:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008634:	f107 0208 	add.w	r2, r7, #8
 8008638:	4610      	mov	r0, r2
 800863a:	4798      	blx	r3
 800863c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	3301      	adds	r3, #1
 8008642:	2202      	movs	r2, #2
 8008644:	701a      	strb	r2, [r3, #0]
      break;
 8008646:	e0f2      	b.n	800882e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008648:	683b      	ldr	r3, [r7, #0]
 800864a:	885b      	ldrh	r3, [r3, #2]
 800864c:	b2db      	uxtb	r3, r3
 800864e:	2b05      	cmp	r3, #5
 8008650:	f200 80ac 	bhi.w	80087ac <USBD_GetDescriptor+0x258>
 8008654:	a201      	add	r2, pc, #4	@ (adr r2, 800865c <USBD_GetDescriptor+0x108>)
 8008656:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800865a:	bf00      	nop
 800865c:	08008675 	.word	0x08008675
 8008660:	080086a9 	.word	0x080086a9
 8008664:	080086dd 	.word	0x080086dd
 8008668:	08008711 	.word	0x08008711
 800866c:	08008745 	.word	0x08008745
 8008670:	08008779 	.word	0x08008779
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800867a:	685b      	ldr	r3, [r3, #4]
 800867c:	2b00      	cmp	r3, #0
 800867e:	d00b      	beq.n	8008698 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008686:	685b      	ldr	r3, [r3, #4]
 8008688:	687a      	ldr	r2, [r7, #4]
 800868a:	7c12      	ldrb	r2, [r2, #16]
 800868c:	f107 0108 	add.w	r1, r7, #8
 8008690:	4610      	mov	r0, r2
 8008692:	4798      	blx	r3
 8008694:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008696:	e091      	b.n	80087bc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008698:	6839      	ldr	r1, [r7, #0]
 800869a:	6878      	ldr	r0, [r7, #4]
 800869c:	f000 facb 	bl	8008c36 <USBD_CtlError>
            err++;
 80086a0:	7afb      	ldrb	r3, [r7, #11]
 80086a2:	3301      	adds	r3, #1
 80086a4:	72fb      	strb	r3, [r7, #11]
          break;
 80086a6:	e089      	b.n	80087bc <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80086ae:	689b      	ldr	r3, [r3, #8]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d00b      	beq.n	80086cc <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80086ba:	689b      	ldr	r3, [r3, #8]
 80086bc:	687a      	ldr	r2, [r7, #4]
 80086be:	7c12      	ldrb	r2, [r2, #16]
 80086c0:	f107 0108 	add.w	r1, r7, #8
 80086c4:	4610      	mov	r0, r2
 80086c6:	4798      	blx	r3
 80086c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80086ca:	e077      	b.n	80087bc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80086cc:	6839      	ldr	r1, [r7, #0]
 80086ce:	6878      	ldr	r0, [r7, #4]
 80086d0:	f000 fab1 	bl	8008c36 <USBD_CtlError>
            err++;
 80086d4:	7afb      	ldrb	r3, [r7, #11]
 80086d6:	3301      	adds	r3, #1
 80086d8:	72fb      	strb	r3, [r7, #11]
          break;
 80086da:	e06f      	b.n	80087bc <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80086e2:	68db      	ldr	r3, [r3, #12]
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d00b      	beq.n	8008700 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80086ee:	68db      	ldr	r3, [r3, #12]
 80086f0:	687a      	ldr	r2, [r7, #4]
 80086f2:	7c12      	ldrb	r2, [r2, #16]
 80086f4:	f107 0108 	add.w	r1, r7, #8
 80086f8:	4610      	mov	r0, r2
 80086fa:	4798      	blx	r3
 80086fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80086fe:	e05d      	b.n	80087bc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008700:	6839      	ldr	r1, [r7, #0]
 8008702:	6878      	ldr	r0, [r7, #4]
 8008704:	f000 fa97 	bl	8008c36 <USBD_CtlError>
            err++;
 8008708:	7afb      	ldrb	r3, [r7, #11]
 800870a:	3301      	adds	r3, #1
 800870c:	72fb      	strb	r3, [r7, #11]
          break;
 800870e:	e055      	b.n	80087bc <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008716:	691b      	ldr	r3, [r3, #16]
 8008718:	2b00      	cmp	r3, #0
 800871a:	d00b      	beq.n	8008734 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008722:	691b      	ldr	r3, [r3, #16]
 8008724:	687a      	ldr	r2, [r7, #4]
 8008726:	7c12      	ldrb	r2, [r2, #16]
 8008728:	f107 0108 	add.w	r1, r7, #8
 800872c:	4610      	mov	r0, r2
 800872e:	4798      	blx	r3
 8008730:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008732:	e043      	b.n	80087bc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008734:	6839      	ldr	r1, [r7, #0]
 8008736:	6878      	ldr	r0, [r7, #4]
 8008738:	f000 fa7d 	bl	8008c36 <USBD_CtlError>
            err++;
 800873c:	7afb      	ldrb	r3, [r7, #11]
 800873e:	3301      	adds	r3, #1
 8008740:	72fb      	strb	r3, [r7, #11]
          break;
 8008742:	e03b      	b.n	80087bc <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800874a:	695b      	ldr	r3, [r3, #20]
 800874c:	2b00      	cmp	r3, #0
 800874e:	d00b      	beq.n	8008768 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008756:	695b      	ldr	r3, [r3, #20]
 8008758:	687a      	ldr	r2, [r7, #4]
 800875a:	7c12      	ldrb	r2, [r2, #16]
 800875c:	f107 0108 	add.w	r1, r7, #8
 8008760:	4610      	mov	r0, r2
 8008762:	4798      	blx	r3
 8008764:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008766:	e029      	b.n	80087bc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008768:	6839      	ldr	r1, [r7, #0]
 800876a:	6878      	ldr	r0, [r7, #4]
 800876c:	f000 fa63 	bl	8008c36 <USBD_CtlError>
            err++;
 8008770:	7afb      	ldrb	r3, [r7, #11]
 8008772:	3301      	adds	r3, #1
 8008774:	72fb      	strb	r3, [r7, #11]
          break;
 8008776:	e021      	b.n	80087bc <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800877e:	699b      	ldr	r3, [r3, #24]
 8008780:	2b00      	cmp	r3, #0
 8008782:	d00b      	beq.n	800879c <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800878a:	699b      	ldr	r3, [r3, #24]
 800878c:	687a      	ldr	r2, [r7, #4]
 800878e:	7c12      	ldrb	r2, [r2, #16]
 8008790:	f107 0108 	add.w	r1, r7, #8
 8008794:	4610      	mov	r0, r2
 8008796:	4798      	blx	r3
 8008798:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800879a:	e00f      	b.n	80087bc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800879c:	6839      	ldr	r1, [r7, #0]
 800879e:	6878      	ldr	r0, [r7, #4]
 80087a0:	f000 fa49 	bl	8008c36 <USBD_CtlError>
            err++;
 80087a4:	7afb      	ldrb	r3, [r7, #11]
 80087a6:	3301      	adds	r3, #1
 80087a8:	72fb      	strb	r3, [r7, #11]
          break;
 80087aa:	e007      	b.n	80087bc <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80087ac:	6839      	ldr	r1, [r7, #0]
 80087ae:	6878      	ldr	r0, [r7, #4]
 80087b0:	f000 fa41 	bl	8008c36 <USBD_CtlError>
          err++;
 80087b4:	7afb      	ldrb	r3, [r7, #11]
 80087b6:	3301      	adds	r3, #1
 80087b8:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80087ba:	bf00      	nop
      }
      break;
 80087bc:	e037      	b.n	800882e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	7c1b      	ldrb	r3, [r3, #16]
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d109      	bne.n	80087da <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80087cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80087ce:	f107 0208 	add.w	r2, r7, #8
 80087d2:	4610      	mov	r0, r2
 80087d4:	4798      	blx	r3
 80087d6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80087d8:	e029      	b.n	800882e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80087da:	6839      	ldr	r1, [r7, #0]
 80087dc:	6878      	ldr	r0, [r7, #4]
 80087de:	f000 fa2a 	bl	8008c36 <USBD_CtlError>
        err++;
 80087e2:	7afb      	ldrb	r3, [r7, #11]
 80087e4:	3301      	adds	r3, #1
 80087e6:	72fb      	strb	r3, [r7, #11]
      break;
 80087e8:	e021      	b.n	800882e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	7c1b      	ldrb	r3, [r3, #16]
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d10d      	bne.n	800880e <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80087f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087fa:	f107 0208 	add.w	r2, r7, #8
 80087fe:	4610      	mov	r0, r2
 8008800:	4798      	blx	r3
 8008802:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	3301      	adds	r3, #1
 8008808:	2207      	movs	r2, #7
 800880a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800880c:	e00f      	b.n	800882e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800880e:	6839      	ldr	r1, [r7, #0]
 8008810:	6878      	ldr	r0, [r7, #4]
 8008812:	f000 fa10 	bl	8008c36 <USBD_CtlError>
        err++;
 8008816:	7afb      	ldrb	r3, [r7, #11]
 8008818:	3301      	adds	r3, #1
 800881a:	72fb      	strb	r3, [r7, #11]
      break;
 800881c:	e007      	b.n	800882e <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800881e:	6839      	ldr	r1, [r7, #0]
 8008820:	6878      	ldr	r0, [r7, #4]
 8008822:	f000 fa08 	bl	8008c36 <USBD_CtlError>
      err++;
 8008826:	7afb      	ldrb	r3, [r7, #11]
 8008828:	3301      	adds	r3, #1
 800882a:	72fb      	strb	r3, [r7, #11]
      break;
 800882c:	bf00      	nop
  }

  if (err != 0U)
 800882e:	7afb      	ldrb	r3, [r7, #11]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d11e      	bne.n	8008872 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	88db      	ldrh	r3, [r3, #6]
 8008838:	2b00      	cmp	r3, #0
 800883a:	d016      	beq.n	800886a <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800883c:	893b      	ldrh	r3, [r7, #8]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d00e      	beq.n	8008860 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8008842:	683b      	ldr	r3, [r7, #0]
 8008844:	88da      	ldrh	r2, [r3, #6]
 8008846:	893b      	ldrh	r3, [r7, #8]
 8008848:	4293      	cmp	r3, r2
 800884a:	bf28      	it	cs
 800884c:	4613      	movcs	r3, r2
 800884e:	b29b      	uxth	r3, r3
 8008850:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008852:	893b      	ldrh	r3, [r7, #8]
 8008854:	461a      	mov	r2, r3
 8008856:	68f9      	ldr	r1, [r7, #12]
 8008858:	6878      	ldr	r0, [r7, #4]
 800885a:	f000 fa69 	bl	8008d30 <USBD_CtlSendData>
 800885e:	e009      	b.n	8008874 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008860:	6839      	ldr	r1, [r7, #0]
 8008862:	6878      	ldr	r0, [r7, #4]
 8008864:	f000 f9e7 	bl	8008c36 <USBD_CtlError>
 8008868:	e004      	b.n	8008874 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800886a:	6878      	ldr	r0, [r7, #4]
 800886c:	f000 fac1 	bl	8008df2 <USBD_CtlSendStatus>
 8008870:	e000      	b.n	8008874 <USBD_GetDescriptor+0x320>
    return;
 8008872:	bf00      	nop
  }
}
 8008874:	3710      	adds	r7, #16
 8008876:	46bd      	mov	sp, r7
 8008878:	bd80      	pop	{r7, pc}
 800887a:	bf00      	nop

0800887c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800887c:	b580      	push	{r7, lr}
 800887e:	b084      	sub	sp, #16
 8008880:	af00      	add	r7, sp, #0
 8008882:	6078      	str	r0, [r7, #4]
 8008884:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008886:	683b      	ldr	r3, [r7, #0]
 8008888:	889b      	ldrh	r3, [r3, #4]
 800888a:	2b00      	cmp	r3, #0
 800888c:	d131      	bne.n	80088f2 <USBD_SetAddress+0x76>
 800888e:	683b      	ldr	r3, [r7, #0]
 8008890:	88db      	ldrh	r3, [r3, #6]
 8008892:	2b00      	cmp	r3, #0
 8008894:	d12d      	bne.n	80088f2 <USBD_SetAddress+0x76>
 8008896:	683b      	ldr	r3, [r7, #0]
 8008898:	885b      	ldrh	r3, [r3, #2]
 800889a:	2b7f      	cmp	r3, #127	@ 0x7f
 800889c:	d829      	bhi.n	80088f2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800889e:	683b      	ldr	r3, [r7, #0]
 80088a0:	885b      	ldrh	r3, [r3, #2]
 80088a2:	b2db      	uxtb	r3, r3
 80088a4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80088a8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80088b0:	b2db      	uxtb	r3, r3
 80088b2:	2b03      	cmp	r3, #3
 80088b4:	d104      	bne.n	80088c0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80088b6:	6839      	ldr	r1, [r7, #0]
 80088b8:	6878      	ldr	r0, [r7, #4]
 80088ba:	f000 f9bc 	bl	8008c36 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80088be:	e01d      	b.n	80088fc <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	7bfa      	ldrb	r2, [r7, #15]
 80088c4:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80088c8:	7bfb      	ldrb	r3, [r7, #15]
 80088ca:	4619      	mov	r1, r3
 80088cc:	6878      	ldr	r0, [r7, #4]
 80088ce:	f000 ff65 	bl	800979c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80088d2:	6878      	ldr	r0, [r7, #4]
 80088d4:	f000 fa8d 	bl	8008df2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80088d8:	7bfb      	ldrb	r3, [r7, #15]
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d004      	beq.n	80088e8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	2202      	movs	r2, #2
 80088e2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80088e6:	e009      	b.n	80088fc <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	2201      	movs	r2, #1
 80088ec:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80088f0:	e004      	b.n	80088fc <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80088f2:	6839      	ldr	r1, [r7, #0]
 80088f4:	6878      	ldr	r0, [r7, #4]
 80088f6:	f000 f99e 	bl	8008c36 <USBD_CtlError>
  }
}
 80088fa:	bf00      	nop
 80088fc:	bf00      	nop
 80088fe:	3710      	adds	r7, #16
 8008900:	46bd      	mov	sp, r7
 8008902:	bd80      	pop	{r7, pc}

08008904 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008904:	b580      	push	{r7, lr}
 8008906:	b084      	sub	sp, #16
 8008908:	af00      	add	r7, sp, #0
 800890a:	6078      	str	r0, [r7, #4]
 800890c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800890e:	2300      	movs	r3, #0
 8008910:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008912:	683b      	ldr	r3, [r7, #0]
 8008914:	885b      	ldrh	r3, [r3, #2]
 8008916:	b2da      	uxtb	r2, r3
 8008918:	4b4e      	ldr	r3, [pc, #312]	@ (8008a54 <USBD_SetConfig+0x150>)
 800891a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800891c:	4b4d      	ldr	r3, [pc, #308]	@ (8008a54 <USBD_SetConfig+0x150>)
 800891e:	781b      	ldrb	r3, [r3, #0]
 8008920:	2b01      	cmp	r3, #1
 8008922:	d905      	bls.n	8008930 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008924:	6839      	ldr	r1, [r7, #0]
 8008926:	6878      	ldr	r0, [r7, #4]
 8008928:	f000 f985 	bl	8008c36 <USBD_CtlError>
    return USBD_FAIL;
 800892c:	2303      	movs	r3, #3
 800892e:	e08c      	b.n	8008a4a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008936:	b2db      	uxtb	r3, r3
 8008938:	2b02      	cmp	r3, #2
 800893a:	d002      	beq.n	8008942 <USBD_SetConfig+0x3e>
 800893c:	2b03      	cmp	r3, #3
 800893e:	d029      	beq.n	8008994 <USBD_SetConfig+0x90>
 8008940:	e075      	b.n	8008a2e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8008942:	4b44      	ldr	r3, [pc, #272]	@ (8008a54 <USBD_SetConfig+0x150>)
 8008944:	781b      	ldrb	r3, [r3, #0]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d020      	beq.n	800898c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800894a:	4b42      	ldr	r3, [pc, #264]	@ (8008a54 <USBD_SetConfig+0x150>)
 800894c:	781b      	ldrb	r3, [r3, #0]
 800894e:	461a      	mov	r2, r3
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008954:	4b3f      	ldr	r3, [pc, #252]	@ (8008a54 <USBD_SetConfig+0x150>)
 8008956:	781b      	ldrb	r3, [r3, #0]
 8008958:	4619      	mov	r1, r3
 800895a:	6878      	ldr	r0, [r7, #4]
 800895c:	f7fe ffa3 	bl	80078a6 <USBD_SetClassConfig>
 8008960:	4603      	mov	r3, r0
 8008962:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008964:	7bfb      	ldrb	r3, [r7, #15]
 8008966:	2b00      	cmp	r3, #0
 8008968:	d008      	beq.n	800897c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800896a:	6839      	ldr	r1, [r7, #0]
 800896c:	6878      	ldr	r0, [r7, #4]
 800896e:	f000 f962 	bl	8008c36 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	2202      	movs	r2, #2
 8008976:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800897a:	e065      	b.n	8008a48 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800897c:	6878      	ldr	r0, [r7, #4]
 800897e:	f000 fa38 	bl	8008df2 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	2203      	movs	r2, #3
 8008986:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800898a:	e05d      	b.n	8008a48 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800898c:	6878      	ldr	r0, [r7, #4]
 800898e:	f000 fa30 	bl	8008df2 <USBD_CtlSendStatus>
      break;
 8008992:	e059      	b.n	8008a48 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008994:	4b2f      	ldr	r3, [pc, #188]	@ (8008a54 <USBD_SetConfig+0x150>)
 8008996:	781b      	ldrb	r3, [r3, #0]
 8008998:	2b00      	cmp	r3, #0
 800899a:	d112      	bne.n	80089c2 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	2202      	movs	r2, #2
 80089a0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80089a4:	4b2b      	ldr	r3, [pc, #172]	@ (8008a54 <USBD_SetConfig+0x150>)
 80089a6:	781b      	ldrb	r3, [r3, #0]
 80089a8:	461a      	mov	r2, r3
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80089ae:	4b29      	ldr	r3, [pc, #164]	@ (8008a54 <USBD_SetConfig+0x150>)
 80089b0:	781b      	ldrb	r3, [r3, #0]
 80089b2:	4619      	mov	r1, r3
 80089b4:	6878      	ldr	r0, [r7, #4]
 80089b6:	f7fe ff92 	bl	80078de <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80089ba:	6878      	ldr	r0, [r7, #4]
 80089bc:	f000 fa19 	bl	8008df2 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80089c0:	e042      	b.n	8008a48 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80089c2:	4b24      	ldr	r3, [pc, #144]	@ (8008a54 <USBD_SetConfig+0x150>)
 80089c4:	781b      	ldrb	r3, [r3, #0]
 80089c6:	461a      	mov	r2, r3
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	685b      	ldr	r3, [r3, #4]
 80089cc:	429a      	cmp	r2, r3
 80089ce:	d02a      	beq.n	8008a26 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	685b      	ldr	r3, [r3, #4]
 80089d4:	b2db      	uxtb	r3, r3
 80089d6:	4619      	mov	r1, r3
 80089d8:	6878      	ldr	r0, [r7, #4]
 80089da:	f7fe ff80 	bl	80078de <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80089de:	4b1d      	ldr	r3, [pc, #116]	@ (8008a54 <USBD_SetConfig+0x150>)
 80089e0:	781b      	ldrb	r3, [r3, #0]
 80089e2:	461a      	mov	r2, r3
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80089e8:	4b1a      	ldr	r3, [pc, #104]	@ (8008a54 <USBD_SetConfig+0x150>)
 80089ea:	781b      	ldrb	r3, [r3, #0]
 80089ec:	4619      	mov	r1, r3
 80089ee:	6878      	ldr	r0, [r7, #4]
 80089f0:	f7fe ff59 	bl	80078a6 <USBD_SetClassConfig>
 80089f4:	4603      	mov	r3, r0
 80089f6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80089f8:	7bfb      	ldrb	r3, [r7, #15]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d00f      	beq.n	8008a1e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80089fe:	6839      	ldr	r1, [r7, #0]
 8008a00:	6878      	ldr	r0, [r7, #4]
 8008a02:	f000 f918 	bl	8008c36 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	685b      	ldr	r3, [r3, #4]
 8008a0a:	b2db      	uxtb	r3, r3
 8008a0c:	4619      	mov	r1, r3
 8008a0e:	6878      	ldr	r0, [r7, #4]
 8008a10:	f7fe ff65 	bl	80078de <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	2202      	movs	r2, #2
 8008a18:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008a1c:	e014      	b.n	8008a48 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008a1e:	6878      	ldr	r0, [r7, #4]
 8008a20:	f000 f9e7 	bl	8008df2 <USBD_CtlSendStatus>
      break;
 8008a24:	e010      	b.n	8008a48 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008a26:	6878      	ldr	r0, [r7, #4]
 8008a28:	f000 f9e3 	bl	8008df2 <USBD_CtlSendStatus>
      break;
 8008a2c:	e00c      	b.n	8008a48 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8008a2e:	6839      	ldr	r1, [r7, #0]
 8008a30:	6878      	ldr	r0, [r7, #4]
 8008a32:	f000 f900 	bl	8008c36 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008a36:	4b07      	ldr	r3, [pc, #28]	@ (8008a54 <USBD_SetConfig+0x150>)
 8008a38:	781b      	ldrb	r3, [r3, #0]
 8008a3a:	4619      	mov	r1, r3
 8008a3c:	6878      	ldr	r0, [r7, #4]
 8008a3e:	f7fe ff4e 	bl	80078de <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8008a42:	2303      	movs	r3, #3
 8008a44:	73fb      	strb	r3, [r7, #15]
      break;
 8008a46:	bf00      	nop
  }

  return ret;
 8008a48:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a4a:	4618      	mov	r0, r3
 8008a4c:	3710      	adds	r7, #16
 8008a4e:	46bd      	mov	sp, r7
 8008a50:	bd80      	pop	{r7, pc}
 8008a52:	bf00      	nop
 8008a54:	2000028c 	.word	0x2000028c

08008a58 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a58:	b580      	push	{r7, lr}
 8008a5a:	b082      	sub	sp, #8
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
 8008a60:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008a62:	683b      	ldr	r3, [r7, #0]
 8008a64:	88db      	ldrh	r3, [r3, #6]
 8008a66:	2b01      	cmp	r3, #1
 8008a68:	d004      	beq.n	8008a74 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008a6a:	6839      	ldr	r1, [r7, #0]
 8008a6c:	6878      	ldr	r0, [r7, #4]
 8008a6e:	f000 f8e2 	bl	8008c36 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008a72:	e023      	b.n	8008abc <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a7a:	b2db      	uxtb	r3, r3
 8008a7c:	2b02      	cmp	r3, #2
 8008a7e:	dc02      	bgt.n	8008a86 <USBD_GetConfig+0x2e>
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	dc03      	bgt.n	8008a8c <USBD_GetConfig+0x34>
 8008a84:	e015      	b.n	8008ab2 <USBD_GetConfig+0x5a>
 8008a86:	2b03      	cmp	r3, #3
 8008a88:	d00b      	beq.n	8008aa2 <USBD_GetConfig+0x4a>
 8008a8a:	e012      	b.n	8008ab2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	2200      	movs	r2, #0
 8008a90:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	3308      	adds	r3, #8
 8008a96:	2201      	movs	r2, #1
 8008a98:	4619      	mov	r1, r3
 8008a9a:	6878      	ldr	r0, [r7, #4]
 8008a9c:	f000 f948 	bl	8008d30 <USBD_CtlSendData>
        break;
 8008aa0:	e00c      	b.n	8008abc <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	3304      	adds	r3, #4
 8008aa6:	2201      	movs	r2, #1
 8008aa8:	4619      	mov	r1, r3
 8008aaa:	6878      	ldr	r0, [r7, #4]
 8008aac:	f000 f940 	bl	8008d30 <USBD_CtlSendData>
        break;
 8008ab0:	e004      	b.n	8008abc <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8008ab2:	6839      	ldr	r1, [r7, #0]
 8008ab4:	6878      	ldr	r0, [r7, #4]
 8008ab6:	f000 f8be 	bl	8008c36 <USBD_CtlError>
        break;
 8008aba:	bf00      	nop
}
 8008abc:	bf00      	nop
 8008abe:	3708      	adds	r7, #8
 8008ac0:	46bd      	mov	sp, r7
 8008ac2:	bd80      	pop	{r7, pc}

08008ac4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ac4:	b580      	push	{r7, lr}
 8008ac6:	b082      	sub	sp, #8
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	6078      	str	r0, [r7, #4]
 8008acc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ad4:	b2db      	uxtb	r3, r3
 8008ad6:	3b01      	subs	r3, #1
 8008ad8:	2b02      	cmp	r3, #2
 8008ada:	d81e      	bhi.n	8008b1a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008adc:	683b      	ldr	r3, [r7, #0]
 8008ade:	88db      	ldrh	r3, [r3, #6]
 8008ae0:	2b02      	cmp	r3, #2
 8008ae2:	d004      	beq.n	8008aee <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008ae4:	6839      	ldr	r1, [r7, #0]
 8008ae6:	6878      	ldr	r0, [r7, #4]
 8008ae8:	f000 f8a5 	bl	8008c36 <USBD_CtlError>
        break;
 8008aec:	e01a      	b.n	8008b24 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	2201      	movs	r2, #1
 8008af2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d005      	beq.n	8008b0a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	68db      	ldr	r3, [r3, #12]
 8008b02:	f043 0202 	orr.w	r2, r3, #2
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	330c      	adds	r3, #12
 8008b0e:	2202      	movs	r2, #2
 8008b10:	4619      	mov	r1, r3
 8008b12:	6878      	ldr	r0, [r7, #4]
 8008b14:	f000 f90c 	bl	8008d30 <USBD_CtlSendData>
      break;
 8008b18:	e004      	b.n	8008b24 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8008b1a:	6839      	ldr	r1, [r7, #0]
 8008b1c:	6878      	ldr	r0, [r7, #4]
 8008b1e:	f000 f88a 	bl	8008c36 <USBD_CtlError>
      break;
 8008b22:	bf00      	nop
  }
}
 8008b24:	bf00      	nop
 8008b26:	3708      	adds	r7, #8
 8008b28:	46bd      	mov	sp, r7
 8008b2a:	bd80      	pop	{r7, pc}

08008b2c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b2c:	b580      	push	{r7, lr}
 8008b2e:	b082      	sub	sp, #8
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	6078      	str	r0, [r7, #4]
 8008b34:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008b36:	683b      	ldr	r3, [r7, #0]
 8008b38:	885b      	ldrh	r3, [r3, #2]
 8008b3a:	2b01      	cmp	r3, #1
 8008b3c:	d107      	bne.n	8008b4e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	2201      	movs	r2, #1
 8008b42:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008b46:	6878      	ldr	r0, [r7, #4]
 8008b48:	f000 f953 	bl	8008df2 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8008b4c:	e013      	b.n	8008b76 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	885b      	ldrh	r3, [r3, #2]
 8008b52:	2b02      	cmp	r3, #2
 8008b54:	d10b      	bne.n	8008b6e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8008b56:	683b      	ldr	r3, [r7, #0]
 8008b58:	889b      	ldrh	r3, [r3, #4]
 8008b5a:	0a1b      	lsrs	r3, r3, #8
 8008b5c:	b29b      	uxth	r3, r3
 8008b5e:	b2da      	uxtb	r2, r3
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8008b66:	6878      	ldr	r0, [r7, #4]
 8008b68:	f000 f943 	bl	8008df2 <USBD_CtlSendStatus>
}
 8008b6c:	e003      	b.n	8008b76 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8008b6e:	6839      	ldr	r1, [r7, #0]
 8008b70:	6878      	ldr	r0, [r7, #4]
 8008b72:	f000 f860 	bl	8008c36 <USBD_CtlError>
}
 8008b76:	bf00      	nop
 8008b78:	3708      	adds	r7, #8
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	bd80      	pop	{r7, pc}

08008b7e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b7e:	b580      	push	{r7, lr}
 8008b80:	b082      	sub	sp, #8
 8008b82:	af00      	add	r7, sp, #0
 8008b84:	6078      	str	r0, [r7, #4]
 8008b86:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b8e:	b2db      	uxtb	r3, r3
 8008b90:	3b01      	subs	r3, #1
 8008b92:	2b02      	cmp	r3, #2
 8008b94:	d80b      	bhi.n	8008bae <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008b96:	683b      	ldr	r3, [r7, #0]
 8008b98:	885b      	ldrh	r3, [r3, #2]
 8008b9a:	2b01      	cmp	r3, #1
 8008b9c:	d10c      	bne.n	8008bb8 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	2200      	movs	r2, #0
 8008ba2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008ba6:	6878      	ldr	r0, [r7, #4]
 8008ba8:	f000 f923 	bl	8008df2 <USBD_CtlSendStatus>
      }
      break;
 8008bac:	e004      	b.n	8008bb8 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8008bae:	6839      	ldr	r1, [r7, #0]
 8008bb0:	6878      	ldr	r0, [r7, #4]
 8008bb2:	f000 f840 	bl	8008c36 <USBD_CtlError>
      break;
 8008bb6:	e000      	b.n	8008bba <USBD_ClrFeature+0x3c>
      break;
 8008bb8:	bf00      	nop
  }
}
 8008bba:	bf00      	nop
 8008bbc:	3708      	adds	r7, #8
 8008bbe:	46bd      	mov	sp, r7
 8008bc0:	bd80      	pop	{r7, pc}

08008bc2 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008bc2:	b580      	push	{r7, lr}
 8008bc4:	b084      	sub	sp, #16
 8008bc6:	af00      	add	r7, sp, #0
 8008bc8:	6078      	str	r0, [r7, #4]
 8008bca:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008bcc:	683b      	ldr	r3, [r7, #0]
 8008bce:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	781a      	ldrb	r2, [r3, #0]
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	3301      	adds	r3, #1
 8008bdc:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	781a      	ldrb	r2, [r3, #0]
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	3301      	adds	r3, #1
 8008bea:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008bec:	68f8      	ldr	r0, [r7, #12]
 8008bee:	f7ff fa13 	bl	8008018 <SWAPBYTE>
 8008bf2:	4603      	mov	r3, r0
 8008bf4:	461a      	mov	r2, r3
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	3301      	adds	r3, #1
 8008bfe:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	3301      	adds	r3, #1
 8008c04:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8008c06:	68f8      	ldr	r0, [r7, #12]
 8008c08:	f7ff fa06 	bl	8008018 <SWAPBYTE>
 8008c0c:	4603      	mov	r3, r0
 8008c0e:	461a      	mov	r2, r3
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	3301      	adds	r3, #1
 8008c18:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	3301      	adds	r3, #1
 8008c1e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008c20:	68f8      	ldr	r0, [r7, #12]
 8008c22:	f7ff f9f9 	bl	8008018 <SWAPBYTE>
 8008c26:	4603      	mov	r3, r0
 8008c28:	461a      	mov	r2, r3
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	80da      	strh	r2, [r3, #6]
}
 8008c2e:	bf00      	nop
 8008c30:	3710      	adds	r7, #16
 8008c32:	46bd      	mov	sp, r7
 8008c34:	bd80      	pop	{r7, pc}

08008c36 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008c36:	b580      	push	{r7, lr}
 8008c38:	b082      	sub	sp, #8
 8008c3a:	af00      	add	r7, sp, #0
 8008c3c:	6078      	str	r0, [r7, #4]
 8008c3e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008c40:	2180      	movs	r1, #128	@ 0x80
 8008c42:	6878      	ldr	r0, [r7, #4]
 8008c44:	f000 fd40 	bl	80096c8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008c48:	2100      	movs	r1, #0
 8008c4a:	6878      	ldr	r0, [r7, #4]
 8008c4c:	f000 fd3c 	bl	80096c8 <USBD_LL_StallEP>
}
 8008c50:	bf00      	nop
 8008c52:	3708      	adds	r7, #8
 8008c54:	46bd      	mov	sp, r7
 8008c56:	bd80      	pop	{r7, pc}

08008c58 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008c58:	b580      	push	{r7, lr}
 8008c5a:	b086      	sub	sp, #24
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	60f8      	str	r0, [r7, #12]
 8008c60:	60b9      	str	r1, [r7, #8]
 8008c62:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008c64:	2300      	movs	r3, #0
 8008c66:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d042      	beq.n	8008cf4 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8008c72:	6938      	ldr	r0, [r7, #16]
 8008c74:	f000 f842 	bl	8008cfc <USBD_GetLen>
 8008c78:	4603      	mov	r3, r0
 8008c7a:	3301      	adds	r3, #1
 8008c7c:	005b      	lsls	r3, r3, #1
 8008c7e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008c82:	d808      	bhi.n	8008c96 <USBD_GetString+0x3e>
 8008c84:	6938      	ldr	r0, [r7, #16]
 8008c86:	f000 f839 	bl	8008cfc <USBD_GetLen>
 8008c8a:	4603      	mov	r3, r0
 8008c8c:	3301      	adds	r3, #1
 8008c8e:	b29b      	uxth	r3, r3
 8008c90:	005b      	lsls	r3, r3, #1
 8008c92:	b29a      	uxth	r2, r3
 8008c94:	e001      	b.n	8008c9a <USBD_GetString+0x42>
 8008c96:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008c9e:	7dfb      	ldrb	r3, [r7, #23]
 8008ca0:	68ba      	ldr	r2, [r7, #8]
 8008ca2:	4413      	add	r3, r2
 8008ca4:	687a      	ldr	r2, [r7, #4]
 8008ca6:	7812      	ldrb	r2, [r2, #0]
 8008ca8:	701a      	strb	r2, [r3, #0]
  idx++;
 8008caa:	7dfb      	ldrb	r3, [r7, #23]
 8008cac:	3301      	adds	r3, #1
 8008cae:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008cb0:	7dfb      	ldrb	r3, [r7, #23]
 8008cb2:	68ba      	ldr	r2, [r7, #8]
 8008cb4:	4413      	add	r3, r2
 8008cb6:	2203      	movs	r2, #3
 8008cb8:	701a      	strb	r2, [r3, #0]
  idx++;
 8008cba:	7dfb      	ldrb	r3, [r7, #23]
 8008cbc:	3301      	adds	r3, #1
 8008cbe:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008cc0:	e013      	b.n	8008cea <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8008cc2:	7dfb      	ldrb	r3, [r7, #23]
 8008cc4:	68ba      	ldr	r2, [r7, #8]
 8008cc6:	4413      	add	r3, r2
 8008cc8:	693a      	ldr	r2, [r7, #16]
 8008cca:	7812      	ldrb	r2, [r2, #0]
 8008ccc:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008cce:	693b      	ldr	r3, [r7, #16]
 8008cd0:	3301      	adds	r3, #1
 8008cd2:	613b      	str	r3, [r7, #16]
    idx++;
 8008cd4:	7dfb      	ldrb	r3, [r7, #23]
 8008cd6:	3301      	adds	r3, #1
 8008cd8:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008cda:	7dfb      	ldrb	r3, [r7, #23]
 8008cdc:	68ba      	ldr	r2, [r7, #8]
 8008cde:	4413      	add	r3, r2
 8008ce0:	2200      	movs	r2, #0
 8008ce2:	701a      	strb	r2, [r3, #0]
    idx++;
 8008ce4:	7dfb      	ldrb	r3, [r7, #23]
 8008ce6:	3301      	adds	r3, #1
 8008ce8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008cea:	693b      	ldr	r3, [r7, #16]
 8008cec:	781b      	ldrb	r3, [r3, #0]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d1e7      	bne.n	8008cc2 <USBD_GetString+0x6a>
 8008cf2:	e000      	b.n	8008cf6 <USBD_GetString+0x9e>
    return;
 8008cf4:	bf00      	nop
  }
}
 8008cf6:	3718      	adds	r7, #24
 8008cf8:	46bd      	mov	sp, r7
 8008cfa:	bd80      	pop	{r7, pc}

08008cfc <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008cfc:	b480      	push	{r7}
 8008cfe:	b085      	sub	sp, #20
 8008d00:	af00      	add	r7, sp, #0
 8008d02:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008d04:	2300      	movs	r3, #0
 8008d06:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008d0c:	e005      	b.n	8008d1a <USBD_GetLen+0x1e>
  {
    len++;
 8008d0e:	7bfb      	ldrb	r3, [r7, #15]
 8008d10:	3301      	adds	r3, #1
 8008d12:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008d14:	68bb      	ldr	r3, [r7, #8]
 8008d16:	3301      	adds	r3, #1
 8008d18:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008d1a:	68bb      	ldr	r3, [r7, #8]
 8008d1c:	781b      	ldrb	r3, [r3, #0]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d1f5      	bne.n	8008d0e <USBD_GetLen+0x12>
  }

  return len;
 8008d22:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d24:	4618      	mov	r0, r3
 8008d26:	3714      	adds	r7, #20
 8008d28:	46bd      	mov	sp, r7
 8008d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2e:	4770      	bx	lr

08008d30 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008d30:	b580      	push	{r7, lr}
 8008d32:	b084      	sub	sp, #16
 8008d34:	af00      	add	r7, sp, #0
 8008d36:	60f8      	str	r0, [r7, #12]
 8008d38:	60b9      	str	r1, [r7, #8]
 8008d3a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	2202      	movs	r2, #2
 8008d40:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	687a      	ldr	r2, [r7, #4]
 8008d48:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	68ba      	ldr	r2, [r7, #8]
 8008d4e:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	687a      	ldr	r2, [r7, #4]
 8008d54:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	68ba      	ldr	r2, [r7, #8]
 8008d5a:	2100      	movs	r1, #0
 8008d5c:	68f8      	ldr	r0, [r7, #12]
 8008d5e:	f000 fd3c 	bl	80097da <USBD_LL_Transmit>

  return USBD_OK;
 8008d62:	2300      	movs	r3, #0
}
 8008d64:	4618      	mov	r0, r3
 8008d66:	3710      	adds	r7, #16
 8008d68:	46bd      	mov	sp, r7
 8008d6a:	bd80      	pop	{r7, pc}

08008d6c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008d6c:	b580      	push	{r7, lr}
 8008d6e:	b084      	sub	sp, #16
 8008d70:	af00      	add	r7, sp, #0
 8008d72:	60f8      	str	r0, [r7, #12]
 8008d74:	60b9      	str	r1, [r7, #8]
 8008d76:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	68ba      	ldr	r2, [r7, #8]
 8008d7c:	2100      	movs	r1, #0
 8008d7e:	68f8      	ldr	r0, [r7, #12]
 8008d80:	f000 fd2b 	bl	80097da <USBD_LL_Transmit>

  return USBD_OK;
 8008d84:	2300      	movs	r3, #0
}
 8008d86:	4618      	mov	r0, r3
 8008d88:	3710      	adds	r7, #16
 8008d8a:	46bd      	mov	sp, r7
 8008d8c:	bd80      	pop	{r7, pc}

08008d8e <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008d8e:	b580      	push	{r7, lr}
 8008d90:	b084      	sub	sp, #16
 8008d92:	af00      	add	r7, sp, #0
 8008d94:	60f8      	str	r0, [r7, #12]
 8008d96:	60b9      	str	r1, [r7, #8]
 8008d98:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	2203      	movs	r2, #3
 8008d9e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	687a      	ldr	r2, [r7, #4]
 8008da6:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	68ba      	ldr	r2, [r7, #8]
 8008dae:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	687a      	ldr	r2, [r7, #4]
 8008db6:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	68ba      	ldr	r2, [r7, #8]
 8008dbe:	2100      	movs	r1, #0
 8008dc0:	68f8      	ldr	r0, [r7, #12]
 8008dc2:	f000 fd2b 	bl	800981c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008dc6:	2300      	movs	r3, #0
}
 8008dc8:	4618      	mov	r0, r3
 8008dca:	3710      	adds	r7, #16
 8008dcc:	46bd      	mov	sp, r7
 8008dce:	bd80      	pop	{r7, pc}

08008dd0 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008dd0:	b580      	push	{r7, lr}
 8008dd2:	b084      	sub	sp, #16
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	60f8      	str	r0, [r7, #12]
 8008dd8:	60b9      	str	r1, [r7, #8]
 8008dda:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	68ba      	ldr	r2, [r7, #8]
 8008de0:	2100      	movs	r1, #0
 8008de2:	68f8      	ldr	r0, [r7, #12]
 8008de4:	f000 fd1a 	bl	800981c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008de8:	2300      	movs	r3, #0
}
 8008dea:	4618      	mov	r0, r3
 8008dec:	3710      	adds	r7, #16
 8008dee:	46bd      	mov	sp, r7
 8008df0:	bd80      	pop	{r7, pc}

08008df2 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008df2:	b580      	push	{r7, lr}
 8008df4:	b082      	sub	sp, #8
 8008df6:	af00      	add	r7, sp, #0
 8008df8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	2204      	movs	r2, #4
 8008dfe:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008e02:	2300      	movs	r3, #0
 8008e04:	2200      	movs	r2, #0
 8008e06:	2100      	movs	r1, #0
 8008e08:	6878      	ldr	r0, [r7, #4]
 8008e0a:	f000 fce6 	bl	80097da <USBD_LL_Transmit>

  return USBD_OK;
 8008e0e:	2300      	movs	r3, #0
}
 8008e10:	4618      	mov	r0, r3
 8008e12:	3708      	adds	r7, #8
 8008e14:	46bd      	mov	sp, r7
 8008e16:	bd80      	pop	{r7, pc}

08008e18 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008e18:	b580      	push	{r7, lr}
 8008e1a:	b082      	sub	sp, #8
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	2205      	movs	r2, #5
 8008e24:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008e28:	2300      	movs	r3, #0
 8008e2a:	2200      	movs	r2, #0
 8008e2c:	2100      	movs	r1, #0
 8008e2e:	6878      	ldr	r0, [r7, #4]
 8008e30:	f000 fcf4 	bl	800981c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008e34:	2300      	movs	r3, #0
}
 8008e36:	4618      	mov	r0, r3
 8008e38:	3708      	adds	r7, #8
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	bd80      	pop	{r7, pc}
	...

08008e40 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008e40:	b580      	push	{r7, lr}
 8008e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008e44:	2200      	movs	r2, #0
 8008e46:	4912      	ldr	r1, [pc, #72]	@ (8008e90 <MX_USB_DEVICE_Init+0x50>)
 8008e48:	4812      	ldr	r0, [pc, #72]	@ (8008e94 <MX_USB_DEVICE_Init+0x54>)
 8008e4a:	f7fe fcaf 	bl	80077ac <USBD_Init>
 8008e4e:	4603      	mov	r3, r0
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d001      	beq.n	8008e58 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008e54:	f7f8 fbf2 	bl	800163c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008e58:	490f      	ldr	r1, [pc, #60]	@ (8008e98 <MX_USB_DEVICE_Init+0x58>)
 8008e5a:	480e      	ldr	r0, [pc, #56]	@ (8008e94 <MX_USB_DEVICE_Init+0x54>)
 8008e5c:	f7fe fcd6 	bl	800780c <USBD_RegisterClass>
 8008e60:	4603      	mov	r3, r0
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d001      	beq.n	8008e6a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008e66:	f7f8 fbe9 	bl	800163c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8008e6a:	490c      	ldr	r1, [pc, #48]	@ (8008e9c <MX_USB_DEVICE_Init+0x5c>)
 8008e6c:	4809      	ldr	r0, [pc, #36]	@ (8008e94 <MX_USB_DEVICE_Init+0x54>)
 8008e6e:	f7fe fbcd 	bl	800760c <USBD_CDC_RegisterInterface>
 8008e72:	4603      	mov	r3, r0
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d001      	beq.n	8008e7c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008e78:	f7f8 fbe0 	bl	800163c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008e7c:	4805      	ldr	r0, [pc, #20]	@ (8008e94 <MX_USB_DEVICE_Init+0x54>)
 8008e7e:	f7fe fcfb 	bl	8007878 <USBD_Start>
 8008e82:	4603      	mov	r3, r0
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d001      	beq.n	8008e8c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008e88:	f7f8 fbd8 	bl	800163c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008e8c:	bf00      	nop
 8008e8e:	bd80      	pop	{r7, pc}
 8008e90:	200000cc 	.word	0x200000cc
 8008e94:	20000290 	.word	0x20000290
 8008e98:	20000038 	.word	0x20000038
 8008e9c:	200000b8 	.word	0x200000b8

08008ea0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008ea0:	b580      	push	{r7, lr}
 8008ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008ea4:	2200      	movs	r2, #0
 8008ea6:	4905      	ldr	r1, [pc, #20]	@ (8008ebc <CDC_Init_FS+0x1c>)
 8008ea8:	4805      	ldr	r0, [pc, #20]	@ (8008ec0 <CDC_Init_FS+0x20>)
 8008eaa:	f7fe fbc9 	bl	8007640 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008eae:	4905      	ldr	r1, [pc, #20]	@ (8008ec4 <CDC_Init_FS+0x24>)
 8008eb0:	4803      	ldr	r0, [pc, #12]	@ (8008ec0 <CDC_Init_FS+0x20>)
 8008eb2:	f7fe fbe7 	bl	8007684 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008eb6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008eb8:	4618      	mov	r0, r3
 8008eba:	bd80      	pop	{r7, pc}
 8008ebc:	20000d6c 	.word	0x20000d6c
 8008ec0:	20000290 	.word	0x20000290
 8008ec4:	2000056c 	.word	0x2000056c

08008ec8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008ec8:	b480      	push	{r7}
 8008eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008ecc:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8008ece:	4618      	mov	r0, r3
 8008ed0:	46bd      	mov	sp, r7
 8008ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed6:	4770      	bx	lr

08008ed8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008ed8:	b480      	push	{r7}
 8008eda:	b083      	sub	sp, #12
 8008edc:	af00      	add	r7, sp, #0
 8008ede:	4603      	mov	r3, r0
 8008ee0:	6039      	str	r1, [r7, #0]
 8008ee2:	71fb      	strb	r3, [r7, #7]
 8008ee4:	4613      	mov	r3, r2
 8008ee6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008ee8:	79fb      	ldrb	r3, [r7, #7]
 8008eea:	2b23      	cmp	r3, #35	@ 0x23
 8008eec:	d84a      	bhi.n	8008f84 <CDC_Control_FS+0xac>
 8008eee:	a201      	add	r2, pc, #4	@ (adr r2, 8008ef4 <CDC_Control_FS+0x1c>)
 8008ef0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ef4:	08008f85 	.word	0x08008f85
 8008ef8:	08008f85 	.word	0x08008f85
 8008efc:	08008f85 	.word	0x08008f85
 8008f00:	08008f85 	.word	0x08008f85
 8008f04:	08008f85 	.word	0x08008f85
 8008f08:	08008f85 	.word	0x08008f85
 8008f0c:	08008f85 	.word	0x08008f85
 8008f10:	08008f85 	.word	0x08008f85
 8008f14:	08008f85 	.word	0x08008f85
 8008f18:	08008f85 	.word	0x08008f85
 8008f1c:	08008f85 	.word	0x08008f85
 8008f20:	08008f85 	.word	0x08008f85
 8008f24:	08008f85 	.word	0x08008f85
 8008f28:	08008f85 	.word	0x08008f85
 8008f2c:	08008f85 	.word	0x08008f85
 8008f30:	08008f85 	.word	0x08008f85
 8008f34:	08008f85 	.word	0x08008f85
 8008f38:	08008f85 	.word	0x08008f85
 8008f3c:	08008f85 	.word	0x08008f85
 8008f40:	08008f85 	.word	0x08008f85
 8008f44:	08008f85 	.word	0x08008f85
 8008f48:	08008f85 	.word	0x08008f85
 8008f4c:	08008f85 	.word	0x08008f85
 8008f50:	08008f85 	.word	0x08008f85
 8008f54:	08008f85 	.word	0x08008f85
 8008f58:	08008f85 	.word	0x08008f85
 8008f5c:	08008f85 	.word	0x08008f85
 8008f60:	08008f85 	.word	0x08008f85
 8008f64:	08008f85 	.word	0x08008f85
 8008f68:	08008f85 	.word	0x08008f85
 8008f6c:	08008f85 	.word	0x08008f85
 8008f70:	08008f85 	.word	0x08008f85
 8008f74:	08008f85 	.word	0x08008f85
 8008f78:	08008f85 	.word	0x08008f85
 8008f7c:	08008f85 	.word	0x08008f85
 8008f80:	08008f85 	.word	0x08008f85
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008f84:	bf00      	nop
  }

  return (USBD_OK);
 8008f86:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008f88:	4618      	mov	r0, r3
 8008f8a:	370c      	adds	r7, #12
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f92:	4770      	bx	lr

08008f94 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008f94:	b580      	push	{r7, lr}
 8008f96:	b082      	sub	sp, #8
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
 8008f9c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008f9e:	6879      	ldr	r1, [r7, #4]
 8008fa0:	4805      	ldr	r0, [pc, #20]	@ (8008fb8 <CDC_Receive_FS+0x24>)
 8008fa2:	f7fe fb6f 	bl	8007684 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008fa6:	4804      	ldr	r0, [pc, #16]	@ (8008fb8 <CDC_Receive_FS+0x24>)
 8008fa8:	f7fe fbca 	bl	8007740 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8008fac:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008fae:	4618      	mov	r0, r3
 8008fb0:	3708      	adds	r7, #8
 8008fb2:	46bd      	mov	sp, r7
 8008fb4:	bd80      	pop	{r7, pc}
 8008fb6:	bf00      	nop
 8008fb8:	20000290 	.word	0x20000290

08008fbc <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8008fbc:	b580      	push	{r7, lr}
 8008fbe:	b084      	sub	sp, #16
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	6078      	str	r0, [r7, #4]
 8008fc4:	460b      	mov	r3, r1
 8008fc6:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8008fc8:	2300      	movs	r3, #0
 8008fca:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8008fcc:	4b0d      	ldr	r3, [pc, #52]	@ (8009004 <CDC_Transmit_FS+0x48>)
 8008fce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008fd2:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8008fd4:	68bb      	ldr	r3, [r7, #8]
 8008fd6:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d001      	beq.n	8008fe2 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8008fde:	2301      	movs	r3, #1
 8008fe0:	e00b      	b.n	8008ffa <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8008fe2:	887b      	ldrh	r3, [r7, #2]
 8008fe4:	461a      	mov	r2, r3
 8008fe6:	6879      	ldr	r1, [r7, #4]
 8008fe8:	4806      	ldr	r0, [pc, #24]	@ (8009004 <CDC_Transmit_FS+0x48>)
 8008fea:	f7fe fb29 	bl	8007640 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8008fee:	4805      	ldr	r0, [pc, #20]	@ (8009004 <CDC_Transmit_FS+0x48>)
 8008ff0:	f7fe fb66 	bl	80076c0 <USBD_CDC_TransmitPacket>
 8008ff4:	4603      	mov	r3, r0
 8008ff6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8008ff8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	3710      	adds	r7, #16
 8008ffe:	46bd      	mov	sp, r7
 8009000:	bd80      	pop	{r7, pc}
 8009002:	bf00      	nop
 8009004:	20000290 	.word	0x20000290

08009008 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8009008:	b480      	push	{r7}
 800900a:	b087      	sub	sp, #28
 800900c:	af00      	add	r7, sp, #0
 800900e:	60f8      	str	r0, [r7, #12]
 8009010:	60b9      	str	r1, [r7, #8]
 8009012:	4613      	mov	r3, r2
 8009014:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8009016:	2300      	movs	r3, #0
 8009018:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800901a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800901e:	4618      	mov	r0, r3
 8009020:	371c      	adds	r7, #28
 8009022:	46bd      	mov	sp, r7
 8009024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009028:	4770      	bx	lr

0800902a <__io_putchar>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
int __io_putchar(int ch) {
 800902a:	b580      	push	{r7, lr}
 800902c:	b084      	sub	sp, #16
 800902e:	af00      	add	r7, sp, #0
 8009030:	6078      	str	r0, [r7, #4]
    uint8_t c = ch;
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	b2db      	uxtb	r3, r3
 8009036:	73fb      	strb	r3, [r7, #15]
    while (CDC_Transmit_FS(&c, 1) == USBD_BUSY) {
 8009038:	e002      	b.n	8009040 <__io_putchar+0x16>
        HAL_Delay(1);
 800903a:	2001      	movs	r0, #1
 800903c:	f7f8 fd40 	bl	8001ac0 <HAL_Delay>
    while (CDC_Transmit_FS(&c, 1) == USBD_BUSY) {
 8009040:	f107 030f 	add.w	r3, r7, #15
 8009044:	2101      	movs	r1, #1
 8009046:	4618      	mov	r0, r3
 8009048:	f7ff ffb8 	bl	8008fbc <CDC_Transmit_FS>
 800904c:	4603      	mov	r3, r0
 800904e:	2b01      	cmp	r3, #1
 8009050:	d0f3      	beq.n	800903a <__io_putchar+0x10>
    }
    return ch;
 8009052:	687b      	ldr	r3, [r7, #4]
}
 8009054:	4618      	mov	r0, r3
 8009056:	3710      	adds	r7, #16
 8009058:	46bd      	mov	sp, r7
 800905a:	bd80      	pop	{r7, pc}

0800905c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800905c:	b480      	push	{r7}
 800905e:	b083      	sub	sp, #12
 8009060:	af00      	add	r7, sp, #0
 8009062:	4603      	mov	r3, r0
 8009064:	6039      	str	r1, [r7, #0]
 8009066:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009068:	683b      	ldr	r3, [r7, #0]
 800906a:	2212      	movs	r2, #18
 800906c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800906e:	4b03      	ldr	r3, [pc, #12]	@ (800907c <USBD_FS_DeviceDescriptor+0x20>)
}
 8009070:	4618      	mov	r0, r3
 8009072:	370c      	adds	r7, #12
 8009074:	46bd      	mov	sp, r7
 8009076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907a:	4770      	bx	lr
 800907c:	200000ec 	.word	0x200000ec

08009080 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009080:	b480      	push	{r7}
 8009082:	b083      	sub	sp, #12
 8009084:	af00      	add	r7, sp, #0
 8009086:	4603      	mov	r3, r0
 8009088:	6039      	str	r1, [r7, #0]
 800908a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	2204      	movs	r2, #4
 8009090:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009092:	4b03      	ldr	r3, [pc, #12]	@ (80090a0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009094:	4618      	mov	r0, r3
 8009096:	370c      	adds	r7, #12
 8009098:	46bd      	mov	sp, r7
 800909a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909e:	4770      	bx	lr
 80090a0:	2000010c 	.word	0x2000010c

080090a4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80090a4:	b580      	push	{r7, lr}
 80090a6:	b082      	sub	sp, #8
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	4603      	mov	r3, r0
 80090ac:	6039      	str	r1, [r7, #0]
 80090ae:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80090b0:	79fb      	ldrb	r3, [r7, #7]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d105      	bne.n	80090c2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80090b6:	683a      	ldr	r2, [r7, #0]
 80090b8:	4907      	ldr	r1, [pc, #28]	@ (80090d8 <USBD_FS_ProductStrDescriptor+0x34>)
 80090ba:	4808      	ldr	r0, [pc, #32]	@ (80090dc <USBD_FS_ProductStrDescriptor+0x38>)
 80090bc:	f7ff fdcc 	bl	8008c58 <USBD_GetString>
 80090c0:	e004      	b.n	80090cc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80090c2:	683a      	ldr	r2, [r7, #0]
 80090c4:	4904      	ldr	r1, [pc, #16]	@ (80090d8 <USBD_FS_ProductStrDescriptor+0x34>)
 80090c6:	4805      	ldr	r0, [pc, #20]	@ (80090dc <USBD_FS_ProductStrDescriptor+0x38>)
 80090c8:	f7ff fdc6 	bl	8008c58 <USBD_GetString>
  }
  return USBD_StrDesc;
 80090cc:	4b02      	ldr	r3, [pc, #8]	@ (80090d8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80090ce:	4618      	mov	r0, r3
 80090d0:	3708      	adds	r7, #8
 80090d2:	46bd      	mov	sp, r7
 80090d4:	bd80      	pop	{r7, pc}
 80090d6:	bf00      	nop
 80090d8:	2000156c 	.word	0x2000156c
 80090dc:	0800a9b4 	.word	0x0800a9b4

080090e0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80090e0:	b580      	push	{r7, lr}
 80090e2:	b082      	sub	sp, #8
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	4603      	mov	r3, r0
 80090e8:	6039      	str	r1, [r7, #0]
 80090ea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80090ec:	683a      	ldr	r2, [r7, #0]
 80090ee:	4904      	ldr	r1, [pc, #16]	@ (8009100 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80090f0:	4804      	ldr	r0, [pc, #16]	@ (8009104 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80090f2:	f7ff fdb1 	bl	8008c58 <USBD_GetString>
  return USBD_StrDesc;
 80090f6:	4b02      	ldr	r3, [pc, #8]	@ (8009100 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80090f8:	4618      	mov	r0, r3
 80090fa:	3708      	adds	r7, #8
 80090fc:	46bd      	mov	sp, r7
 80090fe:	bd80      	pop	{r7, pc}
 8009100:	2000156c 	.word	0x2000156c
 8009104:	0800a9cc 	.word	0x0800a9cc

08009108 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009108:	b580      	push	{r7, lr}
 800910a:	b082      	sub	sp, #8
 800910c:	af00      	add	r7, sp, #0
 800910e:	4603      	mov	r3, r0
 8009110:	6039      	str	r1, [r7, #0]
 8009112:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009114:	683b      	ldr	r3, [r7, #0]
 8009116:	221a      	movs	r2, #26
 8009118:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800911a:	f000 f855 	bl	80091c8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800911e:	4b02      	ldr	r3, [pc, #8]	@ (8009128 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009120:	4618      	mov	r0, r3
 8009122:	3708      	adds	r7, #8
 8009124:	46bd      	mov	sp, r7
 8009126:	bd80      	pop	{r7, pc}
 8009128:	20000110 	.word	0x20000110

0800912c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800912c:	b580      	push	{r7, lr}
 800912e:	b082      	sub	sp, #8
 8009130:	af00      	add	r7, sp, #0
 8009132:	4603      	mov	r3, r0
 8009134:	6039      	str	r1, [r7, #0]
 8009136:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009138:	79fb      	ldrb	r3, [r7, #7]
 800913a:	2b00      	cmp	r3, #0
 800913c:	d105      	bne.n	800914a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800913e:	683a      	ldr	r2, [r7, #0]
 8009140:	4907      	ldr	r1, [pc, #28]	@ (8009160 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009142:	4808      	ldr	r0, [pc, #32]	@ (8009164 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009144:	f7ff fd88 	bl	8008c58 <USBD_GetString>
 8009148:	e004      	b.n	8009154 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800914a:	683a      	ldr	r2, [r7, #0]
 800914c:	4904      	ldr	r1, [pc, #16]	@ (8009160 <USBD_FS_ConfigStrDescriptor+0x34>)
 800914e:	4805      	ldr	r0, [pc, #20]	@ (8009164 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009150:	f7ff fd82 	bl	8008c58 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009154:	4b02      	ldr	r3, [pc, #8]	@ (8009160 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009156:	4618      	mov	r0, r3
 8009158:	3708      	adds	r7, #8
 800915a:	46bd      	mov	sp, r7
 800915c:	bd80      	pop	{r7, pc}
 800915e:	bf00      	nop
 8009160:	2000156c 	.word	0x2000156c
 8009164:	0800a9e0 	.word	0x0800a9e0

08009168 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009168:	b580      	push	{r7, lr}
 800916a:	b082      	sub	sp, #8
 800916c:	af00      	add	r7, sp, #0
 800916e:	4603      	mov	r3, r0
 8009170:	6039      	str	r1, [r7, #0]
 8009172:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009174:	79fb      	ldrb	r3, [r7, #7]
 8009176:	2b00      	cmp	r3, #0
 8009178:	d105      	bne.n	8009186 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800917a:	683a      	ldr	r2, [r7, #0]
 800917c:	4907      	ldr	r1, [pc, #28]	@ (800919c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800917e:	4808      	ldr	r0, [pc, #32]	@ (80091a0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009180:	f7ff fd6a 	bl	8008c58 <USBD_GetString>
 8009184:	e004      	b.n	8009190 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009186:	683a      	ldr	r2, [r7, #0]
 8009188:	4904      	ldr	r1, [pc, #16]	@ (800919c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800918a:	4805      	ldr	r0, [pc, #20]	@ (80091a0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800918c:	f7ff fd64 	bl	8008c58 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009190:	4b02      	ldr	r3, [pc, #8]	@ (800919c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009192:	4618      	mov	r0, r3
 8009194:	3708      	adds	r7, #8
 8009196:	46bd      	mov	sp, r7
 8009198:	bd80      	pop	{r7, pc}
 800919a:	bf00      	nop
 800919c:	2000156c 	.word	0x2000156c
 80091a0:	0800a9ec 	.word	0x0800a9ec

080091a4 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80091a4:	b480      	push	{r7}
 80091a6:	b083      	sub	sp, #12
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	4603      	mov	r3, r0
 80091ac:	6039      	str	r1, [r7, #0]
 80091ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	220c      	movs	r2, #12
 80091b4:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 80091b6:	4b03      	ldr	r3, [pc, #12]	@ (80091c4 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 80091b8:	4618      	mov	r0, r3
 80091ba:	370c      	adds	r7, #12
 80091bc:	46bd      	mov	sp, r7
 80091be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c2:	4770      	bx	lr
 80091c4:	20000100 	.word	0x20000100

080091c8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80091c8:	b580      	push	{r7, lr}
 80091ca:	b084      	sub	sp, #16
 80091cc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80091ce:	4b0f      	ldr	r3, [pc, #60]	@ (800920c <Get_SerialNum+0x44>)
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80091d4:	4b0e      	ldr	r3, [pc, #56]	@ (8009210 <Get_SerialNum+0x48>)
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80091da:	4b0e      	ldr	r3, [pc, #56]	@ (8009214 <Get_SerialNum+0x4c>)
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80091e0:	68fa      	ldr	r2, [r7, #12]
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	4413      	add	r3, r2
 80091e6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d009      	beq.n	8009202 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80091ee:	2208      	movs	r2, #8
 80091f0:	4909      	ldr	r1, [pc, #36]	@ (8009218 <Get_SerialNum+0x50>)
 80091f2:	68f8      	ldr	r0, [r7, #12]
 80091f4:	f000 f814 	bl	8009220 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80091f8:	2204      	movs	r2, #4
 80091fa:	4908      	ldr	r1, [pc, #32]	@ (800921c <Get_SerialNum+0x54>)
 80091fc:	68b8      	ldr	r0, [r7, #8]
 80091fe:	f000 f80f 	bl	8009220 <IntToUnicode>
  }
}
 8009202:	bf00      	nop
 8009204:	3710      	adds	r7, #16
 8009206:	46bd      	mov	sp, r7
 8009208:	bd80      	pop	{r7, pc}
 800920a:	bf00      	nop
 800920c:	1ff07a10 	.word	0x1ff07a10
 8009210:	1ff07a14 	.word	0x1ff07a14
 8009214:	1ff07a18 	.word	0x1ff07a18
 8009218:	20000112 	.word	0x20000112
 800921c:	20000122 	.word	0x20000122

08009220 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009220:	b480      	push	{r7}
 8009222:	b087      	sub	sp, #28
 8009224:	af00      	add	r7, sp, #0
 8009226:	60f8      	str	r0, [r7, #12]
 8009228:	60b9      	str	r1, [r7, #8]
 800922a:	4613      	mov	r3, r2
 800922c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800922e:	2300      	movs	r3, #0
 8009230:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009232:	2300      	movs	r3, #0
 8009234:	75fb      	strb	r3, [r7, #23]
 8009236:	e027      	b.n	8009288 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	0f1b      	lsrs	r3, r3, #28
 800923c:	2b09      	cmp	r3, #9
 800923e:	d80b      	bhi.n	8009258 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	0f1b      	lsrs	r3, r3, #28
 8009244:	b2da      	uxtb	r2, r3
 8009246:	7dfb      	ldrb	r3, [r7, #23]
 8009248:	005b      	lsls	r3, r3, #1
 800924a:	4619      	mov	r1, r3
 800924c:	68bb      	ldr	r3, [r7, #8]
 800924e:	440b      	add	r3, r1
 8009250:	3230      	adds	r2, #48	@ 0x30
 8009252:	b2d2      	uxtb	r2, r2
 8009254:	701a      	strb	r2, [r3, #0]
 8009256:	e00a      	b.n	800926e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	0f1b      	lsrs	r3, r3, #28
 800925c:	b2da      	uxtb	r2, r3
 800925e:	7dfb      	ldrb	r3, [r7, #23]
 8009260:	005b      	lsls	r3, r3, #1
 8009262:	4619      	mov	r1, r3
 8009264:	68bb      	ldr	r3, [r7, #8]
 8009266:	440b      	add	r3, r1
 8009268:	3237      	adds	r2, #55	@ 0x37
 800926a:	b2d2      	uxtb	r2, r2
 800926c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	011b      	lsls	r3, r3, #4
 8009272:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009274:	7dfb      	ldrb	r3, [r7, #23]
 8009276:	005b      	lsls	r3, r3, #1
 8009278:	3301      	adds	r3, #1
 800927a:	68ba      	ldr	r2, [r7, #8]
 800927c:	4413      	add	r3, r2
 800927e:	2200      	movs	r2, #0
 8009280:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009282:	7dfb      	ldrb	r3, [r7, #23]
 8009284:	3301      	adds	r3, #1
 8009286:	75fb      	strb	r3, [r7, #23]
 8009288:	7dfa      	ldrb	r2, [r7, #23]
 800928a:	79fb      	ldrb	r3, [r7, #7]
 800928c:	429a      	cmp	r2, r3
 800928e:	d3d3      	bcc.n	8009238 <IntToUnicode+0x18>
  }
}
 8009290:	bf00      	nop
 8009292:	bf00      	nop
 8009294:	371c      	adds	r7, #28
 8009296:	46bd      	mov	sp, r7
 8009298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929c:	4770      	bx	lr
	...

080092a0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80092a0:	b580      	push	{r7, lr}
 80092a2:	b0aa      	sub	sp, #168	@ 0xa8
 80092a4:	af00      	add	r7, sp, #0
 80092a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80092a8:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80092ac:	2200      	movs	r2, #0
 80092ae:	601a      	str	r2, [r3, #0]
 80092b0:	605a      	str	r2, [r3, #4]
 80092b2:	609a      	str	r2, [r3, #8]
 80092b4:	60da      	str	r2, [r3, #12]
 80092b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80092b8:	f107 0314 	add.w	r3, r7, #20
 80092bc:	2280      	movs	r2, #128	@ 0x80
 80092be:	2100      	movs	r1, #0
 80092c0:	4618      	mov	r0, r3
 80092c2:	f000 fd4f 	bl	8009d64 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80092ce:	d151      	bne.n	8009374 <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80092d0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80092d4:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80092d6:	2300      	movs	r3, #0
 80092d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80092dc:	f107 0314 	add.w	r3, r7, #20
 80092e0:	4618      	mov	r0, r3
 80092e2:	f7fa fe7d 	bl	8003fe0 <HAL_RCCEx_PeriphCLKConfig>
 80092e6:	4603      	mov	r3, r0
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d001      	beq.n	80092f0 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 80092ec:	f7f8 f9a6 	bl	800163c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80092f0:	4b22      	ldr	r3, [pc, #136]	@ (800937c <HAL_PCD_MspInit+0xdc>)
 80092f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092f4:	4a21      	ldr	r2, [pc, #132]	@ (800937c <HAL_PCD_MspInit+0xdc>)
 80092f6:	f043 0301 	orr.w	r3, r3, #1
 80092fa:	6313      	str	r3, [r2, #48]	@ 0x30
 80092fc:	4b1f      	ldr	r3, [pc, #124]	@ (800937c <HAL_PCD_MspInit+0xdc>)
 80092fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009300:	f003 0301 	and.w	r3, r3, #1
 8009304:	613b      	str	r3, [r7, #16]
 8009306:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8009308:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800930c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009310:	2302      	movs	r3, #2
 8009312:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009316:	2300      	movs	r3, #0
 8009318:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800931c:	2303      	movs	r3, #3
 800931e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009322:	230a      	movs	r3, #10
 8009324:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009328:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800932c:	4619      	mov	r1, r3
 800932e:	4814      	ldr	r0, [pc, #80]	@ (8009380 <HAL_PCD_MspInit+0xe0>)
 8009330:	f7f8 fcfc 	bl	8001d2c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009334:	4b11      	ldr	r3, [pc, #68]	@ (800937c <HAL_PCD_MspInit+0xdc>)
 8009336:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009338:	4a10      	ldr	r2, [pc, #64]	@ (800937c <HAL_PCD_MspInit+0xdc>)
 800933a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800933e:	6353      	str	r3, [r2, #52]	@ 0x34
 8009340:	4b0e      	ldr	r3, [pc, #56]	@ (800937c <HAL_PCD_MspInit+0xdc>)
 8009342:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009344:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009348:	60fb      	str	r3, [r7, #12]
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	4b0b      	ldr	r3, [pc, #44]	@ (800937c <HAL_PCD_MspInit+0xdc>)
 800934e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009350:	4a0a      	ldr	r2, [pc, #40]	@ (800937c <HAL_PCD_MspInit+0xdc>)
 8009352:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009356:	6453      	str	r3, [r2, #68]	@ 0x44
 8009358:	4b08      	ldr	r3, [pc, #32]	@ (800937c <HAL_PCD_MspInit+0xdc>)
 800935a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800935c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009360:	60bb      	str	r3, [r7, #8]
 8009362:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009364:	2200      	movs	r2, #0
 8009366:	2100      	movs	r1, #0
 8009368:	2043      	movs	r0, #67	@ 0x43
 800936a:	f7f8 fca8 	bl	8001cbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800936e:	2043      	movs	r0, #67	@ 0x43
 8009370:	f7f8 fcc1 	bl	8001cf6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009374:	bf00      	nop
 8009376:	37a8      	adds	r7, #168	@ 0xa8
 8009378:	46bd      	mov	sp, r7
 800937a:	bd80      	pop	{r7, pc}
 800937c:	40023800 	.word	0x40023800
 8009380:	40020000 	.word	0x40020000

08009384 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009384:	b580      	push	{r7, lr}
 8009386:	b082      	sub	sp, #8
 8009388:	af00      	add	r7, sp, #0
 800938a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	f8d3 24dc 	ldr.w	r2, [r3, #1244]	@ 0x4dc
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009398:	4619      	mov	r1, r3
 800939a:	4610      	mov	r0, r2
 800939c:	f7fe fab9 	bl	8007912 <USBD_LL_SetupStage>
}
 80093a0:	bf00      	nop
 80093a2:	3708      	adds	r7, #8
 80093a4:	46bd      	mov	sp, r7
 80093a6:	bd80      	pop	{r7, pc}

080093a8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80093a8:	b580      	push	{r7, lr}
 80093aa:	b082      	sub	sp, #8
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	6078      	str	r0, [r7, #4]
 80093b0:	460b      	mov	r3, r1
 80093b2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 80093ba:	78fa      	ldrb	r2, [r7, #3]
 80093bc:	6879      	ldr	r1, [r7, #4]
 80093be:	4613      	mov	r3, r2
 80093c0:	00db      	lsls	r3, r3, #3
 80093c2:	4413      	add	r3, r2
 80093c4:	009b      	lsls	r3, r3, #2
 80093c6:	440b      	add	r3, r1
 80093c8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80093cc:	681a      	ldr	r2, [r3, #0]
 80093ce:	78fb      	ldrb	r3, [r7, #3]
 80093d0:	4619      	mov	r1, r3
 80093d2:	f7fe faf3 	bl	80079bc <USBD_LL_DataOutStage>
}
 80093d6:	bf00      	nop
 80093d8:	3708      	adds	r7, #8
 80093da:	46bd      	mov	sp, r7
 80093dc:	bd80      	pop	{r7, pc}

080093de <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80093de:	b580      	push	{r7, lr}
 80093e0:	b082      	sub	sp, #8
 80093e2:	af00      	add	r7, sp, #0
 80093e4:	6078      	str	r0, [r7, #4]
 80093e6:	460b      	mov	r3, r1
 80093e8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 80093f0:	78fa      	ldrb	r2, [r7, #3]
 80093f2:	6879      	ldr	r1, [r7, #4]
 80093f4:	4613      	mov	r3, r2
 80093f6:	00db      	lsls	r3, r3, #3
 80093f8:	4413      	add	r3, r2
 80093fa:	009b      	lsls	r3, r3, #2
 80093fc:	440b      	add	r3, r1
 80093fe:	3320      	adds	r3, #32
 8009400:	681a      	ldr	r2, [r3, #0]
 8009402:	78fb      	ldrb	r3, [r7, #3]
 8009404:	4619      	mov	r1, r3
 8009406:	f7fe fb95 	bl	8007b34 <USBD_LL_DataInStage>
}
 800940a:	bf00      	nop
 800940c:	3708      	adds	r7, #8
 800940e:	46bd      	mov	sp, r7
 8009410:	bd80      	pop	{r7, pc}

08009412 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009412:	b580      	push	{r7, lr}
 8009414:	b082      	sub	sp, #8
 8009416:	af00      	add	r7, sp, #0
 8009418:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009420:	4618      	mov	r0, r3
 8009422:	f7fe fcd9 	bl	8007dd8 <USBD_LL_SOF>
}
 8009426:	bf00      	nop
 8009428:	3708      	adds	r7, #8
 800942a:	46bd      	mov	sp, r7
 800942c:	bd80      	pop	{r7, pc}

0800942e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800942e:	b580      	push	{r7, lr}
 8009430:	b084      	sub	sp, #16
 8009432:	af00      	add	r7, sp, #0
 8009434:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009436:	2301      	movs	r3, #1
 8009438:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	79db      	ldrb	r3, [r3, #7]
 800943e:	2b00      	cmp	r3, #0
 8009440:	d102      	bne.n	8009448 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8009442:	2300      	movs	r3, #0
 8009444:	73fb      	strb	r3, [r7, #15]
 8009446:	e008      	b.n	800945a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	79db      	ldrb	r3, [r3, #7]
 800944c:	2b02      	cmp	r3, #2
 800944e:	d102      	bne.n	8009456 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8009450:	2301      	movs	r3, #1
 8009452:	73fb      	strb	r3, [r7, #15]
 8009454:	e001      	b.n	800945a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8009456:	f7f8 f8f1 	bl	800163c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009460:	7bfa      	ldrb	r2, [r7, #15]
 8009462:	4611      	mov	r1, r2
 8009464:	4618      	mov	r0, r3
 8009466:	f7fe fc73 	bl	8007d50 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009470:	4618      	mov	r0, r3
 8009472:	f7fe fc1a 	bl	8007caa <USBD_LL_Reset>
}
 8009476:	bf00      	nop
 8009478:	3710      	adds	r7, #16
 800947a:	46bd      	mov	sp, r7
 800947c:	bd80      	pop	{r7, pc}
	...

08009480 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009480:	b580      	push	{r7, lr}
 8009482:	b082      	sub	sp, #8
 8009484:	af00      	add	r7, sp, #0
 8009486:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800948e:	4618      	mov	r0, r3
 8009490:	f7fe fc6e 	bl	8007d70 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	687a      	ldr	r2, [r7, #4]
 80094a0:	6812      	ldr	r2, [r2, #0]
 80094a2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80094a6:	f043 0301 	orr.w	r3, r3, #1
 80094aa:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	7adb      	ldrb	r3, [r3, #11]
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d005      	beq.n	80094c0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80094b4:	4b04      	ldr	r3, [pc, #16]	@ (80094c8 <HAL_PCD_SuspendCallback+0x48>)
 80094b6:	691b      	ldr	r3, [r3, #16]
 80094b8:	4a03      	ldr	r2, [pc, #12]	@ (80094c8 <HAL_PCD_SuspendCallback+0x48>)
 80094ba:	f043 0306 	orr.w	r3, r3, #6
 80094be:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80094c0:	bf00      	nop
 80094c2:	3708      	adds	r7, #8
 80094c4:	46bd      	mov	sp, r7
 80094c6:	bd80      	pop	{r7, pc}
 80094c8:	e000ed00 	.word	0xe000ed00

080094cc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80094cc:	b580      	push	{r7, lr}
 80094ce:	b082      	sub	sp, #8
 80094d0:	af00      	add	r7, sp, #0
 80094d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 80094da:	4618      	mov	r0, r3
 80094dc:	f7fe fc64 	bl	8007da8 <USBD_LL_Resume>
}
 80094e0:	bf00      	nop
 80094e2:	3708      	adds	r7, #8
 80094e4:	46bd      	mov	sp, r7
 80094e6:	bd80      	pop	{r7, pc}

080094e8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80094e8:	b580      	push	{r7, lr}
 80094ea:	b082      	sub	sp, #8
 80094ec:	af00      	add	r7, sp, #0
 80094ee:	6078      	str	r0, [r7, #4]
 80094f0:	460b      	mov	r3, r1
 80094f2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 80094fa:	78fa      	ldrb	r2, [r7, #3]
 80094fc:	4611      	mov	r1, r2
 80094fe:	4618      	mov	r0, r3
 8009500:	f7fe fcbc 	bl	8007e7c <USBD_LL_IsoOUTIncomplete>
}
 8009504:	bf00      	nop
 8009506:	3708      	adds	r7, #8
 8009508:	46bd      	mov	sp, r7
 800950a:	bd80      	pop	{r7, pc}

0800950c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800950c:	b580      	push	{r7, lr}
 800950e:	b082      	sub	sp, #8
 8009510:	af00      	add	r7, sp, #0
 8009512:	6078      	str	r0, [r7, #4]
 8009514:	460b      	mov	r3, r1
 8009516:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800951e:	78fa      	ldrb	r2, [r7, #3]
 8009520:	4611      	mov	r1, r2
 8009522:	4618      	mov	r0, r3
 8009524:	f7fe fc78 	bl	8007e18 <USBD_LL_IsoINIncomplete>
}
 8009528:	bf00      	nop
 800952a:	3708      	adds	r7, #8
 800952c:	46bd      	mov	sp, r7
 800952e:	bd80      	pop	{r7, pc}

08009530 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009530:	b580      	push	{r7, lr}
 8009532:	b082      	sub	sp, #8
 8009534:	af00      	add	r7, sp, #0
 8009536:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800953e:	4618      	mov	r0, r3
 8009540:	f7fe fcce 	bl	8007ee0 <USBD_LL_DevConnected>
}
 8009544:	bf00      	nop
 8009546:	3708      	adds	r7, #8
 8009548:	46bd      	mov	sp, r7
 800954a:	bd80      	pop	{r7, pc}

0800954c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800954c:	b580      	push	{r7, lr}
 800954e:	b082      	sub	sp, #8
 8009550:	af00      	add	r7, sp, #0
 8009552:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800955a:	4618      	mov	r0, r3
 800955c:	f7fe fccb 	bl	8007ef6 <USBD_LL_DevDisconnected>
}
 8009560:	bf00      	nop
 8009562:	3708      	adds	r7, #8
 8009564:	46bd      	mov	sp, r7
 8009566:	bd80      	pop	{r7, pc}

08009568 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009568:	b580      	push	{r7, lr}
 800956a:	b082      	sub	sp, #8
 800956c:	af00      	add	r7, sp, #0
 800956e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	781b      	ldrb	r3, [r3, #0]
 8009574:	2b00      	cmp	r3, #0
 8009576:	d13f      	bne.n	80095f8 <USBD_LL_Init+0x90>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8009578:	4a22      	ldr	r2, [pc, #136]	@ (8009604 <USBD_LL_Init+0x9c>)
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	f8c2 34dc 	str.w	r3, [r2, #1244]	@ 0x4dc
  pdev->pData = &hpcd_USB_OTG_FS;
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	4a20      	ldr	r2, [pc, #128]	@ (8009604 <USBD_LL_Init+0x9c>)
 8009584:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009588:	4b1e      	ldr	r3, [pc, #120]	@ (8009604 <USBD_LL_Init+0x9c>)
 800958a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800958e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8009590:	4b1c      	ldr	r3, [pc, #112]	@ (8009604 <USBD_LL_Init+0x9c>)
 8009592:	2206      	movs	r2, #6
 8009594:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8009596:	4b1b      	ldr	r3, [pc, #108]	@ (8009604 <USBD_LL_Init+0x9c>)
 8009598:	2202      	movs	r2, #2
 800959a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800959c:	4b19      	ldr	r3, [pc, #100]	@ (8009604 <USBD_LL_Init+0x9c>)
 800959e:	2200      	movs	r2, #0
 80095a0:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80095a2:	4b18      	ldr	r3, [pc, #96]	@ (8009604 <USBD_LL_Init+0x9c>)
 80095a4:	2202      	movs	r2, #2
 80095a6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80095a8:	4b16      	ldr	r3, [pc, #88]	@ (8009604 <USBD_LL_Init+0x9c>)
 80095aa:	2200      	movs	r2, #0
 80095ac:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80095ae:	4b15      	ldr	r3, [pc, #84]	@ (8009604 <USBD_LL_Init+0x9c>)
 80095b0:	2200      	movs	r2, #0
 80095b2:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80095b4:	4b13      	ldr	r3, [pc, #76]	@ (8009604 <USBD_LL_Init+0x9c>)
 80095b6:	2200      	movs	r2, #0
 80095b8:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 80095ba:	4b12      	ldr	r3, [pc, #72]	@ (8009604 <USBD_LL_Init+0x9c>)
 80095bc:	2200      	movs	r2, #0
 80095be:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80095c0:	4b10      	ldr	r3, [pc, #64]	@ (8009604 <USBD_LL_Init+0x9c>)
 80095c2:	2200      	movs	r2, #0
 80095c4:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80095c6:	4b0f      	ldr	r3, [pc, #60]	@ (8009604 <USBD_LL_Init+0x9c>)
 80095c8:	2200      	movs	r2, #0
 80095ca:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80095cc:	480d      	ldr	r0, [pc, #52]	@ (8009604 <USBD_LL_Init+0x9c>)
 80095ce:	f7f8 fd7b 	bl	80020c8 <HAL_PCD_Init>
 80095d2:	4603      	mov	r3, r0
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d001      	beq.n	80095dc <USBD_LL_Init+0x74>
  {
    Error_Handler( );
 80095d8:	f7f8 f830 	bl	800163c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80095dc:	2180      	movs	r1, #128	@ 0x80
 80095de:	4809      	ldr	r0, [pc, #36]	@ (8009604 <USBD_LL_Init+0x9c>)
 80095e0:	f7f9 ffc9 	bl	8003576 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80095e4:	2240      	movs	r2, #64	@ 0x40
 80095e6:	2100      	movs	r1, #0
 80095e8:	4806      	ldr	r0, [pc, #24]	@ (8009604 <USBD_LL_Init+0x9c>)
 80095ea:	f7f9 ff7d 	bl	80034e8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80095ee:	2280      	movs	r2, #128	@ 0x80
 80095f0:	2101      	movs	r1, #1
 80095f2:	4804      	ldr	r0, [pc, #16]	@ (8009604 <USBD_LL_Init+0x9c>)
 80095f4:	f7f9 ff78 	bl	80034e8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80095f8:	2300      	movs	r3, #0
}
 80095fa:	4618      	mov	r0, r3
 80095fc:	3708      	adds	r7, #8
 80095fe:	46bd      	mov	sp, r7
 8009600:	bd80      	pop	{r7, pc}
 8009602:	bf00      	nop
 8009604:	2000176c 	.word	0x2000176c

08009608 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009608:	b580      	push	{r7, lr}
 800960a:	b084      	sub	sp, #16
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009610:	2300      	movs	r3, #0
 8009612:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009614:	2300      	movs	r3, #0
 8009616:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800961e:	4618      	mov	r0, r3
 8009620:	f7f8 fe68 	bl	80022f4 <HAL_PCD_Start>
 8009624:	4603      	mov	r3, r0
 8009626:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009628:	7bfb      	ldrb	r3, [r7, #15]
 800962a:	4618      	mov	r0, r3
 800962c:	f000 f97e 	bl	800992c <USBD_Get_USB_Status>
 8009630:	4603      	mov	r3, r0
 8009632:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009634:	7bbb      	ldrb	r3, [r7, #14]
}
 8009636:	4618      	mov	r0, r3
 8009638:	3710      	adds	r7, #16
 800963a:	46bd      	mov	sp, r7
 800963c:	bd80      	pop	{r7, pc}

0800963e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800963e:	b580      	push	{r7, lr}
 8009640:	b084      	sub	sp, #16
 8009642:	af00      	add	r7, sp, #0
 8009644:	6078      	str	r0, [r7, #4]
 8009646:	4608      	mov	r0, r1
 8009648:	4611      	mov	r1, r2
 800964a:	461a      	mov	r2, r3
 800964c:	4603      	mov	r3, r0
 800964e:	70fb      	strb	r3, [r7, #3]
 8009650:	460b      	mov	r3, r1
 8009652:	70bb      	strb	r3, [r7, #2]
 8009654:	4613      	mov	r3, r2
 8009656:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009658:	2300      	movs	r3, #0
 800965a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800965c:	2300      	movs	r3, #0
 800965e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009666:	78bb      	ldrb	r3, [r7, #2]
 8009668:	883a      	ldrh	r2, [r7, #0]
 800966a:	78f9      	ldrb	r1, [r7, #3]
 800966c:	f7f9 fb56 	bl	8002d1c <HAL_PCD_EP_Open>
 8009670:	4603      	mov	r3, r0
 8009672:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009674:	7bfb      	ldrb	r3, [r7, #15]
 8009676:	4618      	mov	r0, r3
 8009678:	f000 f958 	bl	800992c <USBD_Get_USB_Status>
 800967c:	4603      	mov	r3, r0
 800967e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009680:	7bbb      	ldrb	r3, [r7, #14]
}
 8009682:	4618      	mov	r0, r3
 8009684:	3710      	adds	r7, #16
 8009686:	46bd      	mov	sp, r7
 8009688:	bd80      	pop	{r7, pc}

0800968a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800968a:	b580      	push	{r7, lr}
 800968c:	b084      	sub	sp, #16
 800968e:	af00      	add	r7, sp, #0
 8009690:	6078      	str	r0, [r7, #4]
 8009692:	460b      	mov	r3, r1
 8009694:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009696:	2300      	movs	r3, #0
 8009698:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800969a:	2300      	movs	r3, #0
 800969c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80096a4:	78fa      	ldrb	r2, [r7, #3]
 80096a6:	4611      	mov	r1, r2
 80096a8:	4618      	mov	r0, r3
 80096aa:	f7f9 fba1 	bl	8002df0 <HAL_PCD_EP_Close>
 80096ae:	4603      	mov	r3, r0
 80096b0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80096b2:	7bfb      	ldrb	r3, [r7, #15]
 80096b4:	4618      	mov	r0, r3
 80096b6:	f000 f939 	bl	800992c <USBD_Get_USB_Status>
 80096ba:	4603      	mov	r3, r0
 80096bc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80096be:	7bbb      	ldrb	r3, [r7, #14]
}
 80096c0:	4618      	mov	r0, r3
 80096c2:	3710      	adds	r7, #16
 80096c4:	46bd      	mov	sp, r7
 80096c6:	bd80      	pop	{r7, pc}

080096c8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80096c8:	b580      	push	{r7, lr}
 80096ca:	b084      	sub	sp, #16
 80096cc:	af00      	add	r7, sp, #0
 80096ce:	6078      	str	r0, [r7, #4]
 80096d0:	460b      	mov	r3, r1
 80096d2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80096d4:	2300      	movs	r3, #0
 80096d6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80096d8:	2300      	movs	r3, #0
 80096da:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80096e2:	78fa      	ldrb	r2, [r7, #3]
 80096e4:	4611      	mov	r1, r2
 80096e6:	4618      	mov	r0, r3
 80096e8:	f7f9 fc59 	bl	8002f9e <HAL_PCD_EP_SetStall>
 80096ec:	4603      	mov	r3, r0
 80096ee:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80096f0:	7bfb      	ldrb	r3, [r7, #15]
 80096f2:	4618      	mov	r0, r3
 80096f4:	f000 f91a 	bl	800992c <USBD_Get_USB_Status>
 80096f8:	4603      	mov	r3, r0
 80096fa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80096fc:	7bbb      	ldrb	r3, [r7, #14]
}
 80096fe:	4618      	mov	r0, r3
 8009700:	3710      	adds	r7, #16
 8009702:	46bd      	mov	sp, r7
 8009704:	bd80      	pop	{r7, pc}

08009706 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009706:	b580      	push	{r7, lr}
 8009708:	b084      	sub	sp, #16
 800970a:	af00      	add	r7, sp, #0
 800970c:	6078      	str	r0, [r7, #4]
 800970e:	460b      	mov	r3, r1
 8009710:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009712:	2300      	movs	r3, #0
 8009714:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009716:	2300      	movs	r3, #0
 8009718:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009720:	78fa      	ldrb	r2, [r7, #3]
 8009722:	4611      	mov	r1, r2
 8009724:	4618      	mov	r0, r3
 8009726:	f7f9 fc9d 	bl	8003064 <HAL_PCD_EP_ClrStall>
 800972a:	4603      	mov	r3, r0
 800972c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800972e:	7bfb      	ldrb	r3, [r7, #15]
 8009730:	4618      	mov	r0, r3
 8009732:	f000 f8fb 	bl	800992c <USBD_Get_USB_Status>
 8009736:	4603      	mov	r3, r0
 8009738:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800973a:	7bbb      	ldrb	r3, [r7, #14]
}
 800973c:	4618      	mov	r0, r3
 800973e:	3710      	adds	r7, #16
 8009740:	46bd      	mov	sp, r7
 8009742:	bd80      	pop	{r7, pc}

08009744 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009744:	b480      	push	{r7}
 8009746:	b085      	sub	sp, #20
 8009748:	af00      	add	r7, sp, #0
 800974a:	6078      	str	r0, [r7, #4]
 800974c:	460b      	mov	r3, r1
 800974e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009756:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009758:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800975c:	2b00      	cmp	r3, #0
 800975e:	da0b      	bge.n	8009778 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009760:	78fb      	ldrb	r3, [r7, #3]
 8009762:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009766:	68f9      	ldr	r1, [r7, #12]
 8009768:	4613      	mov	r3, r2
 800976a:	00db      	lsls	r3, r3, #3
 800976c:	4413      	add	r3, r2
 800976e:	009b      	lsls	r3, r3, #2
 8009770:	440b      	add	r3, r1
 8009772:	3316      	adds	r3, #22
 8009774:	781b      	ldrb	r3, [r3, #0]
 8009776:	e00b      	b.n	8009790 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009778:	78fb      	ldrb	r3, [r7, #3]
 800977a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800977e:	68f9      	ldr	r1, [r7, #12]
 8009780:	4613      	mov	r3, r2
 8009782:	00db      	lsls	r3, r3, #3
 8009784:	4413      	add	r3, r2
 8009786:	009b      	lsls	r3, r3, #2
 8009788:	440b      	add	r3, r1
 800978a:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800978e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009790:	4618      	mov	r0, r3
 8009792:	3714      	adds	r7, #20
 8009794:	46bd      	mov	sp, r7
 8009796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800979a:	4770      	bx	lr

0800979c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800979c:	b580      	push	{r7, lr}
 800979e:	b084      	sub	sp, #16
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	6078      	str	r0, [r7, #4]
 80097a4:	460b      	mov	r3, r1
 80097a6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80097a8:	2300      	movs	r3, #0
 80097aa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80097ac:	2300      	movs	r3, #0
 80097ae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80097b6:	78fa      	ldrb	r2, [r7, #3]
 80097b8:	4611      	mov	r1, r2
 80097ba:	4618      	mov	r0, r3
 80097bc:	f7f9 fa8a 	bl	8002cd4 <HAL_PCD_SetAddress>
 80097c0:	4603      	mov	r3, r0
 80097c2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80097c4:	7bfb      	ldrb	r3, [r7, #15]
 80097c6:	4618      	mov	r0, r3
 80097c8:	f000 f8b0 	bl	800992c <USBD_Get_USB_Status>
 80097cc:	4603      	mov	r3, r0
 80097ce:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80097d0:	7bbb      	ldrb	r3, [r7, #14]
}
 80097d2:	4618      	mov	r0, r3
 80097d4:	3710      	adds	r7, #16
 80097d6:	46bd      	mov	sp, r7
 80097d8:	bd80      	pop	{r7, pc}

080097da <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80097da:	b580      	push	{r7, lr}
 80097dc:	b086      	sub	sp, #24
 80097de:	af00      	add	r7, sp, #0
 80097e0:	60f8      	str	r0, [r7, #12]
 80097e2:	607a      	str	r2, [r7, #4]
 80097e4:	603b      	str	r3, [r7, #0]
 80097e6:	460b      	mov	r3, r1
 80097e8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80097ea:	2300      	movs	r3, #0
 80097ec:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80097ee:	2300      	movs	r3, #0
 80097f0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80097f8:	7af9      	ldrb	r1, [r7, #11]
 80097fa:	683b      	ldr	r3, [r7, #0]
 80097fc:	687a      	ldr	r2, [r7, #4]
 80097fe:	f7f9 fb94 	bl	8002f2a <HAL_PCD_EP_Transmit>
 8009802:	4603      	mov	r3, r0
 8009804:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009806:	7dfb      	ldrb	r3, [r7, #23]
 8009808:	4618      	mov	r0, r3
 800980a:	f000 f88f 	bl	800992c <USBD_Get_USB_Status>
 800980e:	4603      	mov	r3, r0
 8009810:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009812:	7dbb      	ldrb	r3, [r7, #22]
}
 8009814:	4618      	mov	r0, r3
 8009816:	3718      	adds	r7, #24
 8009818:	46bd      	mov	sp, r7
 800981a:	bd80      	pop	{r7, pc}

0800981c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800981c:	b580      	push	{r7, lr}
 800981e:	b086      	sub	sp, #24
 8009820:	af00      	add	r7, sp, #0
 8009822:	60f8      	str	r0, [r7, #12]
 8009824:	607a      	str	r2, [r7, #4]
 8009826:	603b      	str	r3, [r7, #0]
 8009828:	460b      	mov	r3, r1
 800982a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800982c:	2300      	movs	r3, #0
 800982e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009830:	2300      	movs	r3, #0
 8009832:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800983a:	7af9      	ldrb	r1, [r7, #11]
 800983c:	683b      	ldr	r3, [r7, #0]
 800983e:	687a      	ldr	r2, [r7, #4]
 8009840:	f7f9 fb20 	bl	8002e84 <HAL_PCD_EP_Receive>
 8009844:	4603      	mov	r3, r0
 8009846:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009848:	7dfb      	ldrb	r3, [r7, #23]
 800984a:	4618      	mov	r0, r3
 800984c:	f000 f86e 	bl	800992c <USBD_Get_USB_Status>
 8009850:	4603      	mov	r3, r0
 8009852:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009854:	7dbb      	ldrb	r3, [r7, #22]
}
 8009856:	4618      	mov	r0, r3
 8009858:	3718      	adds	r7, #24
 800985a:	46bd      	mov	sp, r7
 800985c:	bd80      	pop	{r7, pc}

0800985e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800985e:	b580      	push	{r7, lr}
 8009860:	b082      	sub	sp, #8
 8009862:	af00      	add	r7, sp, #0
 8009864:	6078      	str	r0, [r7, #4]
 8009866:	460b      	mov	r3, r1
 8009868:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009870:	78fa      	ldrb	r2, [r7, #3]
 8009872:	4611      	mov	r1, r2
 8009874:	4618      	mov	r0, r3
 8009876:	f7f9 fb40 	bl	8002efa <HAL_PCD_EP_GetRxCount>
 800987a:	4603      	mov	r3, r0
}
 800987c:	4618      	mov	r0, r3
 800987e:	3708      	adds	r7, #8
 8009880:	46bd      	mov	sp, r7
 8009882:	bd80      	pop	{r7, pc}

08009884 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8009884:	b580      	push	{r7, lr}
 8009886:	b082      	sub	sp, #8
 8009888:	af00      	add	r7, sp, #0
 800988a:	6078      	str	r0, [r7, #4]
 800988c:	460b      	mov	r3, r1
 800988e:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8009890:	78fb      	ldrb	r3, [r7, #3]
 8009892:	2b00      	cmp	r3, #0
 8009894:	d002      	beq.n	800989c <HAL_PCDEx_LPM_Callback+0x18>
 8009896:	2b01      	cmp	r3, #1
 8009898:	d01f      	beq.n	80098da <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800989a:	e03b      	b.n	8009914 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	7adb      	ldrb	r3, [r3, #11]
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d007      	beq.n	80098b4 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 80098a4:	f000 f83c 	bl	8009920 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80098a8:	4b1c      	ldr	r3, [pc, #112]	@ (800991c <HAL_PCDEx_LPM_Callback+0x98>)
 80098aa:	691b      	ldr	r3, [r3, #16]
 80098ac:	4a1b      	ldr	r2, [pc, #108]	@ (800991c <HAL_PCDEx_LPM_Callback+0x98>)
 80098ae:	f023 0306 	bic.w	r3, r3, #6
 80098b2:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	687a      	ldr	r2, [r7, #4]
 80098c0:	6812      	ldr	r2, [r2, #0]
 80098c2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80098c6:	f023 0301 	bic.w	r3, r3, #1
 80098ca:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 80098d2:	4618      	mov	r0, r3
 80098d4:	f7fe fa68 	bl	8007da8 <USBD_LL_Resume>
    break;
 80098d8:	e01c      	b.n	8009914 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	687a      	ldr	r2, [r7, #4]
 80098e6:	6812      	ldr	r2, [r2, #0]
 80098e8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80098ec:	f043 0301 	orr.w	r3, r3, #1
 80098f0:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 80098f8:	4618      	mov	r0, r3
 80098fa:	f7fe fa39 	bl	8007d70 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	7adb      	ldrb	r3, [r3, #11]
 8009902:	2b00      	cmp	r3, #0
 8009904:	d005      	beq.n	8009912 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009906:	4b05      	ldr	r3, [pc, #20]	@ (800991c <HAL_PCDEx_LPM_Callback+0x98>)
 8009908:	691b      	ldr	r3, [r3, #16]
 800990a:	4a04      	ldr	r2, [pc, #16]	@ (800991c <HAL_PCDEx_LPM_Callback+0x98>)
 800990c:	f043 0306 	orr.w	r3, r3, #6
 8009910:	6113      	str	r3, [r2, #16]
    break;
 8009912:	bf00      	nop
}
 8009914:	bf00      	nop
 8009916:	3708      	adds	r7, #8
 8009918:	46bd      	mov	sp, r7
 800991a:	bd80      	pop	{r7, pc}
 800991c:	e000ed00 	.word	0xe000ed00

08009920 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8009920:	b580      	push	{r7, lr}
 8009922:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8009924:	f7f7 fcce 	bl	80012c4 <SystemClock_Config>
}
 8009928:	bf00      	nop
 800992a:	bd80      	pop	{r7, pc}

0800992c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800992c:	b480      	push	{r7}
 800992e:	b085      	sub	sp, #20
 8009930:	af00      	add	r7, sp, #0
 8009932:	4603      	mov	r3, r0
 8009934:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009936:	2300      	movs	r3, #0
 8009938:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800993a:	79fb      	ldrb	r3, [r7, #7]
 800993c:	2b03      	cmp	r3, #3
 800993e:	d817      	bhi.n	8009970 <USBD_Get_USB_Status+0x44>
 8009940:	a201      	add	r2, pc, #4	@ (adr r2, 8009948 <USBD_Get_USB_Status+0x1c>)
 8009942:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009946:	bf00      	nop
 8009948:	08009959 	.word	0x08009959
 800994c:	0800995f 	.word	0x0800995f
 8009950:	08009965 	.word	0x08009965
 8009954:	0800996b 	.word	0x0800996b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009958:	2300      	movs	r3, #0
 800995a:	73fb      	strb	r3, [r7, #15]
    break;
 800995c:	e00b      	b.n	8009976 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800995e:	2303      	movs	r3, #3
 8009960:	73fb      	strb	r3, [r7, #15]
    break;
 8009962:	e008      	b.n	8009976 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009964:	2301      	movs	r3, #1
 8009966:	73fb      	strb	r3, [r7, #15]
    break;
 8009968:	e005      	b.n	8009976 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800996a:	2303      	movs	r3, #3
 800996c:	73fb      	strb	r3, [r7, #15]
    break;
 800996e:	e002      	b.n	8009976 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009970:	2303      	movs	r3, #3
 8009972:	73fb      	strb	r3, [r7, #15]
    break;
 8009974:	bf00      	nop
  }
  return usb_status;
 8009976:	7bfb      	ldrb	r3, [r7, #15]
}
 8009978:	4618      	mov	r0, r3
 800997a:	3714      	adds	r7, #20
 800997c:	46bd      	mov	sp, r7
 800997e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009982:	4770      	bx	lr

08009984 <malloc>:
 8009984:	4b02      	ldr	r3, [pc, #8]	@ (8009990 <malloc+0xc>)
 8009986:	4601      	mov	r1, r0
 8009988:	6818      	ldr	r0, [r3, #0]
 800998a:	f000 b82d 	b.w	80099e8 <_malloc_r>
 800998e:	bf00      	nop
 8009990:	20000138 	.word	0x20000138

08009994 <free>:
 8009994:	4b02      	ldr	r3, [pc, #8]	@ (80099a0 <free+0xc>)
 8009996:	4601      	mov	r1, r0
 8009998:	6818      	ldr	r0, [r3, #0]
 800999a:	f000 ba29 	b.w	8009df0 <_free_r>
 800999e:	bf00      	nop
 80099a0:	20000138 	.word	0x20000138

080099a4 <sbrk_aligned>:
 80099a4:	b570      	push	{r4, r5, r6, lr}
 80099a6:	4e0f      	ldr	r6, [pc, #60]	@ (80099e4 <sbrk_aligned+0x40>)
 80099a8:	460c      	mov	r4, r1
 80099aa:	6831      	ldr	r1, [r6, #0]
 80099ac:	4605      	mov	r5, r0
 80099ae:	b911      	cbnz	r1, 80099b6 <sbrk_aligned+0x12>
 80099b0:	f000 f9e0 	bl	8009d74 <_sbrk_r>
 80099b4:	6030      	str	r0, [r6, #0]
 80099b6:	4621      	mov	r1, r4
 80099b8:	4628      	mov	r0, r5
 80099ba:	f000 f9db 	bl	8009d74 <_sbrk_r>
 80099be:	1c43      	adds	r3, r0, #1
 80099c0:	d103      	bne.n	80099ca <sbrk_aligned+0x26>
 80099c2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80099c6:	4620      	mov	r0, r4
 80099c8:	bd70      	pop	{r4, r5, r6, pc}
 80099ca:	1cc4      	adds	r4, r0, #3
 80099cc:	f024 0403 	bic.w	r4, r4, #3
 80099d0:	42a0      	cmp	r0, r4
 80099d2:	d0f8      	beq.n	80099c6 <sbrk_aligned+0x22>
 80099d4:	1a21      	subs	r1, r4, r0
 80099d6:	4628      	mov	r0, r5
 80099d8:	f000 f9cc 	bl	8009d74 <_sbrk_r>
 80099dc:	3001      	adds	r0, #1
 80099de:	d1f2      	bne.n	80099c6 <sbrk_aligned+0x22>
 80099e0:	e7ef      	b.n	80099c2 <sbrk_aligned+0x1e>
 80099e2:	bf00      	nop
 80099e4:	20001c4c 	.word	0x20001c4c

080099e8 <_malloc_r>:
 80099e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80099ec:	1ccd      	adds	r5, r1, #3
 80099ee:	f025 0503 	bic.w	r5, r5, #3
 80099f2:	3508      	adds	r5, #8
 80099f4:	2d0c      	cmp	r5, #12
 80099f6:	bf38      	it	cc
 80099f8:	250c      	movcc	r5, #12
 80099fa:	2d00      	cmp	r5, #0
 80099fc:	4606      	mov	r6, r0
 80099fe:	db01      	blt.n	8009a04 <_malloc_r+0x1c>
 8009a00:	42a9      	cmp	r1, r5
 8009a02:	d904      	bls.n	8009a0e <_malloc_r+0x26>
 8009a04:	230c      	movs	r3, #12
 8009a06:	6033      	str	r3, [r6, #0]
 8009a08:	2000      	movs	r0, #0
 8009a0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a0e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009ae4 <_malloc_r+0xfc>
 8009a12:	f000 f869 	bl	8009ae8 <__malloc_lock>
 8009a16:	f8d8 3000 	ldr.w	r3, [r8]
 8009a1a:	461c      	mov	r4, r3
 8009a1c:	bb44      	cbnz	r4, 8009a70 <_malloc_r+0x88>
 8009a1e:	4629      	mov	r1, r5
 8009a20:	4630      	mov	r0, r6
 8009a22:	f7ff ffbf 	bl	80099a4 <sbrk_aligned>
 8009a26:	1c43      	adds	r3, r0, #1
 8009a28:	4604      	mov	r4, r0
 8009a2a:	d158      	bne.n	8009ade <_malloc_r+0xf6>
 8009a2c:	f8d8 4000 	ldr.w	r4, [r8]
 8009a30:	4627      	mov	r7, r4
 8009a32:	2f00      	cmp	r7, #0
 8009a34:	d143      	bne.n	8009abe <_malloc_r+0xd6>
 8009a36:	2c00      	cmp	r4, #0
 8009a38:	d04b      	beq.n	8009ad2 <_malloc_r+0xea>
 8009a3a:	6823      	ldr	r3, [r4, #0]
 8009a3c:	4639      	mov	r1, r7
 8009a3e:	4630      	mov	r0, r6
 8009a40:	eb04 0903 	add.w	r9, r4, r3
 8009a44:	f000 f996 	bl	8009d74 <_sbrk_r>
 8009a48:	4581      	cmp	r9, r0
 8009a4a:	d142      	bne.n	8009ad2 <_malloc_r+0xea>
 8009a4c:	6821      	ldr	r1, [r4, #0]
 8009a4e:	1a6d      	subs	r5, r5, r1
 8009a50:	4629      	mov	r1, r5
 8009a52:	4630      	mov	r0, r6
 8009a54:	f7ff ffa6 	bl	80099a4 <sbrk_aligned>
 8009a58:	3001      	adds	r0, #1
 8009a5a:	d03a      	beq.n	8009ad2 <_malloc_r+0xea>
 8009a5c:	6823      	ldr	r3, [r4, #0]
 8009a5e:	442b      	add	r3, r5
 8009a60:	6023      	str	r3, [r4, #0]
 8009a62:	f8d8 3000 	ldr.w	r3, [r8]
 8009a66:	685a      	ldr	r2, [r3, #4]
 8009a68:	bb62      	cbnz	r2, 8009ac4 <_malloc_r+0xdc>
 8009a6a:	f8c8 7000 	str.w	r7, [r8]
 8009a6e:	e00f      	b.n	8009a90 <_malloc_r+0xa8>
 8009a70:	6822      	ldr	r2, [r4, #0]
 8009a72:	1b52      	subs	r2, r2, r5
 8009a74:	d420      	bmi.n	8009ab8 <_malloc_r+0xd0>
 8009a76:	2a0b      	cmp	r2, #11
 8009a78:	d917      	bls.n	8009aaa <_malloc_r+0xc2>
 8009a7a:	1961      	adds	r1, r4, r5
 8009a7c:	42a3      	cmp	r3, r4
 8009a7e:	6025      	str	r5, [r4, #0]
 8009a80:	bf18      	it	ne
 8009a82:	6059      	strne	r1, [r3, #4]
 8009a84:	6863      	ldr	r3, [r4, #4]
 8009a86:	bf08      	it	eq
 8009a88:	f8c8 1000 	streq.w	r1, [r8]
 8009a8c:	5162      	str	r2, [r4, r5]
 8009a8e:	604b      	str	r3, [r1, #4]
 8009a90:	4630      	mov	r0, r6
 8009a92:	f000 f82f 	bl	8009af4 <__malloc_unlock>
 8009a96:	f104 000b 	add.w	r0, r4, #11
 8009a9a:	1d23      	adds	r3, r4, #4
 8009a9c:	f020 0007 	bic.w	r0, r0, #7
 8009aa0:	1ac2      	subs	r2, r0, r3
 8009aa2:	bf1c      	itt	ne
 8009aa4:	1a1b      	subne	r3, r3, r0
 8009aa6:	50a3      	strne	r3, [r4, r2]
 8009aa8:	e7af      	b.n	8009a0a <_malloc_r+0x22>
 8009aaa:	6862      	ldr	r2, [r4, #4]
 8009aac:	42a3      	cmp	r3, r4
 8009aae:	bf0c      	ite	eq
 8009ab0:	f8c8 2000 	streq.w	r2, [r8]
 8009ab4:	605a      	strne	r2, [r3, #4]
 8009ab6:	e7eb      	b.n	8009a90 <_malloc_r+0xa8>
 8009ab8:	4623      	mov	r3, r4
 8009aba:	6864      	ldr	r4, [r4, #4]
 8009abc:	e7ae      	b.n	8009a1c <_malloc_r+0x34>
 8009abe:	463c      	mov	r4, r7
 8009ac0:	687f      	ldr	r7, [r7, #4]
 8009ac2:	e7b6      	b.n	8009a32 <_malloc_r+0x4a>
 8009ac4:	461a      	mov	r2, r3
 8009ac6:	685b      	ldr	r3, [r3, #4]
 8009ac8:	42a3      	cmp	r3, r4
 8009aca:	d1fb      	bne.n	8009ac4 <_malloc_r+0xdc>
 8009acc:	2300      	movs	r3, #0
 8009ace:	6053      	str	r3, [r2, #4]
 8009ad0:	e7de      	b.n	8009a90 <_malloc_r+0xa8>
 8009ad2:	230c      	movs	r3, #12
 8009ad4:	6033      	str	r3, [r6, #0]
 8009ad6:	4630      	mov	r0, r6
 8009ad8:	f000 f80c 	bl	8009af4 <__malloc_unlock>
 8009adc:	e794      	b.n	8009a08 <_malloc_r+0x20>
 8009ade:	6005      	str	r5, [r0, #0]
 8009ae0:	e7d6      	b.n	8009a90 <_malloc_r+0xa8>
 8009ae2:	bf00      	nop
 8009ae4:	20001c50 	.word	0x20001c50

08009ae8 <__malloc_lock>:
 8009ae8:	4801      	ldr	r0, [pc, #4]	@ (8009af0 <__malloc_lock+0x8>)
 8009aea:	f000 b97e 	b.w	8009dea <__retarget_lock_acquire_recursive>
 8009aee:	bf00      	nop
 8009af0:	20001d90 	.word	0x20001d90

08009af4 <__malloc_unlock>:
 8009af4:	4801      	ldr	r0, [pc, #4]	@ (8009afc <__malloc_unlock+0x8>)
 8009af6:	f000 b979 	b.w	8009dec <__retarget_lock_release_recursive>
 8009afa:	bf00      	nop
 8009afc:	20001d90 	.word	0x20001d90

08009b00 <std>:
 8009b00:	2300      	movs	r3, #0
 8009b02:	b510      	push	{r4, lr}
 8009b04:	4604      	mov	r4, r0
 8009b06:	e9c0 3300 	strd	r3, r3, [r0]
 8009b0a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009b0e:	6083      	str	r3, [r0, #8]
 8009b10:	8181      	strh	r1, [r0, #12]
 8009b12:	6643      	str	r3, [r0, #100]	@ 0x64
 8009b14:	81c2      	strh	r2, [r0, #14]
 8009b16:	6183      	str	r3, [r0, #24]
 8009b18:	4619      	mov	r1, r3
 8009b1a:	2208      	movs	r2, #8
 8009b1c:	305c      	adds	r0, #92	@ 0x5c
 8009b1e:	f000 f921 	bl	8009d64 <memset>
 8009b22:	4b0d      	ldr	r3, [pc, #52]	@ (8009b58 <std+0x58>)
 8009b24:	6263      	str	r3, [r4, #36]	@ 0x24
 8009b26:	4b0d      	ldr	r3, [pc, #52]	@ (8009b5c <std+0x5c>)
 8009b28:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009b2a:	4b0d      	ldr	r3, [pc, #52]	@ (8009b60 <std+0x60>)
 8009b2c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009b2e:	4b0d      	ldr	r3, [pc, #52]	@ (8009b64 <std+0x64>)
 8009b30:	6323      	str	r3, [r4, #48]	@ 0x30
 8009b32:	4b0d      	ldr	r3, [pc, #52]	@ (8009b68 <std+0x68>)
 8009b34:	6224      	str	r4, [r4, #32]
 8009b36:	429c      	cmp	r4, r3
 8009b38:	d006      	beq.n	8009b48 <std+0x48>
 8009b3a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009b3e:	4294      	cmp	r4, r2
 8009b40:	d002      	beq.n	8009b48 <std+0x48>
 8009b42:	33d0      	adds	r3, #208	@ 0xd0
 8009b44:	429c      	cmp	r4, r3
 8009b46:	d105      	bne.n	8009b54 <std+0x54>
 8009b48:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009b4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b50:	f000 b94a 	b.w	8009de8 <__retarget_lock_init_recursive>
 8009b54:	bd10      	pop	{r4, pc}
 8009b56:	bf00      	nop
 8009b58:	0800a579 	.word	0x0800a579
 8009b5c:	0800a59b 	.word	0x0800a59b
 8009b60:	0800a5d3 	.word	0x0800a5d3
 8009b64:	0800a5f7 	.word	0x0800a5f7
 8009b68:	20001c54 	.word	0x20001c54

08009b6c <stdio_exit_handler>:
 8009b6c:	4a02      	ldr	r2, [pc, #8]	@ (8009b78 <stdio_exit_handler+0xc>)
 8009b6e:	4903      	ldr	r1, [pc, #12]	@ (8009b7c <stdio_exit_handler+0x10>)
 8009b70:	4803      	ldr	r0, [pc, #12]	@ (8009b80 <stdio_exit_handler+0x14>)
 8009b72:	f000 b869 	b.w	8009c48 <_fwalk_sglue>
 8009b76:	bf00      	nop
 8009b78:	2000012c 	.word	0x2000012c
 8009b7c:	0800a529 	.word	0x0800a529
 8009b80:	2000013c 	.word	0x2000013c

08009b84 <cleanup_stdio>:
 8009b84:	6841      	ldr	r1, [r0, #4]
 8009b86:	4b0c      	ldr	r3, [pc, #48]	@ (8009bb8 <cleanup_stdio+0x34>)
 8009b88:	4299      	cmp	r1, r3
 8009b8a:	b510      	push	{r4, lr}
 8009b8c:	4604      	mov	r4, r0
 8009b8e:	d001      	beq.n	8009b94 <cleanup_stdio+0x10>
 8009b90:	f000 fcca 	bl	800a528 <_fflush_r>
 8009b94:	68a1      	ldr	r1, [r4, #8]
 8009b96:	4b09      	ldr	r3, [pc, #36]	@ (8009bbc <cleanup_stdio+0x38>)
 8009b98:	4299      	cmp	r1, r3
 8009b9a:	d002      	beq.n	8009ba2 <cleanup_stdio+0x1e>
 8009b9c:	4620      	mov	r0, r4
 8009b9e:	f000 fcc3 	bl	800a528 <_fflush_r>
 8009ba2:	68e1      	ldr	r1, [r4, #12]
 8009ba4:	4b06      	ldr	r3, [pc, #24]	@ (8009bc0 <cleanup_stdio+0x3c>)
 8009ba6:	4299      	cmp	r1, r3
 8009ba8:	d004      	beq.n	8009bb4 <cleanup_stdio+0x30>
 8009baa:	4620      	mov	r0, r4
 8009bac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009bb0:	f000 bcba 	b.w	800a528 <_fflush_r>
 8009bb4:	bd10      	pop	{r4, pc}
 8009bb6:	bf00      	nop
 8009bb8:	20001c54 	.word	0x20001c54
 8009bbc:	20001cbc 	.word	0x20001cbc
 8009bc0:	20001d24 	.word	0x20001d24

08009bc4 <global_stdio_init.part.0>:
 8009bc4:	b510      	push	{r4, lr}
 8009bc6:	4b0b      	ldr	r3, [pc, #44]	@ (8009bf4 <global_stdio_init.part.0+0x30>)
 8009bc8:	4c0b      	ldr	r4, [pc, #44]	@ (8009bf8 <global_stdio_init.part.0+0x34>)
 8009bca:	4a0c      	ldr	r2, [pc, #48]	@ (8009bfc <global_stdio_init.part.0+0x38>)
 8009bcc:	601a      	str	r2, [r3, #0]
 8009bce:	4620      	mov	r0, r4
 8009bd0:	2200      	movs	r2, #0
 8009bd2:	2104      	movs	r1, #4
 8009bd4:	f7ff ff94 	bl	8009b00 <std>
 8009bd8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009bdc:	2201      	movs	r2, #1
 8009bde:	2109      	movs	r1, #9
 8009be0:	f7ff ff8e 	bl	8009b00 <std>
 8009be4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009be8:	2202      	movs	r2, #2
 8009bea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009bee:	2112      	movs	r1, #18
 8009bf0:	f7ff bf86 	b.w	8009b00 <std>
 8009bf4:	20001d8c 	.word	0x20001d8c
 8009bf8:	20001c54 	.word	0x20001c54
 8009bfc:	08009b6d 	.word	0x08009b6d

08009c00 <__sfp_lock_acquire>:
 8009c00:	4801      	ldr	r0, [pc, #4]	@ (8009c08 <__sfp_lock_acquire+0x8>)
 8009c02:	f000 b8f2 	b.w	8009dea <__retarget_lock_acquire_recursive>
 8009c06:	bf00      	nop
 8009c08:	20001d91 	.word	0x20001d91

08009c0c <__sfp_lock_release>:
 8009c0c:	4801      	ldr	r0, [pc, #4]	@ (8009c14 <__sfp_lock_release+0x8>)
 8009c0e:	f000 b8ed 	b.w	8009dec <__retarget_lock_release_recursive>
 8009c12:	bf00      	nop
 8009c14:	20001d91 	.word	0x20001d91

08009c18 <__sinit>:
 8009c18:	b510      	push	{r4, lr}
 8009c1a:	4604      	mov	r4, r0
 8009c1c:	f7ff fff0 	bl	8009c00 <__sfp_lock_acquire>
 8009c20:	6a23      	ldr	r3, [r4, #32]
 8009c22:	b11b      	cbz	r3, 8009c2c <__sinit+0x14>
 8009c24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009c28:	f7ff bff0 	b.w	8009c0c <__sfp_lock_release>
 8009c2c:	4b04      	ldr	r3, [pc, #16]	@ (8009c40 <__sinit+0x28>)
 8009c2e:	6223      	str	r3, [r4, #32]
 8009c30:	4b04      	ldr	r3, [pc, #16]	@ (8009c44 <__sinit+0x2c>)
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d1f5      	bne.n	8009c24 <__sinit+0xc>
 8009c38:	f7ff ffc4 	bl	8009bc4 <global_stdio_init.part.0>
 8009c3c:	e7f2      	b.n	8009c24 <__sinit+0xc>
 8009c3e:	bf00      	nop
 8009c40:	08009b85 	.word	0x08009b85
 8009c44:	20001d8c 	.word	0x20001d8c

08009c48 <_fwalk_sglue>:
 8009c48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c4c:	4607      	mov	r7, r0
 8009c4e:	4688      	mov	r8, r1
 8009c50:	4614      	mov	r4, r2
 8009c52:	2600      	movs	r6, #0
 8009c54:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009c58:	f1b9 0901 	subs.w	r9, r9, #1
 8009c5c:	d505      	bpl.n	8009c6a <_fwalk_sglue+0x22>
 8009c5e:	6824      	ldr	r4, [r4, #0]
 8009c60:	2c00      	cmp	r4, #0
 8009c62:	d1f7      	bne.n	8009c54 <_fwalk_sglue+0xc>
 8009c64:	4630      	mov	r0, r6
 8009c66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c6a:	89ab      	ldrh	r3, [r5, #12]
 8009c6c:	2b01      	cmp	r3, #1
 8009c6e:	d907      	bls.n	8009c80 <_fwalk_sglue+0x38>
 8009c70:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009c74:	3301      	adds	r3, #1
 8009c76:	d003      	beq.n	8009c80 <_fwalk_sglue+0x38>
 8009c78:	4629      	mov	r1, r5
 8009c7a:	4638      	mov	r0, r7
 8009c7c:	47c0      	blx	r8
 8009c7e:	4306      	orrs	r6, r0
 8009c80:	3568      	adds	r5, #104	@ 0x68
 8009c82:	e7e9      	b.n	8009c58 <_fwalk_sglue+0x10>

08009c84 <iprintf>:
 8009c84:	b40f      	push	{r0, r1, r2, r3}
 8009c86:	b507      	push	{r0, r1, r2, lr}
 8009c88:	4906      	ldr	r1, [pc, #24]	@ (8009ca4 <iprintf+0x20>)
 8009c8a:	ab04      	add	r3, sp, #16
 8009c8c:	6808      	ldr	r0, [r1, #0]
 8009c8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c92:	6881      	ldr	r1, [r0, #8]
 8009c94:	9301      	str	r3, [sp, #4]
 8009c96:	f000 f91f 	bl	8009ed8 <_vfiprintf_r>
 8009c9a:	b003      	add	sp, #12
 8009c9c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009ca0:	b004      	add	sp, #16
 8009ca2:	4770      	bx	lr
 8009ca4:	20000138 	.word	0x20000138

08009ca8 <_puts_r>:
 8009ca8:	6a03      	ldr	r3, [r0, #32]
 8009caa:	b570      	push	{r4, r5, r6, lr}
 8009cac:	6884      	ldr	r4, [r0, #8]
 8009cae:	4605      	mov	r5, r0
 8009cb0:	460e      	mov	r6, r1
 8009cb2:	b90b      	cbnz	r3, 8009cb8 <_puts_r+0x10>
 8009cb4:	f7ff ffb0 	bl	8009c18 <__sinit>
 8009cb8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009cba:	07db      	lsls	r3, r3, #31
 8009cbc:	d405      	bmi.n	8009cca <_puts_r+0x22>
 8009cbe:	89a3      	ldrh	r3, [r4, #12]
 8009cc0:	0598      	lsls	r0, r3, #22
 8009cc2:	d402      	bmi.n	8009cca <_puts_r+0x22>
 8009cc4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009cc6:	f000 f890 	bl	8009dea <__retarget_lock_acquire_recursive>
 8009cca:	89a3      	ldrh	r3, [r4, #12]
 8009ccc:	0719      	lsls	r1, r3, #28
 8009cce:	d502      	bpl.n	8009cd6 <_puts_r+0x2e>
 8009cd0:	6923      	ldr	r3, [r4, #16]
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d135      	bne.n	8009d42 <_puts_r+0x9a>
 8009cd6:	4621      	mov	r1, r4
 8009cd8:	4628      	mov	r0, r5
 8009cda:	f000 fccf 	bl	800a67c <__swsetup_r>
 8009cde:	b380      	cbz	r0, 8009d42 <_puts_r+0x9a>
 8009ce0:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8009ce4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009ce6:	07da      	lsls	r2, r3, #31
 8009ce8:	d405      	bmi.n	8009cf6 <_puts_r+0x4e>
 8009cea:	89a3      	ldrh	r3, [r4, #12]
 8009cec:	059b      	lsls	r3, r3, #22
 8009cee:	d402      	bmi.n	8009cf6 <_puts_r+0x4e>
 8009cf0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009cf2:	f000 f87b 	bl	8009dec <__retarget_lock_release_recursive>
 8009cf6:	4628      	mov	r0, r5
 8009cf8:	bd70      	pop	{r4, r5, r6, pc}
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	da04      	bge.n	8009d08 <_puts_r+0x60>
 8009cfe:	69a2      	ldr	r2, [r4, #24]
 8009d00:	429a      	cmp	r2, r3
 8009d02:	dc17      	bgt.n	8009d34 <_puts_r+0x8c>
 8009d04:	290a      	cmp	r1, #10
 8009d06:	d015      	beq.n	8009d34 <_puts_r+0x8c>
 8009d08:	6823      	ldr	r3, [r4, #0]
 8009d0a:	1c5a      	adds	r2, r3, #1
 8009d0c:	6022      	str	r2, [r4, #0]
 8009d0e:	7019      	strb	r1, [r3, #0]
 8009d10:	68a3      	ldr	r3, [r4, #8]
 8009d12:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009d16:	3b01      	subs	r3, #1
 8009d18:	60a3      	str	r3, [r4, #8]
 8009d1a:	2900      	cmp	r1, #0
 8009d1c:	d1ed      	bne.n	8009cfa <_puts_r+0x52>
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	da11      	bge.n	8009d46 <_puts_r+0x9e>
 8009d22:	4622      	mov	r2, r4
 8009d24:	210a      	movs	r1, #10
 8009d26:	4628      	mov	r0, r5
 8009d28:	f000 fc69 	bl	800a5fe <__swbuf_r>
 8009d2c:	3001      	adds	r0, #1
 8009d2e:	d0d7      	beq.n	8009ce0 <_puts_r+0x38>
 8009d30:	250a      	movs	r5, #10
 8009d32:	e7d7      	b.n	8009ce4 <_puts_r+0x3c>
 8009d34:	4622      	mov	r2, r4
 8009d36:	4628      	mov	r0, r5
 8009d38:	f000 fc61 	bl	800a5fe <__swbuf_r>
 8009d3c:	3001      	adds	r0, #1
 8009d3e:	d1e7      	bne.n	8009d10 <_puts_r+0x68>
 8009d40:	e7ce      	b.n	8009ce0 <_puts_r+0x38>
 8009d42:	3e01      	subs	r6, #1
 8009d44:	e7e4      	b.n	8009d10 <_puts_r+0x68>
 8009d46:	6823      	ldr	r3, [r4, #0]
 8009d48:	1c5a      	adds	r2, r3, #1
 8009d4a:	6022      	str	r2, [r4, #0]
 8009d4c:	220a      	movs	r2, #10
 8009d4e:	701a      	strb	r2, [r3, #0]
 8009d50:	e7ee      	b.n	8009d30 <_puts_r+0x88>
	...

08009d54 <puts>:
 8009d54:	4b02      	ldr	r3, [pc, #8]	@ (8009d60 <puts+0xc>)
 8009d56:	4601      	mov	r1, r0
 8009d58:	6818      	ldr	r0, [r3, #0]
 8009d5a:	f7ff bfa5 	b.w	8009ca8 <_puts_r>
 8009d5e:	bf00      	nop
 8009d60:	20000138 	.word	0x20000138

08009d64 <memset>:
 8009d64:	4402      	add	r2, r0
 8009d66:	4603      	mov	r3, r0
 8009d68:	4293      	cmp	r3, r2
 8009d6a:	d100      	bne.n	8009d6e <memset+0xa>
 8009d6c:	4770      	bx	lr
 8009d6e:	f803 1b01 	strb.w	r1, [r3], #1
 8009d72:	e7f9      	b.n	8009d68 <memset+0x4>

08009d74 <_sbrk_r>:
 8009d74:	b538      	push	{r3, r4, r5, lr}
 8009d76:	4d06      	ldr	r5, [pc, #24]	@ (8009d90 <_sbrk_r+0x1c>)
 8009d78:	2300      	movs	r3, #0
 8009d7a:	4604      	mov	r4, r0
 8009d7c:	4608      	mov	r0, r1
 8009d7e:	602b      	str	r3, [r5, #0]
 8009d80:	f7f7 fdd0 	bl	8001924 <_sbrk>
 8009d84:	1c43      	adds	r3, r0, #1
 8009d86:	d102      	bne.n	8009d8e <_sbrk_r+0x1a>
 8009d88:	682b      	ldr	r3, [r5, #0]
 8009d8a:	b103      	cbz	r3, 8009d8e <_sbrk_r+0x1a>
 8009d8c:	6023      	str	r3, [r4, #0]
 8009d8e:	bd38      	pop	{r3, r4, r5, pc}
 8009d90:	20001d94 	.word	0x20001d94

08009d94 <__errno>:
 8009d94:	4b01      	ldr	r3, [pc, #4]	@ (8009d9c <__errno+0x8>)
 8009d96:	6818      	ldr	r0, [r3, #0]
 8009d98:	4770      	bx	lr
 8009d9a:	bf00      	nop
 8009d9c:	20000138 	.word	0x20000138

08009da0 <__libc_init_array>:
 8009da0:	b570      	push	{r4, r5, r6, lr}
 8009da2:	4d0d      	ldr	r5, [pc, #52]	@ (8009dd8 <__libc_init_array+0x38>)
 8009da4:	4c0d      	ldr	r4, [pc, #52]	@ (8009ddc <__libc_init_array+0x3c>)
 8009da6:	1b64      	subs	r4, r4, r5
 8009da8:	10a4      	asrs	r4, r4, #2
 8009daa:	2600      	movs	r6, #0
 8009dac:	42a6      	cmp	r6, r4
 8009dae:	d109      	bne.n	8009dc4 <__libc_init_array+0x24>
 8009db0:	4d0b      	ldr	r5, [pc, #44]	@ (8009de0 <__libc_init_array+0x40>)
 8009db2:	4c0c      	ldr	r4, [pc, #48]	@ (8009de4 <__libc_init_array+0x44>)
 8009db4:	f000 fd82 	bl	800a8bc <_init>
 8009db8:	1b64      	subs	r4, r4, r5
 8009dba:	10a4      	asrs	r4, r4, #2
 8009dbc:	2600      	movs	r6, #0
 8009dbe:	42a6      	cmp	r6, r4
 8009dc0:	d105      	bne.n	8009dce <__libc_init_array+0x2e>
 8009dc2:	bd70      	pop	{r4, r5, r6, pc}
 8009dc4:	f855 3b04 	ldr.w	r3, [r5], #4
 8009dc8:	4798      	blx	r3
 8009dca:	3601      	adds	r6, #1
 8009dcc:	e7ee      	b.n	8009dac <__libc_init_array+0xc>
 8009dce:	f855 3b04 	ldr.w	r3, [r5], #4
 8009dd2:	4798      	blx	r3
 8009dd4:	3601      	adds	r6, #1
 8009dd6:	e7f2      	b.n	8009dbe <__libc_init_array+0x1e>
 8009dd8:	0800aa48 	.word	0x0800aa48
 8009ddc:	0800aa48 	.word	0x0800aa48
 8009de0:	0800aa48 	.word	0x0800aa48
 8009de4:	0800aa4c 	.word	0x0800aa4c

08009de8 <__retarget_lock_init_recursive>:
 8009de8:	4770      	bx	lr

08009dea <__retarget_lock_acquire_recursive>:
 8009dea:	4770      	bx	lr

08009dec <__retarget_lock_release_recursive>:
 8009dec:	4770      	bx	lr
	...

08009df0 <_free_r>:
 8009df0:	b538      	push	{r3, r4, r5, lr}
 8009df2:	4605      	mov	r5, r0
 8009df4:	2900      	cmp	r1, #0
 8009df6:	d041      	beq.n	8009e7c <_free_r+0x8c>
 8009df8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009dfc:	1f0c      	subs	r4, r1, #4
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	bfb8      	it	lt
 8009e02:	18e4      	addlt	r4, r4, r3
 8009e04:	f7ff fe70 	bl	8009ae8 <__malloc_lock>
 8009e08:	4a1d      	ldr	r2, [pc, #116]	@ (8009e80 <_free_r+0x90>)
 8009e0a:	6813      	ldr	r3, [r2, #0]
 8009e0c:	b933      	cbnz	r3, 8009e1c <_free_r+0x2c>
 8009e0e:	6063      	str	r3, [r4, #4]
 8009e10:	6014      	str	r4, [r2, #0]
 8009e12:	4628      	mov	r0, r5
 8009e14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009e18:	f7ff be6c 	b.w	8009af4 <__malloc_unlock>
 8009e1c:	42a3      	cmp	r3, r4
 8009e1e:	d908      	bls.n	8009e32 <_free_r+0x42>
 8009e20:	6820      	ldr	r0, [r4, #0]
 8009e22:	1821      	adds	r1, r4, r0
 8009e24:	428b      	cmp	r3, r1
 8009e26:	bf01      	itttt	eq
 8009e28:	6819      	ldreq	r1, [r3, #0]
 8009e2a:	685b      	ldreq	r3, [r3, #4]
 8009e2c:	1809      	addeq	r1, r1, r0
 8009e2e:	6021      	streq	r1, [r4, #0]
 8009e30:	e7ed      	b.n	8009e0e <_free_r+0x1e>
 8009e32:	461a      	mov	r2, r3
 8009e34:	685b      	ldr	r3, [r3, #4]
 8009e36:	b10b      	cbz	r3, 8009e3c <_free_r+0x4c>
 8009e38:	42a3      	cmp	r3, r4
 8009e3a:	d9fa      	bls.n	8009e32 <_free_r+0x42>
 8009e3c:	6811      	ldr	r1, [r2, #0]
 8009e3e:	1850      	adds	r0, r2, r1
 8009e40:	42a0      	cmp	r0, r4
 8009e42:	d10b      	bne.n	8009e5c <_free_r+0x6c>
 8009e44:	6820      	ldr	r0, [r4, #0]
 8009e46:	4401      	add	r1, r0
 8009e48:	1850      	adds	r0, r2, r1
 8009e4a:	4283      	cmp	r3, r0
 8009e4c:	6011      	str	r1, [r2, #0]
 8009e4e:	d1e0      	bne.n	8009e12 <_free_r+0x22>
 8009e50:	6818      	ldr	r0, [r3, #0]
 8009e52:	685b      	ldr	r3, [r3, #4]
 8009e54:	6053      	str	r3, [r2, #4]
 8009e56:	4408      	add	r0, r1
 8009e58:	6010      	str	r0, [r2, #0]
 8009e5a:	e7da      	b.n	8009e12 <_free_r+0x22>
 8009e5c:	d902      	bls.n	8009e64 <_free_r+0x74>
 8009e5e:	230c      	movs	r3, #12
 8009e60:	602b      	str	r3, [r5, #0]
 8009e62:	e7d6      	b.n	8009e12 <_free_r+0x22>
 8009e64:	6820      	ldr	r0, [r4, #0]
 8009e66:	1821      	adds	r1, r4, r0
 8009e68:	428b      	cmp	r3, r1
 8009e6a:	bf04      	itt	eq
 8009e6c:	6819      	ldreq	r1, [r3, #0]
 8009e6e:	685b      	ldreq	r3, [r3, #4]
 8009e70:	6063      	str	r3, [r4, #4]
 8009e72:	bf04      	itt	eq
 8009e74:	1809      	addeq	r1, r1, r0
 8009e76:	6021      	streq	r1, [r4, #0]
 8009e78:	6054      	str	r4, [r2, #4]
 8009e7a:	e7ca      	b.n	8009e12 <_free_r+0x22>
 8009e7c:	bd38      	pop	{r3, r4, r5, pc}
 8009e7e:	bf00      	nop
 8009e80:	20001c50 	.word	0x20001c50

08009e84 <__sfputc_r>:
 8009e84:	6893      	ldr	r3, [r2, #8]
 8009e86:	3b01      	subs	r3, #1
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	b410      	push	{r4}
 8009e8c:	6093      	str	r3, [r2, #8]
 8009e8e:	da08      	bge.n	8009ea2 <__sfputc_r+0x1e>
 8009e90:	6994      	ldr	r4, [r2, #24]
 8009e92:	42a3      	cmp	r3, r4
 8009e94:	db01      	blt.n	8009e9a <__sfputc_r+0x16>
 8009e96:	290a      	cmp	r1, #10
 8009e98:	d103      	bne.n	8009ea2 <__sfputc_r+0x1e>
 8009e9a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009e9e:	f000 bbae 	b.w	800a5fe <__swbuf_r>
 8009ea2:	6813      	ldr	r3, [r2, #0]
 8009ea4:	1c58      	adds	r0, r3, #1
 8009ea6:	6010      	str	r0, [r2, #0]
 8009ea8:	7019      	strb	r1, [r3, #0]
 8009eaa:	4608      	mov	r0, r1
 8009eac:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009eb0:	4770      	bx	lr

08009eb2 <__sfputs_r>:
 8009eb2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009eb4:	4606      	mov	r6, r0
 8009eb6:	460f      	mov	r7, r1
 8009eb8:	4614      	mov	r4, r2
 8009eba:	18d5      	adds	r5, r2, r3
 8009ebc:	42ac      	cmp	r4, r5
 8009ebe:	d101      	bne.n	8009ec4 <__sfputs_r+0x12>
 8009ec0:	2000      	movs	r0, #0
 8009ec2:	e007      	b.n	8009ed4 <__sfputs_r+0x22>
 8009ec4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ec8:	463a      	mov	r2, r7
 8009eca:	4630      	mov	r0, r6
 8009ecc:	f7ff ffda 	bl	8009e84 <__sfputc_r>
 8009ed0:	1c43      	adds	r3, r0, #1
 8009ed2:	d1f3      	bne.n	8009ebc <__sfputs_r+0xa>
 8009ed4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009ed8 <_vfiprintf_r>:
 8009ed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009edc:	460d      	mov	r5, r1
 8009ede:	b09d      	sub	sp, #116	@ 0x74
 8009ee0:	4614      	mov	r4, r2
 8009ee2:	4698      	mov	r8, r3
 8009ee4:	4606      	mov	r6, r0
 8009ee6:	b118      	cbz	r0, 8009ef0 <_vfiprintf_r+0x18>
 8009ee8:	6a03      	ldr	r3, [r0, #32]
 8009eea:	b90b      	cbnz	r3, 8009ef0 <_vfiprintf_r+0x18>
 8009eec:	f7ff fe94 	bl	8009c18 <__sinit>
 8009ef0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009ef2:	07d9      	lsls	r1, r3, #31
 8009ef4:	d405      	bmi.n	8009f02 <_vfiprintf_r+0x2a>
 8009ef6:	89ab      	ldrh	r3, [r5, #12]
 8009ef8:	059a      	lsls	r2, r3, #22
 8009efa:	d402      	bmi.n	8009f02 <_vfiprintf_r+0x2a>
 8009efc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009efe:	f7ff ff74 	bl	8009dea <__retarget_lock_acquire_recursive>
 8009f02:	89ab      	ldrh	r3, [r5, #12]
 8009f04:	071b      	lsls	r3, r3, #28
 8009f06:	d501      	bpl.n	8009f0c <_vfiprintf_r+0x34>
 8009f08:	692b      	ldr	r3, [r5, #16]
 8009f0a:	b99b      	cbnz	r3, 8009f34 <_vfiprintf_r+0x5c>
 8009f0c:	4629      	mov	r1, r5
 8009f0e:	4630      	mov	r0, r6
 8009f10:	f000 fbb4 	bl	800a67c <__swsetup_r>
 8009f14:	b170      	cbz	r0, 8009f34 <_vfiprintf_r+0x5c>
 8009f16:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009f18:	07dc      	lsls	r4, r3, #31
 8009f1a:	d504      	bpl.n	8009f26 <_vfiprintf_r+0x4e>
 8009f1c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009f20:	b01d      	add	sp, #116	@ 0x74
 8009f22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f26:	89ab      	ldrh	r3, [r5, #12]
 8009f28:	0598      	lsls	r0, r3, #22
 8009f2a:	d4f7      	bmi.n	8009f1c <_vfiprintf_r+0x44>
 8009f2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009f2e:	f7ff ff5d 	bl	8009dec <__retarget_lock_release_recursive>
 8009f32:	e7f3      	b.n	8009f1c <_vfiprintf_r+0x44>
 8009f34:	2300      	movs	r3, #0
 8009f36:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f38:	2320      	movs	r3, #32
 8009f3a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009f3e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009f42:	2330      	movs	r3, #48	@ 0x30
 8009f44:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a0f4 <_vfiprintf_r+0x21c>
 8009f48:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009f4c:	f04f 0901 	mov.w	r9, #1
 8009f50:	4623      	mov	r3, r4
 8009f52:	469a      	mov	sl, r3
 8009f54:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009f58:	b10a      	cbz	r2, 8009f5e <_vfiprintf_r+0x86>
 8009f5a:	2a25      	cmp	r2, #37	@ 0x25
 8009f5c:	d1f9      	bne.n	8009f52 <_vfiprintf_r+0x7a>
 8009f5e:	ebba 0b04 	subs.w	fp, sl, r4
 8009f62:	d00b      	beq.n	8009f7c <_vfiprintf_r+0xa4>
 8009f64:	465b      	mov	r3, fp
 8009f66:	4622      	mov	r2, r4
 8009f68:	4629      	mov	r1, r5
 8009f6a:	4630      	mov	r0, r6
 8009f6c:	f7ff ffa1 	bl	8009eb2 <__sfputs_r>
 8009f70:	3001      	adds	r0, #1
 8009f72:	f000 80a7 	beq.w	800a0c4 <_vfiprintf_r+0x1ec>
 8009f76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009f78:	445a      	add	r2, fp
 8009f7a:	9209      	str	r2, [sp, #36]	@ 0x24
 8009f7c:	f89a 3000 	ldrb.w	r3, [sl]
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	f000 809f 	beq.w	800a0c4 <_vfiprintf_r+0x1ec>
 8009f86:	2300      	movs	r3, #0
 8009f88:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009f8c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009f90:	f10a 0a01 	add.w	sl, sl, #1
 8009f94:	9304      	str	r3, [sp, #16]
 8009f96:	9307      	str	r3, [sp, #28]
 8009f98:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009f9c:	931a      	str	r3, [sp, #104]	@ 0x68
 8009f9e:	4654      	mov	r4, sl
 8009fa0:	2205      	movs	r2, #5
 8009fa2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009fa6:	4853      	ldr	r0, [pc, #332]	@ (800a0f4 <_vfiprintf_r+0x21c>)
 8009fa8:	f7f6 f93a 	bl	8000220 <memchr>
 8009fac:	9a04      	ldr	r2, [sp, #16]
 8009fae:	b9d8      	cbnz	r0, 8009fe8 <_vfiprintf_r+0x110>
 8009fb0:	06d1      	lsls	r1, r2, #27
 8009fb2:	bf44      	itt	mi
 8009fb4:	2320      	movmi	r3, #32
 8009fb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009fba:	0713      	lsls	r3, r2, #28
 8009fbc:	bf44      	itt	mi
 8009fbe:	232b      	movmi	r3, #43	@ 0x2b
 8009fc0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009fc4:	f89a 3000 	ldrb.w	r3, [sl]
 8009fc8:	2b2a      	cmp	r3, #42	@ 0x2a
 8009fca:	d015      	beq.n	8009ff8 <_vfiprintf_r+0x120>
 8009fcc:	9a07      	ldr	r2, [sp, #28]
 8009fce:	4654      	mov	r4, sl
 8009fd0:	2000      	movs	r0, #0
 8009fd2:	f04f 0c0a 	mov.w	ip, #10
 8009fd6:	4621      	mov	r1, r4
 8009fd8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009fdc:	3b30      	subs	r3, #48	@ 0x30
 8009fde:	2b09      	cmp	r3, #9
 8009fe0:	d94b      	bls.n	800a07a <_vfiprintf_r+0x1a2>
 8009fe2:	b1b0      	cbz	r0, 800a012 <_vfiprintf_r+0x13a>
 8009fe4:	9207      	str	r2, [sp, #28]
 8009fe6:	e014      	b.n	800a012 <_vfiprintf_r+0x13a>
 8009fe8:	eba0 0308 	sub.w	r3, r0, r8
 8009fec:	fa09 f303 	lsl.w	r3, r9, r3
 8009ff0:	4313      	orrs	r3, r2
 8009ff2:	9304      	str	r3, [sp, #16]
 8009ff4:	46a2      	mov	sl, r4
 8009ff6:	e7d2      	b.n	8009f9e <_vfiprintf_r+0xc6>
 8009ff8:	9b03      	ldr	r3, [sp, #12]
 8009ffa:	1d19      	adds	r1, r3, #4
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	9103      	str	r1, [sp, #12]
 800a000:	2b00      	cmp	r3, #0
 800a002:	bfbb      	ittet	lt
 800a004:	425b      	neglt	r3, r3
 800a006:	f042 0202 	orrlt.w	r2, r2, #2
 800a00a:	9307      	strge	r3, [sp, #28]
 800a00c:	9307      	strlt	r3, [sp, #28]
 800a00e:	bfb8      	it	lt
 800a010:	9204      	strlt	r2, [sp, #16]
 800a012:	7823      	ldrb	r3, [r4, #0]
 800a014:	2b2e      	cmp	r3, #46	@ 0x2e
 800a016:	d10a      	bne.n	800a02e <_vfiprintf_r+0x156>
 800a018:	7863      	ldrb	r3, [r4, #1]
 800a01a:	2b2a      	cmp	r3, #42	@ 0x2a
 800a01c:	d132      	bne.n	800a084 <_vfiprintf_r+0x1ac>
 800a01e:	9b03      	ldr	r3, [sp, #12]
 800a020:	1d1a      	adds	r2, r3, #4
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	9203      	str	r2, [sp, #12]
 800a026:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a02a:	3402      	adds	r4, #2
 800a02c:	9305      	str	r3, [sp, #20]
 800a02e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a104 <_vfiprintf_r+0x22c>
 800a032:	7821      	ldrb	r1, [r4, #0]
 800a034:	2203      	movs	r2, #3
 800a036:	4650      	mov	r0, sl
 800a038:	f7f6 f8f2 	bl	8000220 <memchr>
 800a03c:	b138      	cbz	r0, 800a04e <_vfiprintf_r+0x176>
 800a03e:	9b04      	ldr	r3, [sp, #16]
 800a040:	eba0 000a 	sub.w	r0, r0, sl
 800a044:	2240      	movs	r2, #64	@ 0x40
 800a046:	4082      	lsls	r2, r0
 800a048:	4313      	orrs	r3, r2
 800a04a:	3401      	adds	r4, #1
 800a04c:	9304      	str	r3, [sp, #16]
 800a04e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a052:	4829      	ldr	r0, [pc, #164]	@ (800a0f8 <_vfiprintf_r+0x220>)
 800a054:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a058:	2206      	movs	r2, #6
 800a05a:	f7f6 f8e1 	bl	8000220 <memchr>
 800a05e:	2800      	cmp	r0, #0
 800a060:	d03f      	beq.n	800a0e2 <_vfiprintf_r+0x20a>
 800a062:	4b26      	ldr	r3, [pc, #152]	@ (800a0fc <_vfiprintf_r+0x224>)
 800a064:	bb1b      	cbnz	r3, 800a0ae <_vfiprintf_r+0x1d6>
 800a066:	9b03      	ldr	r3, [sp, #12]
 800a068:	3307      	adds	r3, #7
 800a06a:	f023 0307 	bic.w	r3, r3, #7
 800a06e:	3308      	adds	r3, #8
 800a070:	9303      	str	r3, [sp, #12]
 800a072:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a074:	443b      	add	r3, r7
 800a076:	9309      	str	r3, [sp, #36]	@ 0x24
 800a078:	e76a      	b.n	8009f50 <_vfiprintf_r+0x78>
 800a07a:	fb0c 3202 	mla	r2, ip, r2, r3
 800a07e:	460c      	mov	r4, r1
 800a080:	2001      	movs	r0, #1
 800a082:	e7a8      	b.n	8009fd6 <_vfiprintf_r+0xfe>
 800a084:	2300      	movs	r3, #0
 800a086:	3401      	adds	r4, #1
 800a088:	9305      	str	r3, [sp, #20]
 800a08a:	4619      	mov	r1, r3
 800a08c:	f04f 0c0a 	mov.w	ip, #10
 800a090:	4620      	mov	r0, r4
 800a092:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a096:	3a30      	subs	r2, #48	@ 0x30
 800a098:	2a09      	cmp	r2, #9
 800a09a:	d903      	bls.n	800a0a4 <_vfiprintf_r+0x1cc>
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d0c6      	beq.n	800a02e <_vfiprintf_r+0x156>
 800a0a0:	9105      	str	r1, [sp, #20]
 800a0a2:	e7c4      	b.n	800a02e <_vfiprintf_r+0x156>
 800a0a4:	fb0c 2101 	mla	r1, ip, r1, r2
 800a0a8:	4604      	mov	r4, r0
 800a0aa:	2301      	movs	r3, #1
 800a0ac:	e7f0      	b.n	800a090 <_vfiprintf_r+0x1b8>
 800a0ae:	ab03      	add	r3, sp, #12
 800a0b0:	9300      	str	r3, [sp, #0]
 800a0b2:	462a      	mov	r2, r5
 800a0b4:	4b12      	ldr	r3, [pc, #72]	@ (800a100 <_vfiprintf_r+0x228>)
 800a0b6:	a904      	add	r1, sp, #16
 800a0b8:	4630      	mov	r0, r6
 800a0ba:	f3af 8000 	nop.w
 800a0be:	4607      	mov	r7, r0
 800a0c0:	1c78      	adds	r0, r7, #1
 800a0c2:	d1d6      	bne.n	800a072 <_vfiprintf_r+0x19a>
 800a0c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a0c6:	07d9      	lsls	r1, r3, #31
 800a0c8:	d405      	bmi.n	800a0d6 <_vfiprintf_r+0x1fe>
 800a0ca:	89ab      	ldrh	r3, [r5, #12]
 800a0cc:	059a      	lsls	r2, r3, #22
 800a0ce:	d402      	bmi.n	800a0d6 <_vfiprintf_r+0x1fe>
 800a0d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a0d2:	f7ff fe8b 	bl	8009dec <__retarget_lock_release_recursive>
 800a0d6:	89ab      	ldrh	r3, [r5, #12]
 800a0d8:	065b      	lsls	r3, r3, #25
 800a0da:	f53f af1f 	bmi.w	8009f1c <_vfiprintf_r+0x44>
 800a0de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a0e0:	e71e      	b.n	8009f20 <_vfiprintf_r+0x48>
 800a0e2:	ab03      	add	r3, sp, #12
 800a0e4:	9300      	str	r3, [sp, #0]
 800a0e6:	462a      	mov	r2, r5
 800a0e8:	4b05      	ldr	r3, [pc, #20]	@ (800a100 <_vfiprintf_r+0x228>)
 800a0ea:	a904      	add	r1, sp, #16
 800a0ec:	4630      	mov	r0, r6
 800a0ee:	f000 f879 	bl	800a1e4 <_printf_i>
 800a0f2:	e7e4      	b.n	800a0be <_vfiprintf_r+0x1e6>
 800a0f4:	0800aa0c 	.word	0x0800aa0c
 800a0f8:	0800aa16 	.word	0x0800aa16
 800a0fc:	00000000 	.word	0x00000000
 800a100:	08009eb3 	.word	0x08009eb3
 800a104:	0800aa12 	.word	0x0800aa12

0800a108 <_printf_common>:
 800a108:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a10c:	4616      	mov	r6, r2
 800a10e:	4698      	mov	r8, r3
 800a110:	688a      	ldr	r2, [r1, #8]
 800a112:	690b      	ldr	r3, [r1, #16]
 800a114:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a118:	4293      	cmp	r3, r2
 800a11a:	bfb8      	it	lt
 800a11c:	4613      	movlt	r3, r2
 800a11e:	6033      	str	r3, [r6, #0]
 800a120:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a124:	4607      	mov	r7, r0
 800a126:	460c      	mov	r4, r1
 800a128:	b10a      	cbz	r2, 800a12e <_printf_common+0x26>
 800a12a:	3301      	adds	r3, #1
 800a12c:	6033      	str	r3, [r6, #0]
 800a12e:	6823      	ldr	r3, [r4, #0]
 800a130:	0699      	lsls	r1, r3, #26
 800a132:	bf42      	ittt	mi
 800a134:	6833      	ldrmi	r3, [r6, #0]
 800a136:	3302      	addmi	r3, #2
 800a138:	6033      	strmi	r3, [r6, #0]
 800a13a:	6825      	ldr	r5, [r4, #0]
 800a13c:	f015 0506 	ands.w	r5, r5, #6
 800a140:	d106      	bne.n	800a150 <_printf_common+0x48>
 800a142:	f104 0a19 	add.w	sl, r4, #25
 800a146:	68e3      	ldr	r3, [r4, #12]
 800a148:	6832      	ldr	r2, [r6, #0]
 800a14a:	1a9b      	subs	r3, r3, r2
 800a14c:	42ab      	cmp	r3, r5
 800a14e:	dc26      	bgt.n	800a19e <_printf_common+0x96>
 800a150:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a154:	6822      	ldr	r2, [r4, #0]
 800a156:	3b00      	subs	r3, #0
 800a158:	bf18      	it	ne
 800a15a:	2301      	movne	r3, #1
 800a15c:	0692      	lsls	r2, r2, #26
 800a15e:	d42b      	bmi.n	800a1b8 <_printf_common+0xb0>
 800a160:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a164:	4641      	mov	r1, r8
 800a166:	4638      	mov	r0, r7
 800a168:	47c8      	blx	r9
 800a16a:	3001      	adds	r0, #1
 800a16c:	d01e      	beq.n	800a1ac <_printf_common+0xa4>
 800a16e:	6823      	ldr	r3, [r4, #0]
 800a170:	6922      	ldr	r2, [r4, #16]
 800a172:	f003 0306 	and.w	r3, r3, #6
 800a176:	2b04      	cmp	r3, #4
 800a178:	bf02      	ittt	eq
 800a17a:	68e5      	ldreq	r5, [r4, #12]
 800a17c:	6833      	ldreq	r3, [r6, #0]
 800a17e:	1aed      	subeq	r5, r5, r3
 800a180:	68a3      	ldr	r3, [r4, #8]
 800a182:	bf0c      	ite	eq
 800a184:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a188:	2500      	movne	r5, #0
 800a18a:	4293      	cmp	r3, r2
 800a18c:	bfc4      	itt	gt
 800a18e:	1a9b      	subgt	r3, r3, r2
 800a190:	18ed      	addgt	r5, r5, r3
 800a192:	2600      	movs	r6, #0
 800a194:	341a      	adds	r4, #26
 800a196:	42b5      	cmp	r5, r6
 800a198:	d11a      	bne.n	800a1d0 <_printf_common+0xc8>
 800a19a:	2000      	movs	r0, #0
 800a19c:	e008      	b.n	800a1b0 <_printf_common+0xa8>
 800a19e:	2301      	movs	r3, #1
 800a1a0:	4652      	mov	r2, sl
 800a1a2:	4641      	mov	r1, r8
 800a1a4:	4638      	mov	r0, r7
 800a1a6:	47c8      	blx	r9
 800a1a8:	3001      	adds	r0, #1
 800a1aa:	d103      	bne.n	800a1b4 <_printf_common+0xac>
 800a1ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a1b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1b4:	3501      	adds	r5, #1
 800a1b6:	e7c6      	b.n	800a146 <_printf_common+0x3e>
 800a1b8:	18e1      	adds	r1, r4, r3
 800a1ba:	1c5a      	adds	r2, r3, #1
 800a1bc:	2030      	movs	r0, #48	@ 0x30
 800a1be:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a1c2:	4422      	add	r2, r4
 800a1c4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a1c8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a1cc:	3302      	adds	r3, #2
 800a1ce:	e7c7      	b.n	800a160 <_printf_common+0x58>
 800a1d0:	2301      	movs	r3, #1
 800a1d2:	4622      	mov	r2, r4
 800a1d4:	4641      	mov	r1, r8
 800a1d6:	4638      	mov	r0, r7
 800a1d8:	47c8      	blx	r9
 800a1da:	3001      	adds	r0, #1
 800a1dc:	d0e6      	beq.n	800a1ac <_printf_common+0xa4>
 800a1de:	3601      	adds	r6, #1
 800a1e0:	e7d9      	b.n	800a196 <_printf_common+0x8e>
	...

0800a1e4 <_printf_i>:
 800a1e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a1e8:	7e0f      	ldrb	r7, [r1, #24]
 800a1ea:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a1ec:	2f78      	cmp	r7, #120	@ 0x78
 800a1ee:	4691      	mov	r9, r2
 800a1f0:	4680      	mov	r8, r0
 800a1f2:	460c      	mov	r4, r1
 800a1f4:	469a      	mov	sl, r3
 800a1f6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a1fa:	d807      	bhi.n	800a20c <_printf_i+0x28>
 800a1fc:	2f62      	cmp	r7, #98	@ 0x62
 800a1fe:	d80a      	bhi.n	800a216 <_printf_i+0x32>
 800a200:	2f00      	cmp	r7, #0
 800a202:	f000 80d1 	beq.w	800a3a8 <_printf_i+0x1c4>
 800a206:	2f58      	cmp	r7, #88	@ 0x58
 800a208:	f000 80b8 	beq.w	800a37c <_printf_i+0x198>
 800a20c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a210:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a214:	e03a      	b.n	800a28c <_printf_i+0xa8>
 800a216:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a21a:	2b15      	cmp	r3, #21
 800a21c:	d8f6      	bhi.n	800a20c <_printf_i+0x28>
 800a21e:	a101      	add	r1, pc, #4	@ (adr r1, 800a224 <_printf_i+0x40>)
 800a220:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a224:	0800a27d 	.word	0x0800a27d
 800a228:	0800a291 	.word	0x0800a291
 800a22c:	0800a20d 	.word	0x0800a20d
 800a230:	0800a20d 	.word	0x0800a20d
 800a234:	0800a20d 	.word	0x0800a20d
 800a238:	0800a20d 	.word	0x0800a20d
 800a23c:	0800a291 	.word	0x0800a291
 800a240:	0800a20d 	.word	0x0800a20d
 800a244:	0800a20d 	.word	0x0800a20d
 800a248:	0800a20d 	.word	0x0800a20d
 800a24c:	0800a20d 	.word	0x0800a20d
 800a250:	0800a38f 	.word	0x0800a38f
 800a254:	0800a2bb 	.word	0x0800a2bb
 800a258:	0800a349 	.word	0x0800a349
 800a25c:	0800a20d 	.word	0x0800a20d
 800a260:	0800a20d 	.word	0x0800a20d
 800a264:	0800a3b1 	.word	0x0800a3b1
 800a268:	0800a20d 	.word	0x0800a20d
 800a26c:	0800a2bb 	.word	0x0800a2bb
 800a270:	0800a20d 	.word	0x0800a20d
 800a274:	0800a20d 	.word	0x0800a20d
 800a278:	0800a351 	.word	0x0800a351
 800a27c:	6833      	ldr	r3, [r6, #0]
 800a27e:	1d1a      	adds	r2, r3, #4
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	6032      	str	r2, [r6, #0]
 800a284:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a288:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a28c:	2301      	movs	r3, #1
 800a28e:	e09c      	b.n	800a3ca <_printf_i+0x1e6>
 800a290:	6833      	ldr	r3, [r6, #0]
 800a292:	6820      	ldr	r0, [r4, #0]
 800a294:	1d19      	adds	r1, r3, #4
 800a296:	6031      	str	r1, [r6, #0]
 800a298:	0606      	lsls	r6, r0, #24
 800a29a:	d501      	bpl.n	800a2a0 <_printf_i+0xbc>
 800a29c:	681d      	ldr	r5, [r3, #0]
 800a29e:	e003      	b.n	800a2a8 <_printf_i+0xc4>
 800a2a0:	0645      	lsls	r5, r0, #25
 800a2a2:	d5fb      	bpl.n	800a29c <_printf_i+0xb8>
 800a2a4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a2a8:	2d00      	cmp	r5, #0
 800a2aa:	da03      	bge.n	800a2b4 <_printf_i+0xd0>
 800a2ac:	232d      	movs	r3, #45	@ 0x2d
 800a2ae:	426d      	negs	r5, r5
 800a2b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a2b4:	4858      	ldr	r0, [pc, #352]	@ (800a418 <_printf_i+0x234>)
 800a2b6:	230a      	movs	r3, #10
 800a2b8:	e011      	b.n	800a2de <_printf_i+0xfa>
 800a2ba:	6821      	ldr	r1, [r4, #0]
 800a2bc:	6833      	ldr	r3, [r6, #0]
 800a2be:	0608      	lsls	r0, r1, #24
 800a2c0:	f853 5b04 	ldr.w	r5, [r3], #4
 800a2c4:	d402      	bmi.n	800a2cc <_printf_i+0xe8>
 800a2c6:	0649      	lsls	r1, r1, #25
 800a2c8:	bf48      	it	mi
 800a2ca:	b2ad      	uxthmi	r5, r5
 800a2cc:	2f6f      	cmp	r7, #111	@ 0x6f
 800a2ce:	4852      	ldr	r0, [pc, #328]	@ (800a418 <_printf_i+0x234>)
 800a2d0:	6033      	str	r3, [r6, #0]
 800a2d2:	bf14      	ite	ne
 800a2d4:	230a      	movne	r3, #10
 800a2d6:	2308      	moveq	r3, #8
 800a2d8:	2100      	movs	r1, #0
 800a2da:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a2de:	6866      	ldr	r6, [r4, #4]
 800a2e0:	60a6      	str	r6, [r4, #8]
 800a2e2:	2e00      	cmp	r6, #0
 800a2e4:	db05      	blt.n	800a2f2 <_printf_i+0x10e>
 800a2e6:	6821      	ldr	r1, [r4, #0]
 800a2e8:	432e      	orrs	r6, r5
 800a2ea:	f021 0104 	bic.w	r1, r1, #4
 800a2ee:	6021      	str	r1, [r4, #0]
 800a2f0:	d04b      	beq.n	800a38a <_printf_i+0x1a6>
 800a2f2:	4616      	mov	r6, r2
 800a2f4:	fbb5 f1f3 	udiv	r1, r5, r3
 800a2f8:	fb03 5711 	mls	r7, r3, r1, r5
 800a2fc:	5dc7      	ldrb	r7, [r0, r7]
 800a2fe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a302:	462f      	mov	r7, r5
 800a304:	42bb      	cmp	r3, r7
 800a306:	460d      	mov	r5, r1
 800a308:	d9f4      	bls.n	800a2f4 <_printf_i+0x110>
 800a30a:	2b08      	cmp	r3, #8
 800a30c:	d10b      	bne.n	800a326 <_printf_i+0x142>
 800a30e:	6823      	ldr	r3, [r4, #0]
 800a310:	07df      	lsls	r7, r3, #31
 800a312:	d508      	bpl.n	800a326 <_printf_i+0x142>
 800a314:	6923      	ldr	r3, [r4, #16]
 800a316:	6861      	ldr	r1, [r4, #4]
 800a318:	4299      	cmp	r1, r3
 800a31a:	bfde      	ittt	le
 800a31c:	2330      	movle	r3, #48	@ 0x30
 800a31e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a322:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800a326:	1b92      	subs	r2, r2, r6
 800a328:	6122      	str	r2, [r4, #16]
 800a32a:	f8cd a000 	str.w	sl, [sp]
 800a32e:	464b      	mov	r3, r9
 800a330:	aa03      	add	r2, sp, #12
 800a332:	4621      	mov	r1, r4
 800a334:	4640      	mov	r0, r8
 800a336:	f7ff fee7 	bl	800a108 <_printf_common>
 800a33a:	3001      	adds	r0, #1
 800a33c:	d14a      	bne.n	800a3d4 <_printf_i+0x1f0>
 800a33e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a342:	b004      	add	sp, #16
 800a344:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a348:	6823      	ldr	r3, [r4, #0]
 800a34a:	f043 0320 	orr.w	r3, r3, #32
 800a34e:	6023      	str	r3, [r4, #0]
 800a350:	4832      	ldr	r0, [pc, #200]	@ (800a41c <_printf_i+0x238>)
 800a352:	2778      	movs	r7, #120	@ 0x78
 800a354:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a358:	6823      	ldr	r3, [r4, #0]
 800a35a:	6831      	ldr	r1, [r6, #0]
 800a35c:	061f      	lsls	r7, r3, #24
 800a35e:	f851 5b04 	ldr.w	r5, [r1], #4
 800a362:	d402      	bmi.n	800a36a <_printf_i+0x186>
 800a364:	065f      	lsls	r7, r3, #25
 800a366:	bf48      	it	mi
 800a368:	b2ad      	uxthmi	r5, r5
 800a36a:	6031      	str	r1, [r6, #0]
 800a36c:	07d9      	lsls	r1, r3, #31
 800a36e:	bf44      	itt	mi
 800a370:	f043 0320 	orrmi.w	r3, r3, #32
 800a374:	6023      	strmi	r3, [r4, #0]
 800a376:	b11d      	cbz	r5, 800a380 <_printf_i+0x19c>
 800a378:	2310      	movs	r3, #16
 800a37a:	e7ad      	b.n	800a2d8 <_printf_i+0xf4>
 800a37c:	4826      	ldr	r0, [pc, #152]	@ (800a418 <_printf_i+0x234>)
 800a37e:	e7e9      	b.n	800a354 <_printf_i+0x170>
 800a380:	6823      	ldr	r3, [r4, #0]
 800a382:	f023 0320 	bic.w	r3, r3, #32
 800a386:	6023      	str	r3, [r4, #0]
 800a388:	e7f6      	b.n	800a378 <_printf_i+0x194>
 800a38a:	4616      	mov	r6, r2
 800a38c:	e7bd      	b.n	800a30a <_printf_i+0x126>
 800a38e:	6833      	ldr	r3, [r6, #0]
 800a390:	6825      	ldr	r5, [r4, #0]
 800a392:	6961      	ldr	r1, [r4, #20]
 800a394:	1d18      	adds	r0, r3, #4
 800a396:	6030      	str	r0, [r6, #0]
 800a398:	062e      	lsls	r6, r5, #24
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	d501      	bpl.n	800a3a2 <_printf_i+0x1be>
 800a39e:	6019      	str	r1, [r3, #0]
 800a3a0:	e002      	b.n	800a3a8 <_printf_i+0x1c4>
 800a3a2:	0668      	lsls	r0, r5, #25
 800a3a4:	d5fb      	bpl.n	800a39e <_printf_i+0x1ba>
 800a3a6:	8019      	strh	r1, [r3, #0]
 800a3a8:	2300      	movs	r3, #0
 800a3aa:	6123      	str	r3, [r4, #16]
 800a3ac:	4616      	mov	r6, r2
 800a3ae:	e7bc      	b.n	800a32a <_printf_i+0x146>
 800a3b0:	6833      	ldr	r3, [r6, #0]
 800a3b2:	1d1a      	adds	r2, r3, #4
 800a3b4:	6032      	str	r2, [r6, #0]
 800a3b6:	681e      	ldr	r6, [r3, #0]
 800a3b8:	6862      	ldr	r2, [r4, #4]
 800a3ba:	2100      	movs	r1, #0
 800a3bc:	4630      	mov	r0, r6
 800a3be:	f7f5 ff2f 	bl	8000220 <memchr>
 800a3c2:	b108      	cbz	r0, 800a3c8 <_printf_i+0x1e4>
 800a3c4:	1b80      	subs	r0, r0, r6
 800a3c6:	6060      	str	r0, [r4, #4]
 800a3c8:	6863      	ldr	r3, [r4, #4]
 800a3ca:	6123      	str	r3, [r4, #16]
 800a3cc:	2300      	movs	r3, #0
 800a3ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a3d2:	e7aa      	b.n	800a32a <_printf_i+0x146>
 800a3d4:	6923      	ldr	r3, [r4, #16]
 800a3d6:	4632      	mov	r2, r6
 800a3d8:	4649      	mov	r1, r9
 800a3da:	4640      	mov	r0, r8
 800a3dc:	47d0      	blx	sl
 800a3de:	3001      	adds	r0, #1
 800a3e0:	d0ad      	beq.n	800a33e <_printf_i+0x15a>
 800a3e2:	6823      	ldr	r3, [r4, #0]
 800a3e4:	079b      	lsls	r3, r3, #30
 800a3e6:	d413      	bmi.n	800a410 <_printf_i+0x22c>
 800a3e8:	68e0      	ldr	r0, [r4, #12]
 800a3ea:	9b03      	ldr	r3, [sp, #12]
 800a3ec:	4298      	cmp	r0, r3
 800a3ee:	bfb8      	it	lt
 800a3f0:	4618      	movlt	r0, r3
 800a3f2:	e7a6      	b.n	800a342 <_printf_i+0x15e>
 800a3f4:	2301      	movs	r3, #1
 800a3f6:	4632      	mov	r2, r6
 800a3f8:	4649      	mov	r1, r9
 800a3fa:	4640      	mov	r0, r8
 800a3fc:	47d0      	blx	sl
 800a3fe:	3001      	adds	r0, #1
 800a400:	d09d      	beq.n	800a33e <_printf_i+0x15a>
 800a402:	3501      	adds	r5, #1
 800a404:	68e3      	ldr	r3, [r4, #12]
 800a406:	9903      	ldr	r1, [sp, #12]
 800a408:	1a5b      	subs	r3, r3, r1
 800a40a:	42ab      	cmp	r3, r5
 800a40c:	dcf2      	bgt.n	800a3f4 <_printf_i+0x210>
 800a40e:	e7eb      	b.n	800a3e8 <_printf_i+0x204>
 800a410:	2500      	movs	r5, #0
 800a412:	f104 0619 	add.w	r6, r4, #25
 800a416:	e7f5      	b.n	800a404 <_printf_i+0x220>
 800a418:	0800aa1d 	.word	0x0800aa1d
 800a41c:	0800aa2e 	.word	0x0800aa2e

0800a420 <__sflush_r>:
 800a420:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a424:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a428:	0716      	lsls	r6, r2, #28
 800a42a:	4605      	mov	r5, r0
 800a42c:	460c      	mov	r4, r1
 800a42e:	d454      	bmi.n	800a4da <__sflush_r+0xba>
 800a430:	684b      	ldr	r3, [r1, #4]
 800a432:	2b00      	cmp	r3, #0
 800a434:	dc02      	bgt.n	800a43c <__sflush_r+0x1c>
 800a436:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a438:	2b00      	cmp	r3, #0
 800a43a:	dd48      	ble.n	800a4ce <__sflush_r+0xae>
 800a43c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a43e:	2e00      	cmp	r6, #0
 800a440:	d045      	beq.n	800a4ce <__sflush_r+0xae>
 800a442:	2300      	movs	r3, #0
 800a444:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a448:	682f      	ldr	r7, [r5, #0]
 800a44a:	6a21      	ldr	r1, [r4, #32]
 800a44c:	602b      	str	r3, [r5, #0]
 800a44e:	d030      	beq.n	800a4b2 <__sflush_r+0x92>
 800a450:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a452:	89a3      	ldrh	r3, [r4, #12]
 800a454:	0759      	lsls	r1, r3, #29
 800a456:	d505      	bpl.n	800a464 <__sflush_r+0x44>
 800a458:	6863      	ldr	r3, [r4, #4]
 800a45a:	1ad2      	subs	r2, r2, r3
 800a45c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a45e:	b10b      	cbz	r3, 800a464 <__sflush_r+0x44>
 800a460:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a462:	1ad2      	subs	r2, r2, r3
 800a464:	2300      	movs	r3, #0
 800a466:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a468:	6a21      	ldr	r1, [r4, #32]
 800a46a:	4628      	mov	r0, r5
 800a46c:	47b0      	blx	r6
 800a46e:	1c43      	adds	r3, r0, #1
 800a470:	89a3      	ldrh	r3, [r4, #12]
 800a472:	d106      	bne.n	800a482 <__sflush_r+0x62>
 800a474:	6829      	ldr	r1, [r5, #0]
 800a476:	291d      	cmp	r1, #29
 800a478:	d82b      	bhi.n	800a4d2 <__sflush_r+0xb2>
 800a47a:	4a2a      	ldr	r2, [pc, #168]	@ (800a524 <__sflush_r+0x104>)
 800a47c:	40ca      	lsrs	r2, r1
 800a47e:	07d6      	lsls	r6, r2, #31
 800a480:	d527      	bpl.n	800a4d2 <__sflush_r+0xb2>
 800a482:	2200      	movs	r2, #0
 800a484:	6062      	str	r2, [r4, #4]
 800a486:	04d9      	lsls	r1, r3, #19
 800a488:	6922      	ldr	r2, [r4, #16]
 800a48a:	6022      	str	r2, [r4, #0]
 800a48c:	d504      	bpl.n	800a498 <__sflush_r+0x78>
 800a48e:	1c42      	adds	r2, r0, #1
 800a490:	d101      	bne.n	800a496 <__sflush_r+0x76>
 800a492:	682b      	ldr	r3, [r5, #0]
 800a494:	b903      	cbnz	r3, 800a498 <__sflush_r+0x78>
 800a496:	6560      	str	r0, [r4, #84]	@ 0x54
 800a498:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a49a:	602f      	str	r7, [r5, #0]
 800a49c:	b1b9      	cbz	r1, 800a4ce <__sflush_r+0xae>
 800a49e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a4a2:	4299      	cmp	r1, r3
 800a4a4:	d002      	beq.n	800a4ac <__sflush_r+0x8c>
 800a4a6:	4628      	mov	r0, r5
 800a4a8:	f7ff fca2 	bl	8009df0 <_free_r>
 800a4ac:	2300      	movs	r3, #0
 800a4ae:	6363      	str	r3, [r4, #52]	@ 0x34
 800a4b0:	e00d      	b.n	800a4ce <__sflush_r+0xae>
 800a4b2:	2301      	movs	r3, #1
 800a4b4:	4628      	mov	r0, r5
 800a4b6:	47b0      	blx	r6
 800a4b8:	4602      	mov	r2, r0
 800a4ba:	1c50      	adds	r0, r2, #1
 800a4bc:	d1c9      	bne.n	800a452 <__sflush_r+0x32>
 800a4be:	682b      	ldr	r3, [r5, #0]
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d0c6      	beq.n	800a452 <__sflush_r+0x32>
 800a4c4:	2b1d      	cmp	r3, #29
 800a4c6:	d001      	beq.n	800a4cc <__sflush_r+0xac>
 800a4c8:	2b16      	cmp	r3, #22
 800a4ca:	d11e      	bne.n	800a50a <__sflush_r+0xea>
 800a4cc:	602f      	str	r7, [r5, #0]
 800a4ce:	2000      	movs	r0, #0
 800a4d0:	e022      	b.n	800a518 <__sflush_r+0xf8>
 800a4d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a4d6:	b21b      	sxth	r3, r3
 800a4d8:	e01b      	b.n	800a512 <__sflush_r+0xf2>
 800a4da:	690f      	ldr	r7, [r1, #16]
 800a4dc:	2f00      	cmp	r7, #0
 800a4de:	d0f6      	beq.n	800a4ce <__sflush_r+0xae>
 800a4e0:	0793      	lsls	r3, r2, #30
 800a4e2:	680e      	ldr	r6, [r1, #0]
 800a4e4:	bf08      	it	eq
 800a4e6:	694b      	ldreq	r3, [r1, #20]
 800a4e8:	600f      	str	r7, [r1, #0]
 800a4ea:	bf18      	it	ne
 800a4ec:	2300      	movne	r3, #0
 800a4ee:	eba6 0807 	sub.w	r8, r6, r7
 800a4f2:	608b      	str	r3, [r1, #8]
 800a4f4:	f1b8 0f00 	cmp.w	r8, #0
 800a4f8:	dde9      	ble.n	800a4ce <__sflush_r+0xae>
 800a4fa:	6a21      	ldr	r1, [r4, #32]
 800a4fc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a4fe:	4643      	mov	r3, r8
 800a500:	463a      	mov	r2, r7
 800a502:	4628      	mov	r0, r5
 800a504:	47b0      	blx	r6
 800a506:	2800      	cmp	r0, #0
 800a508:	dc08      	bgt.n	800a51c <__sflush_r+0xfc>
 800a50a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a50e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a512:	81a3      	strh	r3, [r4, #12]
 800a514:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a518:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a51c:	4407      	add	r7, r0
 800a51e:	eba8 0800 	sub.w	r8, r8, r0
 800a522:	e7e7      	b.n	800a4f4 <__sflush_r+0xd4>
 800a524:	20400001 	.word	0x20400001

0800a528 <_fflush_r>:
 800a528:	b538      	push	{r3, r4, r5, lr}
 800a52a:	690b      	ldr	r3, [r1, #16]
 800a52c:	4605      	mov	r5, r0
 800a52e:	460c      	mov	r4, r1
 800a530:	b913      	cbnz	r3, 800a538 <_fflush_r+0x10>
 800a532:	2500      	movs	r5, #0
 800a534:	4628      	mov	r0, r5
 800a536:	bd38      	pop	{r3, r4, r5, pc}
 800a538:	b118      	cbz	r0, 800a542 <_fflush_r+0x1a>
 800a53a:	6a03      	ldr	r3, [r0, #32]
 800a53c:	b90b      	cbnz	r3, 800a542 <_fflush_r+0x1a>
 800a53e:	f7ff fb6b 	bl	8009c18 <__sinit>
 800a542:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a546:	2b00      	cmp	r3, #0
 800a548:	d0f3      	beq.n	800a532 <_fflush_r+0xa>
 800a54a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a54c:	07d0      	lsls	r0, r2, #31
 800a54e:	d404      	bmi.n	800a55a <_fflush_r+0x32>
 800a550:	0599      	lsls	r1, r3, #22
 800a552:	d402      	bmi.n	800a55a <_fflush_r+0x32>
 800a554:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a556:	f7ff fc48 	bl	8009dea <__retarget_lock_acquire_recursive>
 800a55a:	4628      	mov	r0, r5
 800a55c:	4621      	mov	r1, r4
 800a55e:	f7ff ff5f 	bl	800a420 <__sflush_r>
 800a562:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a564:	07da      	lsls	r2, r3, #31
 800a566:	4605      	mov	r5, r0
 800a568:	d4e4      	bmi.n	800a534 <_fflush_r+0xc>
 800a56a:	89a3      	ldrh	r3, [r4, #12]
 800a56c:	059b      	lsls	r3, r3, #22
 800a56e:	d4e1      	bmi.n	800a534 <_fflush_r+0xc>
 800a570:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a572:	f7ff fc3b 	bl	8009dec <__retarget_lock_release_recursive>
 800a576:	e7dd      	b.n	800a534 <_fflush_r+0xc>

0800a578 <__sread>:
 800a578:	b510      	push	{r4, lr}
 800a57a:	460c      	mov	r4, r1
 800a57c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a580:	f000 f956 	bl	800a830 <_read_r>
 800a584:	2800      	cmp	r0, #0
 800a586:	bfab      	itete	ge
 800a588:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a58a:	89a3      	ldrhlt	r3, [r4, #12]
 800a58c:	181b      	addge	r3, r3, r0
 800a58e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a592:	bfac      	ite	ge
 800a594:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a596:	81a3      	strhlt	r3, [r4, #12]
 800a598:	bd10      	pop	{r4, pc}

0800a59a <__swrite>:
 800a59a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a59e:	461f      	mov	r7, r3
 800a5a0:	898b      	ldrh	r3, [r1, #12]
 800a5a2:	05db      	lsls	r3, r3, #23
 800a5a4:	4605      	mov	r5, r0
 800a5a6:	460c      	mov	r4, r1
 800a5a8:	4616      	mov	r6, r2
 800a5aa:	d505      	bpl.n	800a5b8 <__swrite+0x1e>
 800a5ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5b0:	2302      	movs	r3, #2
 800a5b2:	2200      	movs	r2, #0
 800a5b4:	f000 f92a 	bl	800a80c <_lseek_r>
 800a5b8:	89a3      	ldrh	r3, [r4, #12]
 800a5ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a5be:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a5c2:	81a3      	strh	r3, [r4, #12]
 800a5c4:	4632      	mov	r2, r6
 800a5c6:	463b      	mov	r3, r7
 800a5c8:	4628      	mov	r0, r5
 800a5ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a5ce:	f000 b941 	b.w	800a854 <_write_r>

0800a5d2 <__sseek>:
 800a5d2:	b510      	push	{r4, lr}
 800a5d4:	460c      	mov	r4, r1
 800a5d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5da:	f000 f917 	bl	800a80c <_lseek_r>
 800a5de:	1c43      	adds	r3, r0, #1
 800a5e0:	89a3      	ldrh	r3, [r4, #12]
 800a5e2:	bf15      	itete	ne
 800a5e4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a5e6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a5ea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a5ee:	81a3      	strheq	r3, [r4, #12]
 800a5f0:	bf18      	it	ne
 800a5f2:	81a3      	strhne	r3, [r4, #12]
 800a5f4:	bd10      	pop	{r4, pc}

0800a5f6 <__sclose>:
 800a5f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5fa:	f000 b93d 	b.w	800a878 <_close_r>

0800a5fe <__swbuf_r>:
 800a5fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a600:	460e      	mov	r6, r1
 800a602:	4614      	mov	r4, r2
 800a604:	4605      	mov	r5, r0
 800a606:	b118      	cbz	r0, 800a610 <__swbuf_r+0x12>
 800a608:	6a03      	ldr	r3, [r0, #32]
 800a60a:	b90b      	cbnz	r3, 800a610 <__swbuf_r+0x12>
 800a60c:	f7ff fb04 	bl	8009c18 <__sinit>
 800a610:	69a3      	ldr	r3, [r4, #24]
 800a612:	60a3      	str	r3, [r4, #8]
 800a614:	89a3      	ldrh	r3, [r4, #12]
 800a616:	071a      	lsls	r2, r3, #28
 800a618:	d501      	bpl.n	800a61e <__swbuf_r+0x20>
 800a61a:	6923      	ldr	r3, [r4, #16]
 800a61c:	b943      	cbnz	r3, 800a630 <__swbuf_r+0x32>
 800a61e:	4621      	mov	r1, r4
 800a620:	4628      	mov	r0, r5
 800a622:	f000 f82b 	bl	800a67c <__swsetup_r>
 800a626:	b118      	cbz	r0, 800a630 <__swbuf_r+0x32>
 800a628:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800a62c:	4638      	mov	r0, r7
 800a62e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a630:	6823      	ldr	r3, [r4, #0]
 800a632:	6922      	ldr	r2, [r4, #16]
 800a634:	1a98      	subs	r0, r3, r2
 800a636:	6963      	ldr	r3, [r4, #20]
 800a638:	b2f6      	uxtb	r6, r6
 800a63a:	4283      	cmp	r3, r0
 800a63c:	4637      	mov	r7, r6
 800a63e:	dc05      	bgt.n	800a64c <__swbuf_r+0x4e>
 800a640:	4621      	mov	r1, r4
 800a642:	4628      	mov	r0, r5
 800a644:	f7ff ff70 	bl	800a528 <_fflush_r>
 800a648:	2800      	cmp	r0, #0
 800a64a:	d1ed      	bne.n	800a628 <__swbuf_r+0x2a>
 800a64c:	68a3      	ldr	r3, [r4, #8]
 800a64e:	3b01      	subs	r3, #1
 800a650:	60a3      	str	r3, [r4, #8]
 800a652:	6823      	ldr	r3, [r4, #0]
 800a654:	1c5a      	adds	r2, r3, #1
 800a656:	6022      	str	r2, [r4, #0]
 800a658:	701e      	strb	r6, [r3, #0]
 800a65a:	6962      	ldr	r2, [r4, #20]
 800a65c:	1c43      	adds	r3, r0, #1
 800a65e:	429a      	cmp	r2, r3
 800a660:	d004      	beq.n	800a66c <__swbuf_r+0x6e>
 800a662:	89a3      	ldrh	r3, [r4, #12]
 800a664:	07db      	lsls	r3, r3, #31
 800a666:	d5e1      	bpl.n	800a62c <__swbuf_r+0x2e>
 800a668:	2e0a      	cmp	r6, #10
 800a66a:	d1df      	bne.n	800a62c <__swbuf_r+0x2e>
 800a66c:	4621      	mov	r1, r4
 800a66e:	4628      	mov	r0, r5
 800a670:	f7ff ff5a 	bl	800a528 <_fflush_r>
 800a674:	2800      	cmp	r0, #0
 800a676:	d0d9      	beq.n	800a62c <__swbuf_r+0x2e>
 800a678:	e7d6      	b.n	800a628 <__swbuf_r+0x2a>
	...

0800a67c <__swsetup_r>:
 800a67c:	b538      	push	{r3, r4, r5, lr}
 800a67e:	4b29      	ldr	r3, [pc, #164]	@ (800a724 <__swsetup_r+0xa8>)
 800a680:	4605      	mov	r5, r0
 800a682:	6818      	ldr	r0, [r3, #0]
 800a684:	460c      	mov	r4, r1
 800a686:	b118      	cbz	r0, 800a690 <__swsetup_r+0x14>
 800a688:	6a03      	ldr	r3, [r0, #32]
 800a68a:	b90b      	cbnz	r3, 800a690 <__swsetup_r+0x14>
 800a68c:	f7ff fac4 	bl	8009c18 <__sinit>
 800a690:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a694:	0719      	lsls	r1, r3, #28
 800a696:	d422      	bmi.n	800a6de <__swsetup_r+0x62>
 800a698:	06da      	lsls	r2, r3, #27
 800a69a:	d407      	bmi.n	800a6ac <__swsetup_r+0x30>
 800a69c:	2209      	movs	r2, #9
 800a69e:	602a      	str	r2, [r5, #0]
 800a6a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a6a4:	81a3      	strh	r3, [r4, #12]
 800a6a6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a6aa:	e033      	b.n	800a714 <__swsetup_r+0x98>
 800a6ac:	0758      	lsls	r0, r3, #29
 800a6ae:	d512      	bpl.n	800a6d6 <__swsetup_r+0x5a>
 800a6b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a6b2:	b141      	cbz	r1, 800a6c6 <__swsetup_r+0x4a>
 800a6b4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a6b8:	4299      	cmp	r1, r3
 800a6ba:	d002      	beq.n	800a6c2 <__swsetup_r+0x46>
 800a6bc:	4628      	mov	r0, r5
 800a6be:	f7ff fb97 	bl	8009df0 <_free_r>
 800a6c2:	2300      	movs	r3, #0
 800a6c4:	6363      	str	r3, [r4, #52]	@ 0x34
 800a6c6:	89a3      	ldrh	r3, [r4, #12]
 800a6c8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a6cc:	81a3      	strh	r3, [r4, #12]
 800a6ce:	2300      	movs	r3, #0
 800a6d0:	6063      	str	r3, [r4, #4]
 800a6d2:	6923      	ldr	r3, [r4, #16]
 800a6d4:	6023      	str	r3, [r4, #0]
 800a6d6:	89a3      	ldrh	r3, [r4, #12]
 800a6d8:	f043 0308 	orr.w	r3, r3, #8
 800a6dc:	81a3      	strh	r3, [r4, #12]
 800a6de:	6923      	ldr	r3, [r4, #16]
 800a6e0:	b94b      	cbnz	r3, 800a6f6 <__swsetup_r+0x7a>
 800a6e2:	89a3      	ldrh	r3, [r4, #12]
 800a6e4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a6e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a6ec:	d003      	beq.n	800a6f6 <__swsetup_r+0x7a>
 800a6ee:	4621      	mov	r1, r4
 800a6f0:	4628      	mov	r0, r5
 800a6f2:	f000 f83f 	bl	800a774 <__smakebuf_r>
 800a6f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a6fa:	f013 0201 	ands.w	r2, r3, #1
 800a6fe:	d00a      	beq.n	800a716 <__swsetup_r+0x9a>
 800a700:	2200      	movs	r2, #0
 800a702:	60a2      	str	r2, [r4, #8]
 800a704:	6962      	ldr	r2, [r4, #20]
 800a706:	4252      	negs	r2, r2
 800a708:	61a2      	str	r2, [r4, #24]
 800a70a:	6922      	ldr	r2, [r4, #16]
 800a70c:	b942      	cbnz	r2, 800a720 <__swsetup_r+0xa4>
 800a70e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a712:	d1c5      	bne.n	800a6a0 <__swsetup_r+0x24>
 800a714:	bd38      	pop	{r3, r4, r5, pc}
 800a716:	0799      	lsls	r1, r3, #30
 800a718:	bf58      	it	pl
 800a71a:	6962      	ldrpl	r2, [r4, #20]
 800a71c:	60a2      	str	r2, [r4, #8]
 800a71e:	e7f4      	b.n	800a70a <__swsetup_r+0x8e>
 800a720:	2000      	movs	r0, #0
 800a722:	e7f7      	b.n	800a714 <__swsetup_r+0x98>
 800a724:	20000138 	.word	0x20000138

0800a728 <__swhatbuf_r>:
 800a728:	b570      	push	{r4, r5, r6, lr}
 800a72a:	460c      	mov	r4, r1
 800a72c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a730:	2900      	cmp	r1, #0
 800a732:	b096      	sub	sp, #88	@ 0x58
 800a734:	4615      	mov	r5, r2
 800a736:	461e      	mov	r6, r3
 800a738:	da0d      	bge.n	800a756 <__swhatbuf_r+0x2e>
 800a73a:	89a3      	ldrh	r3, [r4, #12]
 800a73c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a740:	f04f 0100 	mov.w	r1, #0
 800a744:	bf14      	ite	ne
 800a746:	2340      	movne	r3, #64	@ 0x40
 800a748:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a74c:	2000      	movs	r0, #0
 800a74e:	6031      	str	r1, [r6, #0]
 800a750:	602b      	str	r3, [r5, #0]
 800a752:	b016      	add	sp, #88	@ 0x58
 800a754:	bd70      	pop	{r4, r5, r6, pc}
 800a756:	466a      	mov	r2, sp
 800a758:	f000 f89e 	bl	800a898 <_fstat_r>
 800a75c:	2800      	cmp	r0, #0
 800a75e:	dbec      	blt.n	800a73a <__swhatbuf_r+0x12>
 800a760:	9901      	ldr	r1, [sp, #4]
 800a762:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a766:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a76a:	4259      	negs	r1, r3
 800a76c:	4159      	adcs	r1, r3
 800a76e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a772:	e7eb      	b.n	800a74c <__swhatbuf_r+0x24>

0800a774 <__smakebuf_r>:
 800a774:	898b      	ldrh	r3, [r1, #12]
 800a776:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a778:	079d      	lsls	r5, r3, #30
 800a77a:	4606      	mov	r6, r0
 800a77c:	460c      	mov	r4, r1
 800a77e:	d507      	bpl.n	800a790 <__smakebuf_r+0x1c>
 800a780:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a784:	6023      	str	r3, [r4, #0]
 800a786:	6123      	str	r3, [r4, #16]
 800a788:	2301      	movs	r3, #1
 800a78a:	6163      	str	r3, [r4, #20]
 800a78c:	b003      	add	sp, #12
 800a78e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a790:	ab01      	add	r3, sp, #4
 800a792:	466a      	mov	r2, sp
 800a794:	f7ff ffc8 	bl	800a728 <__swhatbuf_r>
 800a798:	9f00      	ldr	r7, [sp, #0]
 800a79a:	4605      	mov	r5, r0
 800a79c:	4639      	mov	r1, r7
 800a79e:	4630      	mov	r0, r6
 800a7a0:	f7ff f922 	bl	80099e8 <_malloc_r>
 800a7a4:	b948      	cbnz	r0, 800a7ba <__smakebuf_r+0x46>
 800a7a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a7aa:	059a      	lsls	r2, r3, #22
 800a7ac:	d4ee      	bmi.n	800a78c <__smakebuf_r+0x18>
 800a7ae:	f023 0303 	bic.w	r3, r3, #3
 800a7b2:	f043 0302 	orr.w	r3, r3, #2
 800a7b6:	81a3      	strh	r3, [r4, #12]
 800a7b8:	e7e2      	b.n	800a780 <__smakebuf_r+0xc>
 800a7ba:	89a3      	ldrh	r3, [r4, #12]
 800a7bc:	6020      	str	r0, [r4, #0]
 800a7be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a7c2:	81a3      	strh	r3, [r4, #12]
 800a7c4:	9b01      	ldr	r3, [sp, #4]
 800a7c6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a7ca:	b15b      	cbz	r3, 800a7e4 <__smakebuf_r+0x70>
 800a7cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a7d0:	4630      	mov	r0, r6
 800a7d2:	f000 f80b 	bl	800a7ec <_isatty_r>
 800a7d6:	b128      	cbz	r0, 800a7e4 <__smakebuf_r+0x70>
 800a7d8:	89a3      	ldrh	r3, [r4, #12]
 800a7da:	f023 0303 	bic.w	r3, r3, #3
 800a7de:	f043 0301 	orr.w	r3, r3, #1
 800a7e2:	81a3      	strh	r3, [r4, #12]
 800a7e4:	89a3      	ldrh	r3, [r4, #12]
 800a7e6:	431d      	orrs	r5, r3
 800a7e8:	81a5      	strh	r5, [r4, #12]
 800a7ea:	e7cf      	b.n	800a78c <__smakebuf_r+0x18>

0800a7ec <_isatty_r>:
 800a7ec:	b538      	push	{r3, r4, r5, lr}
 800a7ee:	4d06      	ldr	r5, [pc, #24]	@ (800a808 <_isatty_r+0x1c>)
 800a7f0:	2300      	movs	r3, #0
 800a7f2:	4604      	mov	r4, r0
 800a7f4:	4608      	mov	r0, r1
 800a7f6:	602b      	str	r3, [r5, #0]
 800a7f8:	f7f7 f87b 	bl	80018f2 <_isatty>
 800a7fc:	1c43      	adds	r3, r0, #1
 800a7fe:	d102      	bne.n	800a806 <_isatty_r+0x1a>
 800a800:	682b      	ldr	r3, [r5, #0]
 800a802:	b103      	cbz	r3, 800a806 <_isatty_r+0x1a>
 800a804:	6023      	str	r3, [r4, #0]
 800a806:	bd38      	pop	{r3, r4, r5, pc}
 800a808:	20001d94 	.word	0x20001d94

0800a80c <_lseek_r>:
 800a80c:	b538      	push	{r3, r4, r5, lr}
 800a80e:	4d07      	ldr	r5, [pc, #28]	@ (800a82c <_lseek_r+0x20>)
 800a810:	4604      	mov	r4, r0
 800a812:	4608      	mov	r0, r1
 800a814:	4611      	mov	r1, r2
 800a816:	2200      	movs	r2, #0
 800a818:	602a      	str	r2, [r5, #0]
 800a81a:	461a      	mov	r2, r3
 800a81c:	f7f7 f874 	bl	8001908 <_lseek>
 800a820:	1c43      	adds	r3, r0, #1
 800a822:	d102      	bne.n	800a82a <_lseek_r+0x1e>
 800a824:	682b      	ldr	r3, [r5, #0]
 800a826:	b103      	cbz	r3, 800a82a <_lseek_r+0x1e>
 800a828:	6023      	str	r3, [r4, #0]
 800a82a:	bd38      	pop	{r3, r4, r5, pc}
 800a82c:	20001d94 	.word	0x20001d94

0800a830 <_read_r>:
 800a830:	b538      	push	{r3, r4, r5, lr}
 800a832:	4d07      	ldr	r5, [pc, #28]	@ (800a850 <_read_r+0x20>)
 800a834:	4604      	mov	r4, r0
 800a836:	4608      	mov	r0, r1
 800a838:	4611      	mov	r1, r2
 800a83a:	2200      	movs	r2, #0
 800a83c:	602a      	str	r2, [r5, #0]
 800a83e:	461a      	mov	r2, r3
 800a840:	f7f7 f802 	bl	8001848 <_read>
 800a844:	1c43      	adds	r3, r0, #1
 800a846:	d102      	bne.n	800a84e <_read_r+0x1e>
 800a848:	682b      	ldr	r3, [r5, #0]
 800a84a:	b103      	cbz	r3, 800a84e <_read_r+0x1e>
 800a84c:	6023      	str	r3, [r4, #0]
 800a84e:	bd38      	pop	{r3, r4, r5, pc}
 800a850:	20001d94 	.word	0x20001d94

0800a854 <_write_r>:
 800a854:	b538      	push	{r3, r4, r5, lr}
 800a856:	4d07      	ldr	r5, [pc, #28]	@ (800a874 <_write_r+0x20>)
 800a858:	4604      	mov	r4, r0
 800a85a:	4608      	mov	r0, r1
 800a85c:	4611      	mov	r1, r2
 800a85e:	2200      	movs	r2, #0
 800a860:	602a      	str	r2, [r5, #0]
 800a862:	461a      	mov	r2, r3
 800a864:	f7f7 f80d 	bl	8001882 <_write>
 800a868:	1c43      	adds	r3, r0, #1
 800a86a:	d102      	bne.n	800a872 <_write_r+0x1e>
 800a86c:	682b      	ldr	r3, [r5, #0]
 800a86e:	b103      	cbz	r3, 800a872 <_write_r+0x1e>
 800a870:	6023      	str	r3, [r4, #0]
 800a872:	bd38      	pop	{r3, r4, r5, pc}
 800a874:	20001d94 	.word	0x20001d94

0800a878 <_close_r>:
 800a878:	b538      	push	{r3, r4, r5, lr}
 800a87a:	4d06      	ldr	r5, [pc, #24]	@ (800a894 <_close_r+0x1c>)
 800a87c:	2300      	movs	r3, #0
 800a87e:	4604      	mov	r4, r0
 800a880:	4608      	mov	r0, r1
 800a882:	602b      	str	r3, [r5, #0]
 800a884:	f7f7 f819 	bl	80018ba <_close>
 800a888:	1c43      	adds	r3, r0, #1
 800a88a:	d102      	bne.n	800a892 <_close_r+0x1a>
 800a88c:	682b      	ldr	r3, [r5, #0]
 800a88e:	b103      	cbz	r3, 800a892 <_close_r+0x1a>
 800a890:	6023      	str	r3, [r4, #0]
 800a892:	bd38      	pop	{r3, r4, r5, pc}
 800a894:	20001d94 	.word	0x20001d94

0800a898 <_fstat_r>:
 800a898:	b538      	push	{r3, r4, r5, lr}
 800a89a:	4d07      	ldr	r5, [pc, #28]	@ (800a8b8 <_fstat_r+0x20>)
 800a89c:	2300      	movs	r3, #0
 800a89e:	4604      	mov	r4, r0
 800a8a0:	4608      	mov	r0, r1
 800a8a2:	4611      	mov	r1, r2
 800a8a4:	602b      	str	r3, [r5, #0]
 800a8a6:	f7f7 f814 	bl	80018d2 <_fstat>
 800a8aa:	1c43      	adds	r3, r0, #1
 800a8ac:	d102      	bne.n	800a8b4 <_fstat_r+0x1c>
 800a8ae:	682b      	ldr	r3, [r5, #0]
 800a8b0:	b103      	cbz	r3, 800a8b4 <_fstat_r+0x1c>
 800a8b2:	6023      	str	r3, [r4, #0]
 800a8b4:	bd38      	pop	{r3, r4, r5, pc}
 800a8b6:	bf00      	nop
 800a8b8:	20001d94 	.word	0x20001d94

0800a8bc <_init>:
 800a8bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8be:	bf00      	nop
 800a8c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a8c2:	bc08      	pop	{r3}
 800a8c4:	469e      	mov	lr, r3
 800a8c6:	4770      	bx	lr

0800a8c8 <_fini>:
 800a8c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8ca:	bf00      	nop
 800a8cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a8ce:	bc08      	pop	{r3}
 800a8d0:	469e      	mov	lr, r3
 800a8d2:	4770      	bx	lr
