-- generated by newgenasym Tue Jan 05 09:08:39 2016

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \ltm4644iy#pbf\ is
    port (    
	CLKIN:     INOUT  STD_LOGIC;    
	CLKOUT:    INOUT  STD_LOGIC;    
	COMP1:     INOUT  STD_LOGIC;    
	COMP2:     INOUT  STD_LOGIC;    
	COMP3:     INOUT  STD_LOGIC;    
	COMP4:     INOUT  STD_LOGIC;    
	FB1:       INOUT  STD_LOGIC;    
	FB2:       INOUT  STD_LOGIC;    
	FB3:       INOUT  STD_LOGIC;    
	FB4:       INOUT  STD_LOGIC;    
	GND:       INOUT  STD_LOGIC_VECTOR (21 DOWNTO 1);    
	INTVCC1:   INOUT  STD_LOGIC;    
	INTVCC2:   INOUT  STD_LOGIC;    
	INTVCC3:   INOUT  STD_LOGIC;    
	INTVCC4:   INOUT  STD_LOGIC;    
	MODE1:     INOUT  STD_LOGIC;    
	MODE2:     INOUT  STD_LOGIC;    
	MODE3:     INOUT  STD_LOGIC;    
	MODE4:     INOUT  STD_LOGIC;    
	PGOOD1:    INOUT  STD_LOGIC;    
	PGOOD2:    INOUT  STD_LOGIC;    
	PGOOD3:    INOUT  STD_LOGIC;    
	PGOOD4:    INOUT  STD_LOGIC;    
	RUN1:      INOUT  STD_LOGIC;    
	RUN2:      INOUT  STD_LOGIC;    
	RUN3:      INOUT  STD_LOGIC;    
	RUN4:      INOUT  STD_LOGIC;    
	SGND:      INOUT  STD_LOGIC;    
	SVIN1:     INOUT  STD_LOGIC;    
	SVIN2:     INOUT  STD_LOGIC;    
	SVIN3:     INOUT  STD_LOGIC;    
	SVIN4:     INOUT  STD_LOGIC;    
	TEMP:      INOUT  STD_LOGIC;    
	\track/ss1\: INOUT  STD_LOGIC;    
	\track/ss2\: INOUT  STD_LOGIC;    
	\track/ss3\: INOUT  STD_LOGIC;    
	\track/ss4\: INOUT  STD_LOGIC;    
	VIN1:      INOUT  STD_LOGIC_VECTOR (2 DOWNTO 1);    
	VIN2:      INOUT  STD_LOGIC_VECTOR (2 DOWNTO 1);    
	VIN3:      INOUT  STD_LOGIC_VECTOR (2 DOWNTO 1);    
	VIN4:      INOUT  STD_LOGIC_VECTOR (2 DOWNTO 1);    
	VOUT1:     INOUT  STD_LOGIC_VECTOR (3 DOWNTO 1);    
	VOUT2:     INOUT  STD_LOGIC_VECTOR (3 DOWNTO 1);    
	VOUT3:     INOUT  STD_LOGIC_VECTOR (3 DOWNTO 1);    
	VOUT4:     INOUT  STD_LOGIC_VECTOR (3 DOWNTO 1));
end \ltm4644iy#pbf\;
