{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 11 -x 3370 -y 1410 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 11 -x 3370 -y 1430 -defaultsOSRD
preplace port P0 -pg 1 -lvl 0 -x -10 -y 340 -defaultsOSRD
preplace port P1 -pg 1 -lvl 0 -x -10 -y 180 -defaultsOSRD
preplace port P2 -pg 1 -lvl 0 -x -10 -y 1140 -defaultsOSRD
preplace port P3 -pg 1 -lvl 0 -x -10 -y 1570 -defaultsOSRD
preplace port WAITING -pg 1 -lvl 11 -x 3370 -y 570 -defaultsOSRD
preplace port ARMED -pg 1 -lvl 11 -x 3370 -y 590 -defaultsOSRD
preplace port sys_clk -pg 1 -lvl 0 -x -10 -y 1630 -defaultsOSRD
preplace portBus LOCKED -pg 1 -lvl 11 -x 3370 -y 1320 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 230 -y 1460 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 2 -x 650 -y 1090 -defaultsOSRD
preplace inst DATA0 -pg 1 -lvl 3 -x 1050 -y 90 -defaultsOSRD
preplace inst UTIL0 -pg 1 -lvl 3 -x 1050 -y 450 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 650 -y 560 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 230 -y 1250 -defaultsOSRD
preplace inst DELAY0 -pg 1 -lvl 3 -x 1050 -y 270 -defaultsOSRD
preplace inst DELAY1 -pg 1 -lvl 3 -x 1050 -y 770 -defaultsOSRD
preplace inst DEBUG -pg 1 -lvl 3 -x 1050 -y 610 -defaultsOSRD
preplace inst DUTIL -pg 1 -lvl 3 -x 1050 -y 920 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 10 -x 3250 -y 500 -defaultsOSRD
preplace inst SDDR_ST_0 -pg 1 -lvl 9 -x 3000 -y 560 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 6 -x 1950 -y 1320 -defaultsOSRD
preplace inst clk_wiz_2 -pg 1 -lvl 2 -x 650 -y 1310 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 10 -x 3250 -y 1320 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 1 -x 230 -y 1630 -defaultsOSRD
preplace inst selectio_wiz_0 -pg 1 -lvl 7 -x 2390 -y 530 -defaultsOSRD
preplace inst selectio_wiz_1 -pg 1 -lvl 7 -x 2390 -y 240 -defaultsOSRD
preplace inst selectio_wiz_2 -pg 1 -lvl 7 -x 2390 -y 840 -defaultsOSRD
preplace inst selectio_wiz_3 -pg 1 -lvl 7 -x 2390 -y 1120 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 3 -x 1050 -y 1340 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 6 -x 1950 -y 1090 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 6 -x 1950 -y 1190 -defaultsOSRD
preplace inst METAH_0 -pg 1 -lvl 6 -x 1950 -y 400 -defaultsOSRD
preplace inst METAH_1 -pg 1 -lvl 6 -x 1950 -y 240 -defaultsOSRD
preplace inst METAH_2 -pg 1 -lvl 6 -x 1950 -y 770 -defaultsOSRD
preplace inst METAH_3 -pg 1 -lvl 6 -x 1950 -y 920 -defaultsOSRD
preplace inst METAH_4 -pg 1 -lvl 5 -x 1650 -y 920 -defaultsOSRD
preplace inst SHUFFLYBOI_0 -pg 1 -lvl 8 -x 2730 -y 780 -defaultsOSRD
preplace inst xlconcat_2 -pg 1 -lvl 3 -x 1050 -y 1110 -defaultsOSRD
preplace inst clock_splitter_0 -pg 1 -lvl 5 -x 1650 -y 550 -defaultsOSRD
preplace inst CLOCK_DELAY_0 -pg 1 -lvl 4 -x 1380 -y 980 -defaultsOSRD
preplace inst IDEL_CTRL_0 -pg 1 -lvl 4 -x 1380 -y 1160 -defaultsOSRD
preplace netloc Net 1 0 7 20 1150 470 1420 810 1280 1250J 1230 NJ 1230 1810 1010 2180
preplace netloc processing_system7_0_FCLK_CLK0 1 0 6 30 1350 430 330 880 1270 NJ 1270 NJ 1270 1780J
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 2 450 780 900
preplace netloc clk_wiz_1_clk_out1 1 5 2 1800 480 N
preplace netloc xlconstant_1_dout 1 6 1 2190 280n
preplace netloc DELAY0_gpio_io_o 1 3 4 NJ 260 NJ 260 1830J 320 2120
preplace netloc SDDR_ST_0_CTIME 1 3 7 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 3120
preplace netloc UTIL0_gpio_io_o 1 3 6 NJ 440 1530J 680 NJ 680 2150J 690 2570J 680 2870
preplace netloc SDDR_ST_0_DRDY 1 3 7 NJ 480 1520J 700 NJ 700 NJ 700 2600J 690 NJ 690 3130
preplace netloc SDDR_ST_0_waiting 1 9 2 NJ 570 NJ
preplace netloc SDDR_ST_0_armed 1 9 2 NJ 590 NJ
preplace netloc SDDR_ST_0_DEBUG0 1 3 7 1210J 70 NJ 70 NJ 70 NJ 70 NJ 70 NJ 70 3150
preplace netloc SDDR_ST_0_DEBUG1 1 3 7 1230J 90 NJ 90 NJ 90 NJ 90 NJ 90 NJ 90 3140
preplace netloc SDDR_ST_0_D0 1 9 1 N 490
preplace netloc SDDR_ST_0_D1 1 9 1 N 510
preplace netloc xlconcat_0_dout 1 3 8 1200J 100 NJ 100 NJ 100 NJ 100 NJ 100 NJ 100 NJ 100 3350
preplace netloc clk_wiz_0_clk_out4 1 5 2 1770 150 2180
preplace netloc DELAY0_gpio2_io_o 1 3 4 NJ 300 NJ 300 1820J 310 2120
preplace netloc clk_wiz_0_clk_out5 1 2 7 840J 1260 1230J 920 1530 720 1830J 670 2170J 680 2560J 670 2860
preplace netloc clk_wiz_1_clk_out2 1 6 1 2220 600n
preplace netloc DELAY1_gpio_io_o 1 3 4 1200 710 NJ 710 1820J 660 2120J
preplace netloc clk_wiz_2_clk_out2 1 5 2 1800 650 2160
preplace netloc clk_wiz_2_clk_out4 1 5 2 1780 850 2110
preplace netloc DELAY1_gpio2_io_o 1 3 4 1200 840 NJ 840 NJ 840 2090J
preplace netloc xlconcat_1_dout 1 10 1 NJ 1320
preplace netloc clk_wiz_0_locked 1 2 8 820J 1420 NJ 1420 NJ 1420 NJ 1420 2150J 1310 NJ 1310 NJ 1310 3130
preplace netloc clk_wiz_1_locked 1 6 4 NJ 1320 NJ 1320 NJ 1320 3150
preplace netloc clk_wiz_2_locked 1 2 8 800J 1400 NJ 1400 NJ 1400 NJ 1400 NJ 1400 NJ 1400 NJ 1400 3130
preplace netloc util_ds_buf_0_BUFG_O 1 1 1 480 1100n
preplace netloc sys_clk_1 1 0 1 NJ 1630
preplace netloc P0_1 1 0 7 NJ 340 NJ 340 890J 360 1250J 330 NJ 330 NJ 330 2220J
preplace netloc P1_1 1 0 7 NJ 180 NJ 180 NJ 180 1220J 160 NJ 160 NJ 160 NJ
preplace netloc P2_1 1 0 7 NJ 1140 460J 1210 830J 1240 1210J 690 NJ 690 NJ 690 2140J
preplace netloc P3_1 1 0 7 10J 980 NJ 980 850J 1250 1240J 1040 1510J 1020 NJ 1020 2100J
preplace netloc selectio_wiz_0_data_in_to_device 1 7 1 2580 550n
preplace netloc selectio_wiz_1_data_in_to_device 1 7 1 2590 250n
preplace netloc selectio_wiz_2_data_in_to_device 1 7 1 2570 790n
preplace netloc selectio_wiz_3_data_in_to_device 1 7 1 2590 810n
preplace netloc DUTIL_gpio_io_o 1 5 1 1810 230n
preplace netloc xlconstant_2_dout 1 6 1 2200 320n
preplace netloc METAH_0_OUTP 1 6 1 2210 400n
preplace netloc METAH_1_OUTP 1 6 1 2120 220n
preplace netloc METAH_2_OUTP 1 6 1 2110 770n
preplace netloc METAH_3_OUTP 1 6 1 2080 920n
preplace netloc DUTIL_gpio_io_o1 1 3 2 1220J 910 N
preplace netloc SHUFFLYBOI_0_DATA_OUT 1 8 1 2880 580n
preplace netloc clk_wiz_0_clk_out1 1 2 1 N 1040
preplace netloc clk_wiz_0_clk_out2 1 1 2 490 1200 830
preplace netloc clk_wiz_0_clk_out3 1 2 1 N 1080
preplace netloc clk_wiz_0_clk_out6 1 2 1 N 1100
preplace netloc clk_wiz_2_clk_out1 1 2 1 860 1120n
preplace netloc clk_wiz_2_clk_out3 1 2 1 870 1140n
preplace netloc clk_wiz_2_clk_out5 1 2 1 890 1160n
preplace netloc clk_wiz_2_clk_out6 1 2 1 900 1180n
preplace netloc xlconcat_2_dout 1 3 1 1220J 980n
preplace netloc CLOCK_DELAY_0_clks_out 1 4 1 1510 550n
preplace netloc clock_splitter_0_CLK0 1 5 2 1790 470 2090J
preplace netloc clock_splitter_0_CLK2 1 5 2 1780J 170 2120
preplace netloc clock_splitter_0_CLK4 1 5 2 NJ 560 2090
preplace netloc clock_splitter_0_CLK6 1 5 2 NJ 600 2130
preplace netloc clk_wiz_1_clk_out3 1 3 4 1250 1050 1520J 1030 NJ 1030 2070
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 1 850 430n
preplace netloc ps7_0_axi_periph_M04_AXI 1 2 1 N 590
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 440 400n
preplace netloc ps7_0_axi_periph_M03_AXI 1 2 1 890 570n
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 1 830 250n
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 820 70n
preplace netloc processing_system7_0_DDR 1 1 10 NJ 1410 NJ 1410 NJ 1410 NJ 1410 NJ 1410 NJ 1410 NJ 1410 NJ 1410 NJ 1410 NJ
preplace netloc processing_system7_0_FIXED_IO 1 1 10 NJ 1430 NJ 1430 NJ 1430 NJ 1430 NJ 1430 NJ 1430 NJ 1430 NJ 1430 NJ 1430 NJ
preplace netloc ps7_0_axi_periph_M05_AXI 1 2 1 830 610n
levelinfo -pg 1 -10 230 650 1050 1380 1650 1950 2390 2730 3000 3250 3370
pagesize -pg 1 -db -bbox -sgen -110 0 3510 1690
"
}
{
   "da_axi4_cnt":"6",
   "da_ps7_cnt":"1"
}
