Model {
Name "sample"
System {
Name "sample"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain off
ExecutionDomainType "Deduce"
SIDHighWatermark "1"
SimulinkSubDomain "Simulink"
Block {
BlockType Sum
Name "a"
SID "1"
Ports [2, 1]
ShowName off
Inputs "|++"
}
Block {
BlockType Product
Name "b"
SID "2"
Ports [2, 1]
}
Block {
BlockType Terminator
Name "c"
SID "3"
}
Block {
BlockType Reference
Name "d"
SID "4"
Ports [0, 1]
SourceBlock "simulink/Sources/Band-Limited\nWhite Noise"
RTWMemSecFuncInitTerm "Inherit from model"
RTWMemSecFuncExecute "Inherit from model"
RTWMemSecDataConstants "Inherit from model"
RTWMemSecDataInternal "Inherit from model"
RTWMemSecDataParameters "Inherit from model"
Cov "[8580250663.187439]"
Ts "0.1"
seed "[4623875261.000000]"
VectorParams1D on
}
Block {
BlockType Reference
Name "e"
SID "6"
Ports [0, 1]
SourceBlock "simulink/Sources/Chirp Signal"
RTWMemSecFuncInitTerm "Inherit from model"
RTWMemSecFuncExecute "Inherit from model"
RTWMemSecDataConstants "Inherit from model"
RTWMemSecDataInternal "Inherit from model"
RTWMemSecDataParameters "Inherit from model"
NumBits "[43.000000]"
tsamp "-1"
}
Block {
BlockType Reference
Name "f"
SID "7"
Ports [0, 1]
SourceBlock "simulink/Sources/Counter\nFree-Running"
RTWMemSecFuncInitTerm "Inherit from model"
RTWMemSecFuncExecute "Inherit from model"
RTWMemSecDataConstants "Inherit from model"
RTWMemSecDataInternal "Inherit from model"
RTWMemSecDataParameters "Inherit from model"
Cov "[2321735316.791138]"
Ts "0.1"
seed "[5364243586.000000]"
VectorParams1D on
}
Block {
BlockType SubSystem
Name "g"
SID "8"
Ports [4, 2]
RequestExecContextInheritance off
System {
Name "g"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain	off
ExecutionDomainType	"Deduce"
SimulinkSubDomain	"Simulink"
Block {
BlockType Inport
Name "a"
SID "9"
}
Block {
BlockType Inport
Name "i"
SID "16"
Port "2"
}
Block {
BlockType Inport
Name "j"
SID "17"
Port "3"
}
Block {
BlockType Inport
Name "k"
SID "18"
Port "4"
}
Block {
BlockType Inport
Name "f"
SID "19"
Port "5"
}
Block {
BlockType Inport
Name "m"
SID "20"
Port "5"
}
Block {
BlockType DiscreteFilter
Name "c"
SID "11"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Reference
Name "d"
SID "12"
Ports [1, 1]
SourceBlock "simulink/Discrete/Transfer Fcn\nReal Zero"
ZeroZ 0.75
ICPrevInput 0.0
RndMeth Floor
DoSatur off
}
Block {
BlockType Delay
Name "e"
SID "23"
Ports [2, 1]
InputPortMap "u0,e6"
ShowEnablePort on
SampleTime "1"
}
Block {
BlockType Delay
Name "f"
SID "24"
Ports [2, 1]
InputPortMap "u0,e6"
ShowEnablePort on
SampleTime "1"
}
Block {
BlockType DiscreteZeroPole
Name "g"
SID "25"
Poles "[0 0.5]"
Gain "1"
}
Block {
BlockType Sqrt
Name "h"
SID "26"
Operator "rSqrt"
AlgorithmType "Newton-Raphson"
}
Block {
BlockType Sqrt
Name "i"
SID "27"
}
Block {
BlockType Constant
Name "l"
SID "28"
Value "[402335965.817270]"
SampleTime "1"
}
Block {
BlockType Outport
Name "c"
SID "20"
VectorParamsAs1DForOutWhenUnconnected	off
}
Line {
SrcBlock "g"
SrcPort 1
DstBlock "f"
DstPort 1
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "d"
DstPort 1
}
Line {
SrcBlock "i"
SrcPort 1
DstBlock "g"
DstPort 1
}
Line {
SrcBlock "l"
SrcPort 1
DstBlock "i"
DstPort 2
}
}
}
Block {
BlockType SubSystem
Name "l"
SID "30"
Ports [2, 3, 0, 0, 0, 0, 0, 1]
TreatAsAtomicUnit on
RequestExecContextInheritance off
System {
Name "l"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain	off
ExecutionDomainType	"Deduce"
SimulinkSubDomain	"Simulink"
Block {
BlockType Inport
Name "a"
SID "29"
}
Block {
BlockType Inport
Name "b"
SID "38"
Port "2"
}
Block {
BlockType Inport
Name "c"
SID "36"
Port "3"
}
Block {
BlockType Delay
Name "b"
SID "38"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Delay
Name "c"
SID "39"
Ports [2, 1]
InputPortMap "u0,e6"
ShowEnablePort on
SampleTime "1"
}
Block {
BlockType Sum
Name "d"
SID "41"
Ports [2, 1]
IconShape "rectangular"
Inputs "-+"
}
Block {
BlockType MinMax
Name "e"
SID "42"
Ports [3, 1]
Function "max"
Inputs "3"
}
Block {
BlockType Reference
Name "f"
SID "43"
Ports [1, 1]
SourceBlock "simulink/Math\nOperations/Slider\nGain"
gain 1
low 0
high 2
}
Block {
BlockType PermuteDimensions
Name "h"
SID "44"
}
Block {
BlockType Constant
Name "i"
SID "45"
Value "[-498422442.373208]"
SampleTime "1"
}
Block {
BlockType Constant
Name "c"
SID "49"
Value "[-922199269.791413]"
SampleTime "1"
}
Block {
BlockType Outport
Name "l"
SID "35"
VectorParamsAs1DForOutWhenUnconnected	off
}
Line {
SrcBlock "f"
SrcPort 1
DstBlock "j"
DstPort 1
}
Line {
SrcBlock "e"
SrcPort 1
DstBlock "f"
DstPort 1
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "i"
DstPort 1
}
Line {
SrcBlock "f"
SrcPort 1
DstBlock "e"
DstPort 1
}
Line {
SrcBlock "e"
SrcPort 1
DstBlock "h"
DstPort 1
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "e"
DstPort 1
}
Line {
SrcBlock "d"
SrcPort 1
DstBlock "g"
DstPort 1
}
Line {
SrcBlock "g"
SrcPort 1
DstBlock "c"
DstPort 1
}
Line {
SrcBlock "k"
SrcPort 1
DstBlock "f"
DstPort 1
}
Line {
SrcBlock "g"
SrcPort 1
DstBlock "k"
DstPort 1
}
Line {
SrcBlock "k"
SrcPort 1
DstBlock "h"
DstPort 2
}
}
}
Block {
BlockType Delay
Name "k"
SID "37"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Delay
Name "l"
SID "38"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Line {
SrcBlock "d"
SrcPort 1
DstBlock "a"
DstPort 1
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "b"
DstPort 1
}
Line {
SrcBlock "k"
SrcPort 1
DstBlock "i"
DstPort 1
}
Line {
SrcBlock "e"
SrcPort 1
DstBlock "f"
DstPort 1
}
Line {
SrcBlock "i"
SrcPort 1
DstBlock "f"
DstPort 1
}
Line {
SrcBlock "e"
SrcPort 2
DstBlock "c"
DstPort 1
}
Line {
SrcBlock "e"
SrcPort 1
DstBlock "a"
DstPort 2
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "l"
DstPort 1
}
Line {
SrcBlock "l"
SrcPort 1
DstBlock "i"
DstPort 1
}
Line {
SrcBlock "j"
SrcPort 1
DstBlock "b"
DstPort 1
}
Line {
SrcBlock "b"
SrcPort 1
DstBlock "a"
DstPort 1
}
Line {
SrcBlock "c"
SrcPort 1
DstBlock "j"
DstPort 3
}
Line {
SrcBlock "k"
SrcPort 2
DstBlock "d"
DstPort 1
}
Line {
SrcBlock "d"
SrcPort 1
DstBlock "i"
DstPort 3
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "e"
DstPort 1
}
Line {
SrcBlock "l"
SrcPort 1
DstBlock "a"
DstPort 1
}
}
}