{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1581069039487 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1581069039487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 07 17:50:39 2020 " "Processing started: Fri Feb 07 17:50:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1581069039487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1581069039487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADDA -c ADDA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADDA -c ADDA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1581069039487 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1581069040015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprogramm/adda/rtl/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprogramm/adda/rtl/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../rtl/uart.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/uart.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581069040106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581069040106 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 ADDA.v(38) " "Verilog HDL Expression warning at ADDA.v(38): truncated literal to match 4 bits" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 38 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1581069040126 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "noprune 1 ADDA.v(50) " "Verilog HDL Attribute warning at ADDA.v(50): synthesis attribute \"noprune\" with value \"1\" has no object and is ignored" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 50 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1581069040128 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "noprune 1 ADDA.v(51) " "Verilog HDL Attribute warning at ADDA.v(51): synthesis attribute \"noprune\" with value \"1\" has no object and is ignored" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 51 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1581069040128 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "noprune 1 ADDA.v(52) " "Verilog HDL Attribute warning at ADDA.v(52): synthesis attribute \"noprune\" with value \"1\" has no object and is ignored" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 52 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1581069040128 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "noprune 1 ADDA.v(53) " "Verilog HDL Attribute warning at ADDA.v(53): synthesis attribute \"noprune\" with value \"1\" has no object and is ignored" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 53 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1581069040128 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ADDA.v(76) " "Verilog HDL warning at ADDA.v(76): extended using \"x\" or \"z\"" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 76 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1581069040129 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ADDA.v(78) " "Verilog HDL warning at ADDA.v(78): extended using \"x\" or \"z\"" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 78 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1581069040129 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ADDA.v(295) " "Verilog HDL warning at ADDA.v(295): extended using \"x\" or \"z\"" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 295 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1581069040129 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ADDA.v(305) " "Verilog HDL warning at ADDA.v(305): extended using \"x\" or \"z\"" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 305 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1581069040129 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ADDA.v(315) " "Verilog HDL warning at ADDA.v(315): extended using \"x\" or \"z\"" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 315 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1581069040129 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ADDA.v(326) " "Verilog HDL warning at ADDA.v(326): extended using \"x\" or \"z\"" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 326 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1581069040129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprogramm/adda/rtl/adda.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprogramm/adda/rtl/adda.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDA " "Found entity 1: ADDA" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581069040129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581069040129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprogramm/adda/rtl/ip.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprogramm/adda/rtl/ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip " "Found entity 1: ip" {  } { { "../rtl/ip.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581069040139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581069040139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprogramm/adda/rtl/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprogramm/adda/rtl/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../rtl/fifo.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581069040139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581069040139 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ADDA " "Elaborating entity \"ADDA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1581069040267 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "contro_set_flg ADDA.v(56) " "Verilog HDL or VHDL warning at ADDA.v(56): object \"contro_set_flg\" assigned a value but never read" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1581069040267 "|ADDA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdreq ADDA.v(58) " "Verilog HDL or VHDL warning at ADDA.v(58): object \"rdreq\" assigned a value but never read" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1581069040267 "|ADDA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_rest_n ADDA.v(271) " "Verilog HDL Always Construct warning at ADDA.v(271): inferring latch(es) for variable \"o_rest_n\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 271 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1581069040277 "|ADDA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cs_n ADDA.v(271) " "Verilog HDL Always Construct warning at ADDA.v(271): inferring latch(es) for variable \"cs_n\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 271 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1581069040277 "|ADDA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_n_w ADDA.v(271) " "Verilog HDL Always Construct warning at ADDA.v(271): inferring latch(es) for variable \"r_n_w\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 271 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1581069040277 "|ADDA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adcdata ADDA.v(271) " "Verilog HDL Always Construct warning at ADDA.v(271): inferring latch(es) for variable \"adcdata\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 271 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1581069040277 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[0\] ADDA.v(271) " "Inferred latch for \"adcdata\[0\]\" at ADDA.v(271)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1581069040287 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[1\] ADDA.v(271) " "Inferred latch for \"adcdata\[1\]\" at ADDA.v(271)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1581069040287 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[2\] ADDA.v(271) " "Inferred latch for \"adcdata\[2\]\" at ADDA.v(271)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1581069040287 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[3\] ADDA.v(271) " "Inferred latch for \"adcdata\[3\]\" at ADDA.v(271)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1581069040287 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[4\] ADDA.v(271) " "Inferred latch for \"adcdata\[4\]\" at ADDA.v(271)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1581069040287 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[5\] ADDA.v(271) " "Inferred latch for \"adcdata\[5\]\" at ADDA.v(271)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1581069040287 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[6\] ADDA.v(271) " "Inferred latch for \"adcdata\[6\]\" at ADDA.v(271)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1581069040287 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[7\] ADDA.v(271) " "Inferred latch for \"adcdata\[7\]\" at ADDA.v(271)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1581069040287 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[8\] ADDA.v(271) " "Inferred latch for \"adcdata\[8\]\" at ADDA.v(271)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1581069040287 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[9\] ADDA.v(271) " "Inferred latch for \"adcdata\[9\]\" at ADDA.v(271)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1581069040287 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[10\] ADDA.v(271) " "Inferred latch for \"adcdata\[10\]\" at ADDA.v(271)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1581069040287 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[11\] ADDA.v(271) " "Inferred latch for \"adcdata\[11\]\" at ADDA.v(271)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1581069040287 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[12\] ADDA.v(271) " "Inferred latch for \"adcdata\[12\]\" at ADDA.v(271)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1581069040287 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[13\] ADDA.v(271) " "Inferred latch for \"adcdata\[13\]\" at ADDA.v(271)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1581069040287 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[14\] ADDA.v(271) " "Inferred latch for \"adcdata\[14\]\" at ADDA.v(271)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1581069040287 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adcdata\[15\] ADDA.v(271) " "Inferred latch for \"adcdata\[15\]\" at ADDA.v(271)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1581069040287 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_n_w ADDA.v(271) " "Inferred latch for \"r_n_w\" at ADDA.v(271)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1581069040287 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cs_n ADDA.v(271) " "Inferred latch for \"cs_n\" at ADDA.v(271)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1581069040287 "|ADDA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_rest_n ADDA.v(271) " "Inferred latch for \"o_rest_n\" at ADDA.v(271)" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1581069040287 "|ADDA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:u_uart " "Elaborating entity \"uart\" for hierarchy \"uart:u_uart\"" {  } { { "../rtl/ADDA.v" "u_uart" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040336 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 uart.v(58) " "Verilog HDL assignment warning at uart.v(58): truncated value with size 16 to match size of target (8)" {  } { { "../rtl/uart.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/uart.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1581069040336 "|ADDA|uart:u_uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip ip:u_pll " "Elaborating entity \"ip\" for hierarchy \"ip:u_pll\"" {  } { { "../rtl/ADDA.v" "u_pll" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ip:u_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ip:u_pll\|altpll:altpll_component\"" {  } { { "../rtl/ip.v" "altpll_component" { Text "E:/FPGAProgramm/ADDA/rtl/ip.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ip:u_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"ip:u_pll\|altpll:altpll_component\"" {  } { { "../rtl/ip.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ip.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ip:u_pll\|altpll:altpll_component " "Instantiated megafunction \"ip:u_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 6 " "Parameter \"clk1_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ip " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ip\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040426 ""}  } { { "../rtl/ip.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ip.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1581069040426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_altpll " "Found entity 1: ip_altpll" {  } { { "db/ip_altpll.v" "" { Text "E:/FPGAProgramm/ADDA/par/db/ip_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581069040576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581069040576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_altpll ip:u_pll\|altpll:altpll_component\|ip_altpll:auto_generated " "Elaborating entity \"ip_altpll\" for hierarchy \"ip:u_pll\|altpll:altpll_component\|ip_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/13.1standard/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:u_fifo " "Elaborating entity \"fifo\" for hierarchy \"fifo:u_fifo\"" {  } { { "../rtl/ADDA.v" "u_fifo" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "../rtl/fifo.v" "dcfifo_mixed_widths_component" { Text "E:/FPGAProgramm/ADDA/rtl/fifo.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040707 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "../rtl/fifo.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/fifo.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581069040717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 8 " "Parameter \"lpm_width_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040717 ""}  } { { "../rtl/fifo.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/fifo.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1581069040717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_t7n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_t7n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_t7n1 " "Found entity 1: dcfifo_t7n1" {  } { { "db/dcfifo_t7n1.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/dcfifo_t7n1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581069040817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581069040817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_t7n1 fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated " "Elaborating entity \"dcfifo_t7n1\" for hierarchy \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "d:/altera/13.1standard/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/a_gray2bin_ugb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581069040847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581069040847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_t7n1.tdf" "rdptr_g_gray2bin" { Text "E:/FPGAProgramm/ADDA/par/db/dcfifo_t7n1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_s57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_s57 " "Found entity 1: a_graycounter_s57" {  } { { "db/a_graycounter_s57.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/a_graycounter_s57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581069040947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581069040947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_s57 fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|a_graycounter_s57:rdptr_g1p " "Elaborating entity \"a_graycounter_s57\" for hierarchy \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|a_graycounter_s57:rdptr_g1p\"" {  } { { "db/dcfifo_t7n1.tdf" "rdptr_g1p" { Text "E:/FPGAProgramm/ADDA/par/db/dcfifo_t7n1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069040947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/a_graycounter_pjc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581069041077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581069041077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Elaborating entity \"a_graycounter_pjc\" for hierarchy \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_t7n1.tdf" "wrptr_g1p" { Text "E:/FPGAProgramm/ADDA/par/db/dcfifo_t7n1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069041077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ei31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ei31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ei31 " "Found entity 1: altsyncram_ei31" {  } { { "db/altsyncram_ei31.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/altsyncram_ei31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581069041177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581069041177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ei31 fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram " "Elaborating entity \"altsyncram_ei31\" for hierarchy \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\"" {  } { { "db/dcfifo_t7n1.tdf" "fifo_ram" { Text "E:/FPGAProgramm/ADDA/par/db/dcfifo_t7n1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069041177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581069041197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581069041197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_t7n1.tdf" "rs_brp" { Text "E:/FPGAProgramm/ADDA/par/db/dcfifo_t7n1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069041197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581069041207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581069041207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|dffpipe_gd9:rs_bwp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|dffpipe_gd9:rs_bwp\"" {  } { { "db/dcfifo_t7n1.tdf" "rs_bwp" { Text "E:/FPGAProgramm/ADDA/par/db/dcfifo_t7n1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069041217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_kkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_kkd " "Found entity 1: alt_synch_pipe_kkd" {  } { { "db/alt_synch_pipe_kkd.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/alt_synch_pipe_kkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581069041227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581069041227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_kkd fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_kkd\" for hierarchy \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp\"" {  } { { "db/dcfifo_t7n1.tdf" "rs_dgwp" { Text "E:/FPGAProgramm/ADDA/par/db/dcfifo_t7n1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069041237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jd9 " "Found entity 1: dffpipe_jd9" {  } { { "db/dffpipe_jd9.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/dffpipe_jd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581069041247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581069041247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jd9 fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp\|dffpipe_jd9:dffpipe10 " "Elaborating entity \"dffpipe_jd9\" for hierarchy \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp\|dffpipe_jd9:dffpipe10\"" {  } { { "db/alt_synch_pipe_kkd.tdf" "dffpipe10" { Text "E:/FPGAProgramm/ADDA/par/db/alt_synch_pipe_kkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069041247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_lkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_lkd " "Found entity 1: alt_synch_pipe_lkd" {  } { { "db/alt_synch_pipe_lkd.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/alt_synch_pipe_lkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581069041277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581069041277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_lkd fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_lkd\" for hierarchy \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp\"" {  } { { "db/dcfifo_t7n1.tdf" "ws_dgrp" { Text "E:/FPGAProgramm/ADDA/par/db/dcfifo_t7n1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069041277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kd9 " "Found entity 1: dffpipe_kd9" {  } { { "db/dffpipe_kd9.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/dffpipe_kd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581069041287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581069041287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kd9 fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp\|dffpipe_kd9:dffpipe13 " "Elaborating entity \"dffpipe_kd9\" for hierarchy \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp\|dffpipe_kd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_lkd.tdf" "dffpipe13" { Text "E:/FPGAProgramm/ADDA/par/db/alt_synch_pipe_lkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069041287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/cmpr_f66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581069041387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581069041387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_t7n1.tdf" "rdempty_eq_comp" { Text "E:/FPGAProgramm/ADDA/par/db/dcfifo_t7n1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069041387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n76 " "Found entity 1: cmpr_n76" {  } { { "db/cmpr_n76.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/cmpr_n76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581069041477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581069041477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n76 fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|cmpr_n76:rdfull_eq_comp " "Elaborating entity \"cmpr_n76\" for hierarchy \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|cmpr_n76:rdfull_eq_comp\"" {  } { { "db/dcfifo_t7n1.tdf" "rdfull_eq_comp" { Text "E:/FPGAProgramm/ADDA/par/db/dcfifo_t7n1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069041477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_54e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_54e " "Found entity 1: cntr_54e" {  } { { "db/cntr_54e.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/cntr_54e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581069041577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581069041577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_54e fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|cntr_54e:cntr_b " "Elaborating entity \"cntr_54e\" for hierarchy \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|cntr_54e:cntr_b\"" {  } { { "db/dcfifo_t7n1.tdf" "cntr_b" { Text "E:/FPGAProgramm/ADDA/par/db/dcfifo_t7n1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069041577 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1581069042516 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "i_fifo\[7\] fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[7\] " "Converted the fan-out from the tri-state buffer \"i_fifo\[7\]\" to the node \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[7\]\" into an OR gate" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 65 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1581069042544 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "i_fifo\[15\] fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[7\] " "Converted the fan-out from the tri-state buffer \"i_fifo\[15\]\" to the node \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[7\]\" into an OR gate" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 65 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1581069042544 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "i_fifo\[5\] fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[5\] " "Converted the fan-out from the tri-state buffer \"i_fifo\[5\]\" to the node \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[5\]\" into an OR gate" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 65 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1581069042544 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "i_fifo\[13\] fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[5\] " "Converted the fan-out from the tri-state buffer \"i_fifo\[13\]\" to the node \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[5\]\" into an OR gate" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 65 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1581069042544 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "i_fifo\[4\] fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[4\] " "Converted the fan-out from the tri-state buffer \"i_fifo\[4\]\" to the node \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[4\]\" into an OR gate" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 65 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1581069042544 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "i_fifo\[12\] fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[4\] " "Converted the fan-out from the tri-state buffer \"i_fifo\[12\]\" to the node \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[4\]\" into an OR gate" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 65 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1581069042544 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "i_fifo\[3\] fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[3\] " "Converted the fan-out from the tri-state buffer \"i_fifo\[3\]\" to the node \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[3\]\" into an OR gate" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 65 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1581069042544 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "i_fifo\[11\] fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[3\] " "Converted the fan-out from the tri-state buffer \"i_fifo\[11\]\" to the node \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[3\]\" into an OR gate" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 65 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1581069042544 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "i_fifo\[6\] fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[6\] " "Converted the fan-out from the tri-state buffer \"i_fifo\[6\]\" to the node \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[6\]\" into an OR gate" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 65 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1581069042544 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "i_fifo\[14\] fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[6\] " "Converted the fan-out from the tri-state buffer \"i_fifo\[14\]\" to the node \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[6\]\" into an OR gate" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 65 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1581069042544 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "i_fifo\[0\] fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[0\] " "Converted the fan-out from the tri-state buffer \"i_fifo\[0\]\" to the node \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[0\]\" into an OR gate" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 65 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1581069042544 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "i_fifo\[8\] fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[0\] " "Converted the fan-out from the tri-state buffer \"i_fifo\[8\]\" to the node \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[0\]\" into an OR gate" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 65 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1581069042544 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "i_fifo\[1\] fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[1\] " "Converted the fan-out from the tri-state buffer \"i_fifo\[1\]\" to the node \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[1\]\" into an OR gate" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 65 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1581069042544 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "i_fifo\[9\] fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[1\] " "Converted the fan-out from the tri-state buffer \"i_fifo\[9\]\" to the node \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[1\]\" into an OR gate" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 65 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1581069042544 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "i_fifo\[2\] fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[2\] " "Converted the fan-out from the tri-state buffer \"i_fifo\[2\]\" to the node \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[2\]\" into an OR gate" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 65 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1581069042544 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "i_fifo\[10\] fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[2\] " "Converted the fan-out from the tri-state buffer \"i_fifo\[10\]\" to the node \"fifo:u_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_t7n1:auto_generated\|altsyncram_ei31:fifo_ram\|q_b\[2\]\" into an OR gate" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 65 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1581069042544 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1581069042544 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "adcdata\[1\]_445 adcdata\[0\]_430 " "Duplicate LATCH primitive \"adcdata\[1\]_445\" merged with LATCH primitive \"adcdata\[0\]_430\"" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 271 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069042548 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "adcdata\[3\]_475 adcdata\[0\]_430 " "Duplicate LATCH primitive \"adcdata\[3\]_475\" merged with LATCH primitive \"adcdata\[0\]_430\"" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 271 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069042548 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "adcdata\[5\]_505 adcdata\[0\]_430 " "Duplicate LATCH primitive \"adcdata\[5\]_505\" merged with LATCH primitive \"adcdata\[0\]_430\"" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 271 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581069042548 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1581069042548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r_n_w\$latch " "Latch r_n_w\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_sta.WAIT_DRDY " "Ports D and ENA on the latch are fed by the same signal current_sta.WAIT_DRDY" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1581069042552 ""}  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 271 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1581069042552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "o_rest_n\$latch " "Latch o_rest_n\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_sta.WRESET1 " "Ports D and ENA on the latch are fed by the same signal current_sta.WRESET1" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1581069042552 ""}  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 271 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1581069042552 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/uart.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/uart.v" 14 -1 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/a_graycounter_pjc.tdf" 32 2 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/a_graycounter_pjc.tdf" 44 2 0 } } { "db/a_graycounter_s57.tdf" "" { Text "E:/FPGAProgramm/ADDA/par/db/a_graycounter_s57.tdf" 37 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1581069042552 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1581069042552 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uart:u_uart\|tx_data High " "Register uart:u_uart\|tx_data will power up to High" {  } { { "../rtl/uart.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/uart.v" 14 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1581069042784 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1581069042784 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1581069042922 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1581069043284 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGAProgramm/ADDA/par/output_files/ADDA.map.smsg " "Generated suppressed messages file E:/FPGAProgramm/ADDA/par/output_files/ADDA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1581069043444 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1581069043753 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581069043753 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "348 " "Implemented 348 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1581069044001 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1581069044001 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1581069044001 ""} { "Info" "ICUT_CUT_TM_LCELLS" "315 " "Implemented 315 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1581069044001 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1581069044001 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1581069044001 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1581069044001 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1581069044109 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 07 17:50:44 2020 " "Processing ended: Fri Feb 07 17:50:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1581069044109 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1581069044109 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1581069044109 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1581069044109 ""}
