INFO: [VRFC 10-163] Analyzing VHDL file "/home/Vedi/Desktop/TEST-ece524Lab2-part5/sim/fifo_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_tb'
