//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-28540450
// Cuda compilation tools, release 11.0, V11.0.194
// Based on LLVM 3.4svn
//

.version 7.0
.target sm_50
.address_size 64

	// .globl	__miss__radiance_ambient_and_vol
.const .align 8 .b8 params[288];

.visible .entry __miss__radiance_ambient_and_vol(

)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<76>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<9>;


	// inline asm
	call (%r5), _optix_get_payload_0, ();
	// inline asm
	// inline asm
	call (%r6), _optix_get_payload_1, ();
	// inline asm
	cvt.u64.u32	%rd3, %r5;
	cvt.u64.u32	%rd4, %r6;
	bfi.b64 	%rd1, %rd3, %rd4, 32, 32;
	add.s64 	%rd2, %rd1, 12;
	ld.u32 	%r1, [%rd1+12];
	and.b32  	%r7, %r1, 4096;
	setp.eq.s32	%p1, %r7, 0;
	@%p1 bra 	BB0_4;

	ld.u32 	%r8, [%rd1+28];
	mad.lo.s32 	%r9, %r8, 1664525, 1013904223;
	and.b32  	%r10, %r9, 16777215;
	cvt.rn.f32.u32	%f15, %r10;
	mov.f32 	%f16, 0f4B800000;
	div.approx.ftz.f32 	%f17, %f15, %f16;
	mad.lo.s32 	%r11, %r9, 1664525, 1013904223;
	st.u32 	[%rd1+28], %r11;
	and.b32  	%r12, %r11, 16777215;
	cvt.rn.f32.u32	%f18, %r12;
	div.approx.ftz.f32 	%f1, %f18, %f16;
	fma.rn.ftz.f32 	%f19, %f17, 0fC0000000, 0f3F800000;
	st.f32 	[%rd2+124], %f19;
	mul.ftz.f32 	%f20, %f19, %f19;
	mov.f32 	%f21, 0f3F800000;
	sub.ftz.f32 	%f2, %f21, %f20;
	mov.f32 	%f72, 0f00000000;
	setp.leu.ftz.f32	%p2, %f2, 0f00000000;
	@%p2 bra 	BB0_3;

	sqrt.approx.ftz.f32 	%f72, %f2;

BB0_3:
	add.ftz.f32 	%f22, %f1, %f1;
	mul.ftz.f32 	%f23, %f22, 0f40490FDB;
	cos.approx.ftz.f32 	%f24, %f23;
	sin.approx.ftz.f32 	%f25, %f23;
	mul.ftz.f32 	%f26, %f72, %f25;
	mul.ftz.f32 	%f27, %f72, %f24;
	st.v2.f32 	[%rd1+128], {%f27, %f26};
	ld.f32 	%f28, [%rd1+80];
	ld.f32 	%f29, [%rd1+92];
	ld.f32 	%f30, [%rd1+84];
	ld.f32 	%f31, [%rd1+88];
	ld.f32 	%f32, [%rd1];
	fma.rn.ftz.f32 	%f75, %f29, %f28, %f32;
	st.f32 	[%rd1], %f75;
	ld.f32 	%f33, [%rd1+4];
	fma.rn.ftz.f32 	%f74, %f29, %f30, %f33;
	st.f32 	[%rd1+4], %f74;
	ld.f32 	%f34, [%rd1+8];
	fma.rn.ftz.f32 	%f73, %f29, %f31, %f34;
	st.f32 	[%rd1+8], %f73;
	or.b32  	%r16, %r1, 514;
	st.u32 	[%rd2], %r16;
	ld.v4.f32 	{%f35, %f36, %f37, %f38}, [%rd1+80];
	st.v4.f32 	[%rd1+48], {%f35, %f36, %f37, %f21};
	bra.uni 	BB0_5;

BB0_4:
	ld.f32 	%f43, [%rd1+128];
	ld.f32 	%f44, [%rd1+132];
	ld.f32 	%f45, [%rd2+124];
	ld.f32 	%f46, [%rd1+96];
	fma.rn.ftz.f32 	%f47, %f43, 0f5A0E1BCA, %f46;
	st.f32 	[%rd1+96], %f47;
	ld.f32 	%f48, [%rd1+100];
	fma.rn.ftz.f32 	%f49, %f44, 0f5A0E1BCA, %f48;
	st.f32 	[%rd1+100], %f49;
	ld.f32 	%f50, [%rd1+104];
	fma.rn.ftz.f32 	%f51, %f45, 0f5A0E1BCA, %f50;
	st.f32 	[%rd1+104], %f51;
	ld.u32 	%r13, [%rd1+44];
	setp.eq.s32	%p3, %r13, 0;
	mov.u64 	%rd5, params;
	add.s64 	%rd6, %rd5, 232;
	add.s64 	%rd7, %rd5, 268;
	selp.b64	%rd8, %rd7, %rd6, %p3;
	ld.v4.f32 	{%f52, %f53, %f54, %f55}, [%rd1];
	ld.const.f32 	%f59, [%rd8];
	add.ftz.f32 	%f75, %f59, %f52;
	st.f32 	[%rd1], %f75;
	ld.const.f32 	%f60, [%rd8+4];
	add.ftz.f32 	%f74, %f60, %f53;
	st.f32 	[%rd1+4], %f74;
	ld.const.f32 	%f61, [%rd8+8];
	add.ftz.f32 	%f73, %f61, %f54;
	or.b32  	%r16, %r1, -2147483648;
	mov.b32 	 %r14, %f73;
	st.v2.u32 	[%rd1+8], {%r14, %r16};

BB0_5:
	and.b32  	%r15, %r16, 16777216;
	setp.eq.s32	%p4, %r15, 0;
	@%p4 bra 	BB0_7;

	ld.v4.f32 	{%f62, %f63, %f64, %f65}, [%rd1+16];
	mul.ftz.f32 	%f69, %f74, %f63;
	mul.ftz.f32 	%f70, %f75, %f62;
	st.v2.f32 	[%rd1+16], {%f70, %f69};
	mul.ftz.f32 	%f71, %f73, %f64;
	st.f32 	[%rd1+24], %f71;

BB0_7:
	ret;
}


