{
  "module_name": "ingenic,jz4780-cgu.h",
  "hash_id": "557a7c586cce476f43c73c50b2735e034808561abf33c49b3315a563945c6e16",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/ingenic,jz4780-cgu.h",
  "human_readable_source": " \n \n\n#ifndef __DT_BINDINGS_CLOCK_JZ4780_CGU_H__\n#define __DT_BINDINGS_CLOCK_JZ4780_CGU_H__\n\n#define JZ4780_CLK_EXCLK\t\t0\n#define JZ4780_CLK_RTCLK\t\t1\n#define JZ4780_CLK_APLL\t\t\t2\n#define JZ4780_CLK_MPLL\t\t\t3\n#define JZ4780_CLK_EPLL\t\t\t4\n#define JZ4780_CLK_VPLL\t\t\t5\n#define JZ4780_CLK_OTGPHY\t\t6\n#define JZ4780_CLK_SCLKA\t\t7\n#define JZ4780_CLK_CPUMUX\t\t8\n#define JZ4780_CLK_CPU\t\t\t9\n#define JZ4780_CLK_L2CACHE\t\t10\n#define JZ4780_CLK_AHB0\t\t\t11\n#define JZ4780_CLK_AHB2PMUX\t\t12\n#define JZ4780_CLK_AHB2\t\t\t13\n#define JZ4780_CLK_PCLK\t\t\t14\n#define JZ4780_CLK_DDR\t\t\t15\n#define JZ4780_CLK_VPU\t\t\t16\n#define JZ4780_CLK_I2SPLL\t\t17\n#define JZ4780_CLK_I2S\t\t\t18\n#define JZ4780_CLK_LCD0PIXCLK\t19\n#define JZ4780_CLK_LCD1PIXCLK\t20\n#define JZ4780_CLK_MSCMUX\t\t21\n#define JZ4780_CLK_MSC0\t\t\t22\n#define JZ4780_CLK_MSC1\t\t\t23\n#define JZ4780_CLK_MSC2\t\t\t24\n#define JZ4780_CLK_UHC\t\t\t25\n#define JZ4780_CLK_SSIPLL\t\t26\n#define JZ4780_CLK_SSI\t\t\t27\n#define JZ4780_CLK_CIMMCLK\t\t28\n#define JZ4780_CLK_PCMPLL\t\t29\n#define JZ4780_CLK_PCM\t\t\t30\n#define JZ4780_CLK_GPU\t\t\t31\n#define JZ4780_CLK_HDMI\t\t\t32\n#define JZ4780_CLK_BCH\t\t\t33\n#define JZ4780_CLK_NEMC\t\t\t34\n#define JZ4780_CLK_OTG0\t\t\t35\n#define JZ4780_CLK_SSI0\t\t\t36\n#define JZ4780_CLK_SMB0\t\t\t37\n#define JZ4780_CLK_SMB1\t\t\t38\n#define JZ4780_CLK_SCC\t\t\t39\n#define JZ4780_CLK_AIC\t\t\t40\n#define JZ4780_CLK_TSSI0\t\t41\n#define JZ4780_CLK_OWI\t\t\t42\n#define JZ4780_CLK_KBC\t\t\t43\n#define JZ4780_CLK_SADC\t\t\t44\n#define JZ4780_CLK_UART0\t\t45\n#define JZ4780_CLK_UART1\t\t46\n#define JZ4780_CLK_UART2\t\t47\n#define JZ4780_CLK_UART3\t\t48\n#define JZ4780_CLK_SSI1\t\t\t49\n#define JZ4780_CLK_SSI2\t\t\t50\n#define JZ4780_CLK_PDMA\t\t\t51\n#define JZ4780_CLK_GPS\t\t\t52\n#define JZ4780_CLK_MAC\t\t\t53\n#define JZ4780_CLK_SMB2\t\t\t54\n#define JZ4780_CLK_CIM\t\t\t55\n#define JZ4780_CLK_LCD\t\t\t56\n#define JZ4780_CLK_TVE\t\t\t57\n#define JZ4780_CLK_IPU\t\t\t58\n#define JZ4780_CLK_DDR0\t\t\t59\n#define JZ4780_CLK_DDR1\t\t\t60\n#define JZ4780_CLK_SMB3\t\t\t61\n#define JZ4780_CLK_TSSI1\t\t62\n#define JZ4780_CLK_COMPRESS\t\t63\n#define JZ4780_CLK_AIC1\t\t\t64\n#define JZ4780_CLK_GPVLC\t\t65\n#define JZ4780_CLK_OTG1\t\t\t66\n#define JZ4780_CLK_UART4\t\t67\n#define JZ4780_CLK_AHBMON\t\t68\n#define JZ4780_CLK_SMB4\t\t\t69\n#define JZ4780_CLK_DES\t\t\t70\n#define JZ4780_CLK_X2D\t\t\t71\n#define JZ4780_CLK_CORE1\t\t72\n#define JZ4780_CLK_EXCLK_DIV512\t73\n#define JZ4780_CLK_RTC\t\t\t74\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}