Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Wed Dec 11 11:48:20 2024
| Host         : DESKTOP-S1G3DAF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Snake_Game_timing_summary_routed.rpt -pb Snake_Game_timing_summary_routed.pb -rpx Snake_Game_timing_summary_routed.rpx -warn_on_violation
| Design       : Snake_Game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    20          
TIMING-18  Warning           Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (40)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (5)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (40)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: VGA_D/counter_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: VGA_D/counter_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.572        0.000                      0                 3822        0.037        0.000                      0                 3822        4.500        0.000                       0                  1367  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.572        0.000                      0                 3822        0.037        0.000                      0                 3822        4.500        0.000                       0                  1367  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 VGA_D/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.268ns  (logic 2.348ns (25.333%)  route 6.920ns (74.667%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        1.564     5.085    VGA_D/CLK_IBUF_BUFG
    SLICE_X15Y14         FDCE                                         r  VGA_D/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  VGA_D/h_count_reg_reg[5]/Q
                         net (fo=418, routed)         2.361     7.902    VGA_PD/rgb_reg_reg[11]_i_190[1]
    SLICE_X48Y1          LUT4 (Prop_lut4_I1_O)        0.124     8.026 r  VGA_PD/rgb_reg[11]_i_3187/O
                         net (fo=1, routed)           0.000     8.026    VGA_D/rgb_reg_reg[11]_i_478_0[0]
    SLICE_X48Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.424 r  VGA_D/rgb_reg_reg[11]_i_1400/CO[3]
                         net (fo=1, routed)           0.000     8.424    VGA_D/rgb_reg_reg[11]_i_1400_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.695 f  VGA_D/rgb_reg_reg[11]_i_478/CO[0]
                         net (fo=2, routed)           1.093     9.788    VGA_D/VGA_PD/drawBody3433_in
    SLICE_X45Y6          LUT4 (Prop_lut4_I1_O)        0.401    10.189 f  VGA_D/rgb_reg[11]_i_607/O
                         net (fo=1, routed)           0.736    10.925    VGA_D/rgb_reg[11]_i_607_n_0
    SLICE_X44Y8          LUT6 (Prop_lut6_I0_O)        0.326    11.251 r  VGA_D/rgb_reg[11]_i_181/O
                         net (fo=1, routed)           0.947    12.198    VGA_D/rgb_reg[11]_i_181_n_0
    SLICE_X43Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.322 r  VGA_D/rgb_reg[11]_i_38/O
                         net (fo=1, routed)           0.805    13.127    VGA_D/rgb_reg[11]_i_38_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124    13.251 r  VGA_D/rgb_reg[11]_i_7/O
                         net (fo=2, routed)           0.636    13.887    VGA_D/rgb_reg[11]_i_7_n_0
    SLICE_X29Y15         LUT6 (Prop_lut6_I4_O)        0.124    14.011 r  VGA_D/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.343    14.354    rgb_wire[11]
    SLICE_X28Y15         FDRE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        1.441    14.782    CLK_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X28Y15         FDRE (Setup_fdre_C_D)       -0.081    14.926    rgb_reg_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -14.354    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 VGA_D/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.130ns  (logic 2.348ns (25.716%)  route 6.782ns (74.284%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        1.564     5.085    VGA_D/CLK_IBUF_BUFG
    SLICE_X15Y14         FDCE                                         r  VGA_D/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  VGA_D/h_count_reg_reg[5]/Q
                         net (fo=418, routed)         2.361     7.902    VGA_PD/rgb_reg_reg[11]_i_190[1]
    SLICE_X48Y1          LUT4 (Prop_lut4_I1_O)        0.124     8.026 r  VGA_PD/rgb_reg[11]_i_3187/O
                         net (fo=1, routed)           0.000     8.026    VGA_D/rgb_reg_reg[11]_i_478_0[0]
    SLICE_X48Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.424 r  VGA_D/rgb_reg_reg[11]_i_1400/CO[3]
                         net (fo=1, routed)           0.000     8.424    VGA_D/rgb_reg_reg[11]_i_1400_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.695 f  VGA_D/rgb_reg_reg[11]_i_478/CO[0]
                         net (fo=2, routed)           1.093     9.788    VGA_D/VGA_PD/drawBody3433_in
    SLICE_X45Y6          LUT4 (Prop_lut4_I1_O)        0.401    10.189 f  VGA_D/rgb_reg[11]_i_607/O
                         net (fo=1, routed)           0.736    10.925    VGA_D/rgb_reg[11]_i_607_n_0
    SLICE_X44Y8          LUT6 (Prop_lut6_I0_O)        0.326    11.251 r  VGA_D/rgb_reg[11]_i_181/O
                         net (fo=1, routed)           0.947    12.198    VGA_D/rgb_reg[11]_i_181_n_0
    SLICE_X43Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.322 r  VGA_D/rgb_reg[11]_i_38/O
                         net (fo=1, routed)           0.805    13.127    VGA_D/rgb_reg[11]_i_38_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124    13.251 r  VGA_D/rgb_reg[11]_i_7/O
                         net (fo=2, routed)           0.636    13.887    VGA_D/rgb_reg[11]_i_7_n_0
    SLICE_X29Y15         LUT6 (Prop_lut6_I4_O)        0.124    14.011 r  VGA_D/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.205    14.216    rgb_wire[11]
    SLICE_X28Y15         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        1.441    14.782    CLK_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X28Y15         FDRE (Setup_fdre_C_D)       -0.058    14.949    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -14.216    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 VGA_D/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.926ns  (logic 2.348ns (26.306%)  route 6.578ns (73.694%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        1.564     5.085    VGA_D/CLK_IBUF_BUFG
    SLICE_X15Y14         FDCE                                         r  VGA_D/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  VGA_D/h_count_reg_reg[5]/Q
                         net (fo=418, routed)         2.361     7.902    VGA_PD/rgb_reg_reg[11]_i_190[1]
    SLICE_X48Y1          LUT4 (Prop_lut4_I1_O)        0.124     8.026 r  VGA_PD/rgb_reg[11]_i_3187/O
                         net (fo=1, routed)           0.000     8.026    VGA_D/rgb_reg_reg[11]_i_478_0[0]
    SLICE_X48Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.424 r  VGA_D/rgb_reg_reg[11]_i_1400/CO[3]
                         net (fo=1, routed)           0.000     8.424    VGA_D/rgb_reg_reg[11]_i_1400_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.695 f  VGA_D/rgb_reg_reg[11]_i_478/CO[0]
                         net (fo=2, routed)           1.093     9.788    VGA_D/VGA_PD/drawBody3433_in
    SLICE_X45Y6          LUT4 (Prop_lut4_I1_O)        0.401    10.189 f  VGA_D/rgb_reg[11]_i_607/O
                         net (fo=1, routed)           0.736    10.925    VGA_D/rgb_reg[11]_i_607_n_0
    SLICE_X44Y8          LUT6 (Prop_lut6_I0_O)        0.326    11.251 r  VGA_D/rgb_reg[11]_i_181/O
                         net (fo=1, routed)           0.947    12.198    VGA_D/rgb_reg[11]_i_181_n_0
    SLICE_X43Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.322 r  VGA_D/rgb_reg[11]_i_38/O
                         net (fo=1, routed)           0.805    13.127    VGA_D/rgb_reg[11]_i_38_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124    13.251 r  VGA_D/rgb_reg[11]_i_7/O
                         net (fo=2, routed)           0.636    13.887    VGA_D/rgb_reg[11]_i_7_n_0
    SLICE_X29Y15         LUT6 (Prop_lut6_I4_O)        0.124    14.011 r  VGA_D/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.000    14.011    rgb_wire[11]
    SLICE_X29Y15         FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        1.441    14.782    CLK_IBUF_BUFG
    SLICE_X29Y15         FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X29Y15         FDRE (Setup_fdre_C_D)        0.032    15.039    rgb_reg_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -14.011    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 VGA_D/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.792ns  (logic 1.970ns (22.406%)  route 6.822ns (77.594%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        1.565     5.086    VGA_D/CLK_IBUF_BUFG
    SLICE_X28Y8          FDCE                                         r  VGA_D/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y8          FDCE (Prop_fdce_C_Q)         0.456     5.542 r  VGA_D/v_count_reg_reg[0]/Q
                         net (fo=418, routed)         2.348     7.890    VGA_D/y[0]
    SLICE_X5Y35          LUT2 (Prop_lut2_I0_O)        0.124     8.014 r  VGA_D/rgb_reg[11]_i_3329/O
                         net (fo=1, routed)           0.000     8.014    VGA_D/rgb_reg[11]_i_3329_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.546 r  VGA_D/rgb_reg_reg[11]_i_1451/CO[3]
                         net (fo=1, routed)           0.000     8.546    VGA_D/rgb_reg_reg[11]_i_1451_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.703 f  VGA_D/rgb_reg_reg[11]_i_496/CO[1]
                         net (fo=1, routed)           1.287     9.991    VGA_D/VGA_PD/drawBody1138_in
    SLICE_X6Y26          LUT6 (Prop_lut6_I4_O)        0.329    10.320 f  VGA_D/rgb_reg[11]_i_148/O
                         net (fo=1, routed)           1.364    11.684    VGA_PD/rgb_reg[11]_i_6_3
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    11.808 f  VGA_PD/rgb_reg[11]_i_29/O
                         net (fo=1, routed)           0.944    12.752    VGA_D/rgb_reg_reg[11]_2
    SLICE_X29Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.876 f  VGA_D/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.878    13.754    VGA_D/rgb_reg[11]_i_6_n_0
    SLICE_X15Y13         LUT6 (Prop_lut6_I3_O)        0.124    13.878 r  VGA_D/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    13.878    rgb_wire[3]
    SLICE_X15Y13         FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        1.445    14.786    CLK_IBUF_BUFG
    SLICE_X15Y13         FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X15Y13         FDRE (Setup_fdre_C_D)        0.029    15.040    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -13.878    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 VGA_PD/head_h_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_PD/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 1.733ns (19.872%)  route 6.988ns (80.128%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        1.636     5.157    VGA_PD/CLK
    SLICE_X7Y2           FDRE                                         r  VGA_PD/head_h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  VGA_PD/head_h_pos_reg[5]/Q
                         net (fo=114, routed)         2.402     8.015    VGA_PD/head_h_pos[1]
    SLICE_X10Y29         LUT4 (Prop_lut4_I1_O)        0.124     8.139 r  VGA_PD/FSM_onehot_state[2]_i_562/O
                         net (fo=1, routed)           0.000     8.139    VGA_PD/FSM_onehot_state[2]_i_562_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.672 f  VGA_PD/FSM_onehot_state_reg[2]_i_238/CO[3]
                         net (fo=1, routed)           1.346    10.018    VGA_PD/state339_out
    SLICE_X6Y22          LUT6 (Prop_lut6_I1_O)        0.124    10.142 f  VGA_PD/FSM_onehot_state[2]_i_74/O
                         net (fo=1, routed)           1.015    11.157    VGA_PD/FSM_onehot_state[2]_i_74_n_0
    SLICE_X15Y18         LUT6 (Prop_lut6_I2_O)        0.124    11.281 f  VGA_PD/FSM_onehot_state[2]_i_15/O
                         net (fo=2, routed)           1.069    12.350    VGA_PD/FSM_onehot_state[2]_i_15_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.474 f  VGA_PD/FSM_onehot_state[0]_i_4/O
                         net (fo=1, routed)           0.723    13.197    VGA_PD/FSM_onehot_state[0]_i_4_n_0
    SLICE_X15Y10         LUT6 (Prop_lut6_I4_O)        0.124    13.321 f  VGA_PD/FSM_onehot_state[0]_i_2/O
                         net (fo=1, routed)           0.433    13.754    VGA_PD/FSM_onehot_state[0]_i_2_n_0
    SLICE_X15Y10         LUT2 (Prop_lut2_I0_O)        0.124    13.878 r  VGA_PD/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000    13.878    VGA_PD/FSM_onehot_state[0]_i_1_n_0
    SLICE_X15Y10         FDSE                                         r  VGA_PD/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        1.448    14.789    VGA_PD/CLK
    SLICE_X15Y10         FDSE                                         r  VGA_PD/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X15Y10         FDSE (Setup_fdse_C_D)        0.029    15.043    VGA_PD/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -13.878    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 VGA_PD/head_h_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_PD/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.550ns  (logic 1.750ns (20.467%)  route 6.800ns (79.533%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        1.636     5.157    VGA_PD/CLK
    SLICE_X7Y2           FDRE                                         r  VGA_PD/head_h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  VGA_PD/head_h_pos_reg[5]/Q
                         net (fo=114, routed)         2.517     8.130    VGA_PD/head_h_pos[1]
    SLICE_X15Y28         LUT4 (Prop_lut4_I1_O)        0.124     8.254 r  VGA_PD/FSM_onehot_state[2]_i_909/O
                         net (fo=1, routed)           0.000     8.254    VGA_PD/FSM_onehot_state[2]_i_909_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.804 f  VGA_PD/FSM_onehot_state_reg[2]_i_607/CO[3]
                         net (fo=1, routed)           0.955     9.759    VGA_PD/state389_out
    SLICE_X15Y21         LUT6 (Prop_lut6_I4_O)        0.124     9.883 f  VGA_PD/FSM_onehot_state[2]_i_259/O
                         net (fo=2, routed)           1.188    11.072    VGA_PD/FSM_onehot_state[2]_i_259_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I0_O)        0.124    11.196 f  VGA_PD/FSM_onehot_state[2]_i_81/O
                         net (fo=1, routed)           0.875    12.071    VGA_PD/FSM_onehot_state[2]_i_81_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.195 f  VGA_PD/FSM_onehot_state[2]_i_16/O
                         net (fo=1, routed)           0.823    13.017    VGA_PD/FSM_onehot_state[2]_i_16_n_0
    SLICE_X28Y11         LUT6 (Prop_lut6_I5_O)        0.124    13.141 f  VGA_PD/FSM_onehot_state[2]_i_3/O
                         net (fo=2, routed)           0.442    13.583    VGA_PD/FSM_onehot_state[2]_i_3_n_0
    SLICE_X28Y10         LUT6 (Prop_lut6_I4_O)        0.124    13.707 r  VGA_PD/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000    13.707    VGA_PD/FSM_onehot_state[1]_i_1_n_0
    SLICE_X28Y10         FDRE                                         r  VGA_PD/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        1.445    14.786    VGA_PD/CLK
    SLICE_X28Y10         FDRE                                         r  VGA_PD/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X28Y10         FDRE (Setup_fdre_C_D)        0.031    15.042    VGA_PD/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.460ns  (required time - arrival time)
  Source:                 VGA_PD/head_h_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_PD/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.423ns  (logic 1.750ns (20.777%)  route 6.673ns (79.223%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        1.636     5.157    VGA_PD/CLK
    SLICE_X7Y2           FDRE                                         r  VGA_PD/head_h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  VGA_PD/head_h_pos_reg[5]/Q
                         net (fo=114, routed)         2.517     8.130    VGA_PD/head_h_pos[1]
    SLICE_X15Y28         LUT4 (Prop_lut4_I1_O)        0.124     8.254 r  VGA_PD/FSM_onehot_state[2]_i_909/O
                         net (fo=1, routed)           0.000     8.254    VGA_PD/FSM_onehot_state[2]_i_909_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.804 r  VGA_PD/FSM_onehot_state_reg[2]_i_607/CO[3]
                         net (fo=1, routed)           0.955     9.759    VGA_PD/state389_out
    SLICE_X15Y21         LUT6 (Prop_lut6_I4_O)        0.124     9.883 r  VGA_PD/FSM_onehot_state[2]_i_259/O
                         net (fo=2, routed)           1.188    11.072    VGA_PD/FSM_onehot_state[2]_i_259_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I0_O)        0.124    11.196 r  VGA_PD/FSM_onehot_state[2]_i_81/O
                         net (fo=1, routed)           0.875    12.071    VGA_PD/FSM_onehot_state[2]_i_81_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I3_O)        0.124    12.195 r  VGA_PD/FSM_onehot_state[2]_i_16/O
                         net (fo=1, routed)           0.823    13.017    VGA_PD/FSM_onehot_state[2]_i_16_n_0
    SLICE_X28Y11         LUT6 (Prop_lut6_I5_O)        0.124    13.141 r  VGA_PD/FSM_onehot_state[2]_i_3/O
                         net (fo=2, routed)           0.315    13.456    VGA_PD/FSM_onehot_state[2]_i_3_n_0
    SLICE_X28Y10         LUT6 (Prop_lut6_I3_O)        0.124    13.580 r  VGA_PD/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000    13.580    VGA_PD/FSM_onehot_state[2]_i_1_n_0
    SLICE_X28Y10         FDRE                                         r  VGA_PD/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        1.445    14.786    VGA_PD/CLK
    SLICE_X28Y10         FDRE                                         r  VGA_PD/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X28Y10         FDRE (Setup_fdre_C_D)        0.029    15.040    VGA_PD/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -13.580    
  -------------------------------------------------------------------
                         slack                                  1.460    

Slack (MET) :             2.258ns  (required time - arrival time)
  Source:                 VGA_PD/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_PD/body_v_pos_reg[99][5]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.378ns  (logic 0.580ns (7.861%)  route 6.798ns (92.139%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        1.564     5.085    VGA_PD/CLK
    SLICE_X28Y10         FDRE                                         r  VGA_PD/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  VGA_PD/FSM_onehot_state_reg[1]/Q
                         net (fo=33, routed)          1.412     6.953    VGA_PD/FSM_onehot_state_reg_n_0_[1]
    SLICE_X2Y9           LUT3 (Prop_lut3_I2_O)        0.124     7.077 r  VGA_PD/body_v_pos[77][9]_i_1/O
                         net (fo=1204, routed)        5.387    12.464    VGA_PD/body_v_pos[77][9]_i_1_n_0
    SLICE_X43Y27         FDSE                                         r  VGA_PD/body_v_pos_reg[99][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        1.433    14.774    VGA_PD/CLK
    SLICE_X43Y27         FDSE                                         r  VGA_PD/body_v_pos_reg[99][5]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X43Y27         FDSE (Setup_fdse_C_CE)      -0.205    14.722    VGA_PD/body_v_pos_reg[99][5]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                         -12.464    
  -------------------------------------------------------------------
                         slack                                  2.258    

Slack (MET) :             2.258ns  (required time - arrival time)
  Source:                 VGA_PD/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_PD/body_v_pos_reg[99][6]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.378ns  (logic 0.580ns (7.861%)  route 6.798ns (92.139%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        1.564     5.085    VGA_PD/CLK
    SLICE_X28Y10         FDRE                                         r  VGA_PD/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  VGA_PD/FSM_onehot_state_reg[1]/Q
                         net (fo=33, routed)          1.412     6.953    VGA_PD/FSM_onehot_state_reg_n_0_[1]
    SLICE_X2Y9           LUT3 (Prop_lut3_I2_O)        0.124     7.077 r  VGA_PD/body_v_pos[77][9]_i_1/O
                         net (fo=1204, routed)        5.387    12.464    VGA_PD/body_v_pos[77][9]_i_1_n_0
    SLICE_X43Y27         FDSE                                         r  VGA_PD/body_v_pos_reg[99][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        1.433    14.774    VGA_PD/CLK
    SLICE_X43Y27         FDSE                                         r  VGA_PD/body_v_pos_reg[99][6]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X43Y27         FDSE (Setup_fdse_C_CE)      -0.205    14.722    VGA_PD/body_v_pos_reg[99][6]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                         -12.464    
  -------------------------------------------------------------------
                         slack                                  2.258    

Slack (MET) :             2.258ns  (required time - arrival time)
  Source:                 VGA_PD/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_PD/body_v_pos_reg[99][7]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.378ns  (logic 0.580ns (7.861%)  route 6.798ns (92.139%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        1.564     5.085    VGA_PD/CLK
    SLICE_X28Y10         FDRE                                         r  VGA_PD/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  VGA_PD/FSM_onehot_state_reg[1]/Q
                         net (fo=33, routed)          1.412     6.953    VGA_PD/FSM_onehot_state_reg_n_0_[1]
    SLICE_X2Y9           LUT3 (Prop_lut3_I2_O)        0.124     7.077 r  VGA_PD/body_v_pos[77][9]_i_1/O
                         net (fo=1204, routed)        5.387    12.464    VGA_PD/body_v_pos[77][9]_i_1_n_0
    SLICE_X43Y27         FDSE                                         r  VGA_PD/body_v_pos_reg[99][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        1.433    14.774    VGA_PD/CLK
    SLICE_X43Y27         FDSE                                         r  VGA_PD/body_v_pos_reg[99][7]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X43Y27         FDSE (Setup_fdse_C_CE)      -0.205    14.722    VGA_PD/body_v_pos_reg[99][7]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                         -12.464    
  -------------------------------------------------------------------
                         slack                                  2.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 VGA_PD/body_h_pos_reg[80][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_PD/body_h_pos_reg[81][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.595%)  route 0.215ns (60.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        0.564     1.447    VGA_PD/CLK
    SLICE_X36Y1          FDRE                                         r  VGA_PD/body_h_pos_reg[80][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  VGA_PD/body_h_pos_reg[80][7]/Q
                         net (fo=6, routed)           0.215     1.803    VGA_PD/body_h_pos_reg[80][9]_0[3]
    SLICE_X33Y1          FDRE                                         r  VGA_PD/body_h_pos_reg[81][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        0.833     1.960    VGA_PD/CLK
    SLICE_X33Y1          FDRE                                         r  VGA_PD/body_h_pos_reg[81][7]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X33Y1          FDRE (Hold_fdre_C_D)         0.055     1.766    VGA_PD/body_h_pos_reg[81][7]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 VGA_PD/body_v_pos_reg[63][5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_PD/body_v_pos_reg[64][5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.835%)  route 0.242ns (63.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        0.559     1.442    VGA_PD/CLK
    SLICE_X33Y13         FDSE                                         r  VGA_PD/body_v_pos_reg[63][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDSE (Prop_fdse_C_Q)         0.141     1.583 r  VGA_PD/body_v_pos_reg[63][5]/Q
                         net (fo=6, routed)           0.242     1.825    VGA_PD/body_v_pos_reg[63][9]_0[1]
    SLICE_X36Y12         FDSE                                         r  VGA_PD/body_v_pos_reg[64][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        0.828     1.955    VGA_PD/CLK
    SLICE_X36Y12         FDSE                                         r  VGA_PD/body_v_pos_reg[64][5]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X36Y12         FDSE (Hold_fdse_C_D)         0.070     1.776    VGA_PD/body_v_pos_reg[64][5]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 VGA_PD/body_v_pos_reg[59][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_PD/body_v_pos_reg[60][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.002%)  route 0.230ns (61.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        0.556     1.439    VGA_PD/CLK
    SLICE_X36Y18         FDRE                                         r  VGA_PD/body_v_pos_reg[59][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  VGA_PD/body_v_pos_reg[59][9]/Q
                         net (fo=6, routed)           0.230     1.810    VGA_PD/body_v_pos_reg[59][9]_0[5]
    SLICE_X33Y18         FDRE                                         r  VGA_PD/body_v_pos_reg[60][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        0.823     1.950    VGA_PD/CLK
    SLICE_X33Y18         FDRE                                         r  VGA_PD/body_v_pos_reg[60][9]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X33Y18         FDRE (Hold_fdre_C_D)         0.055     1.756    VGA_PD/body_v_pos_reg[60][9]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 VGA_PD/body_v_pos_reg[50][6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_PD/body_v_pos_reg[51][6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.311%)  route 0.227ns (61.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        0.554     1.437    VGA_PD/CLK
    SLICE_X35Y30         FDSE                                         r  VGA_PD/body_v_pos_reg[50][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDSE (Prop_fdse_C_Q)         0.141     1.578 r  VGA_PD/body_v_pos_reg[50][6]/Q
                         net (fo=6, routed)           0.227     1.805    VGA_PD/body_v_pos_reg[50][9]_0[2]
    SLICE_X36Y30         FDSE                                         r  VGA_PD/body_v_pos_reg[51][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        0.822     1.949    VGA_PD/CLK
    SLICE_X36Y30         FDSE                                         r  VGA_PD/body_v_pos_reg[51][6]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X36Y30         FDSE (Hold_fdse_C_D)         0.051     1.751    VGA_PD/body_v_pos_reg[51][6]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 VGA_PD/body_h_pos_reg[55][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_PD/body_h_pos_reg[56][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.519%)  route 0.256ns (64.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        0.553     1.436    VGA_PD/CLK
    SLICE_X33Y22         FDRE                                         r  VGA_PD/body_h_pos_reg[55][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  VGA_PD/body_h_pos_reg[55][4]/Q
                         net (fo=6, routed)           0.256     1.833    VGA_PD/body_h_pos_reg[55][9]_0[0]
    SLICE_X36Y21         FDRE                                         r  VGA_PD/body_h_pos_reg[56][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        0.820     1.947    VGA_PD/CLK
    SLICE_X36Y21         FDRE                                         r  VGA_PD/body_h_pos_reg[56][4]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X36Y21         FDRE (Hold_fdre_C_D)         0.070     1.768    VGA_PD/body_h_pos_reg[56][4]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 VGA_PD/body_h_pos_reg[87][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_PD/body_h_pos_reg[88][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.362%)  route 0.258ns (64.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        0.563     1.446    VGA_PD/CLK
    SLICE_X32Y6          FDRE                                         r  VGA_PD/body_h_pos_reg[87][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  VGA_PD/body_h_pos_reg[87][5]/Q
                         net (fo=6, routed)           0.258     1.845    VGA_PD/body_h_pos_reg[87][9]_0[1]
    SLICE_X37Y8          FDRE                                         r  VGA_PD/body_h_pos_reg[88][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        0.831     1.958    VGA_PD/CLK
    SLICE_X37Y8          FDRE                                         r  VGA_PD/body_h_pos_reg[88][5]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X37Y8          FDRE (Hold_fdre_C_D)         0.070     1.779    VGA_PD/body_h_pos_reg[88][5]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 VGA_PD/body_h_pos_reg[59][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_PD/body_h_pos_reg[60][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.353%)  route 0.269ns (65.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        0.554     1.437    VGA_PD/CLK
    SLICE_X36Y20         FDRE                                         r  VGA_PD/body_h_pos_reg[59][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  VGA_PD/body_h_pos_reg[59][7]/Q
                         net (fo=6, routed)           0.269     1.848    VGA_PD/body_h_pos_reg[59][9]_0[3]
    SLICE_X32Y19         FDRE                                         r  VGA_PD/body_h_pos_reg[60][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        0.822     1.949    VGA_PD/CLK
    SLICE_X32Y19         FDRE                                         r  VGA_PD/body_h_pos_reg[60][7]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X32Y19         FDRE (Hold_fdre_C_D)         0.070     1.770    VGA_PD/body_h_pos_reg[60][7]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 VGA_PD/body_v_pos_reg[63][6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_PD/body_v_pos_reg[64][6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.394%)  route 0.294ns (67.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        0.559     1.442    VGA_PD/CLK
    SLICE_X32Y13         FDSE                                         r  VGA_PD/body_v_pos_reg[63][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDSE (Prop_fdse_C_Q)         0.141     1.583 r  VGA_PD/body_v_pos_reg[63][6]/Q
                         net (fo=6, routed)           0.294     1.877    VGA_PD/body_v_pos_reg[63][9]_0[2]
    SLICE_X36Y12         FDSE                                         r  VGA_PD/body_v_pos_reg[64][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        0.828     1.955    VGA_PD/CLK
    SLICE_X36Y12         FDSE                                         r  VGA_PD/body_v_pos_reg[64][6]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X36Y12         FDSE (Hold_fdse_C_D)         0.066     1.772    VGA_PD/body_v_pos_reg[64][6]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 VGA_PD/body_h_pos_reg[64][8]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_PD/body_h_pos_reg[65][8]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.534%)  route 0.292ns (67.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        0.560     1.443    VGA_PD/CLK
    SLICE_X35Y10         FDSE                                         r  VGA_PD/body_h_pos_reg[64][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDSE (Prop_fdse_C_Q)         0.141     1.584 r  VGA_PD/body_h_pos_reg[64][8]/Q
                         net (fo=6, routed)           0.292     1.877    VGA_PD/body_h_pos_reg[64][9]_0[4]
    SLICE_X38Y11         FDSE                                         r  VGA_PD/body_h_pos_reg[65][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        0.830     1.957    VGA_PD/CLK
    SLICE_X38Y11         FDSE                                         r  VGA_PD/body_h_pos_reg[65][8]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X38Y11         FDSE (Hold_fdse_C_D)         0.059     1.767    VGA_PD/body_h_pos_reg[65][8]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 VGA_PD/body_v_pos_reg[87][6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_PD/body_v_pos_reg[88][6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.888%)  route 0.301ns (68.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        0.561     1.444    VGA_PD/CLK
    SLICE_X31Y10         FDSE                                         r  VGA_PD/body_v_pos_reg[87][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDSE (Prop_fdse_C_Q)         0.141     1.585 r  VGA_PD/body_v_pos_reg[87][6]/Q
                         net (fo=6, routed)           0.301     1.886    VGA_PD/body_v_pos_reg[87][9]_0[2]
    SLICE_X37Y12         FDSE                                         r  VGA_PD/body_v_pos_reg[88][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        0.828     1.955    VGA_PD/CLK
    SLICE_X37Y12         FDSE                                         r  VGA_PD/body_v_pos_reg[88][6]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X37Y12         FDSE (Hold_fdse_C_D)         0.070     1.776    VGA_PD/body_v_pos_reg[88][6]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y15   rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y15   rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y15   rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    rgb_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    rgb_reg_reg[1]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    rgb_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y13   rgb_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    rgb_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    rgb_reg_reg[6]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y15   rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y15   rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y15   rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y15   rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y15   rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y15   rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    rgb_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    rgb_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    rgb_reg_reg[1]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    rgb_reg_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y15   rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y15   rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y15   rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y15   rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y15   rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y15   rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    rgb_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    rgb_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    rgb_reg_reg[1]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    rgb_reg_reg[1]_lopt_replica/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            VGA_D/h_count_next_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.143ns  (logic 1.441ns (23.461%)  route 4.702ns (76.539%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=83, routed)          4.702     6.143    VGA_D/RST_IBUF
    SLICE_X28Y2          FDCE                                         f  VGA_D/h_count_next_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            VGA_D/h_count_next_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.096ns  (logic 1.441ns (23.642%)  route 4.655ns (76.358%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=83, routed)          4.655     6.096    VGA_D/RST_IBUF
    SLICE_X28Y11         FDCE                                         f  VGA_D/h_count_next_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            VGA_D/v_count_next_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.618ns  (logic 1.441ns (31.210%)  route 3.177ns (68.790%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=83, routed)          3.177     4.618    VGA_D/RST_IBUF
    SLICE_X8Y6           FDCE                                         f  VGA_D/v_count_next_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            VGA_D/h_count_next_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.616ns  (logic 1.441ns (31.223%)  route 3.175ns (68.777%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=83, routed)          3.175     4.616    VGA_D/RST_IBUF
    SLICE_X14Y1          FDCE                                         f  VGA_D/h_count_next_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            VGA_D/h_count_next_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.616ns  (logic 1.441ns (31.223%)  route 3.175ns (68.777%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=83, routed)          3.175     4.616    VGA_D/RST_IBUF
    SLICE_X14Y1          FDCE                                         f  VGA_D/h_count_next_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            VGA_D/v_count_next_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.814ns  (logic 1.441ns (37.788%)  route 2.373ns (62.212%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=83, routed)          2.373     3.814    VGA_D/RST_IBUF
    SLICE_X8Y7           FDCE                                         f  VGA_D/v_count_next_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            VGA_D/h_count_next_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.519ns  (logic 1.441ns (40.959%)  route 2.078ns (59.041%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=83, routed)          2.078     3.519    VGA_D/RST_IBUF
    SLICE_X4Y0           FDCE                                         f  VGA_D/h_count_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            VGA_D/v_count_next_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.448ns  (logic 1.441ns (41.797%)  route 2.007ns (58.203%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=83, routed)          2.007     3.448    VGA_D/RST_IBUF
    SLICE_X6Y7           FDCE                                         f  VGA_D/v_count_next_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            VGA_D/v_count_next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.413ns  (logic 1.441ns (42.231%)  route 1.972ns (57.769%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=83, routed)          1.972     3.413    VGA_D/RST_IBUF
    SLICE_X4Y9           FDCE                                         f  VGA_D/v_count_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            VGA_D/v_count_next_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.413ns  (logic 1.441ns (42.231%)  route 1.972ns (57.769%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=83, routed)          1.972     3.413    VGA_D/RST_IBUF
    SLICE_X4Y9           FDCE                                         f  VGA_D/v_count_next_reg[3]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            VGA_D/h_count_next_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.740ns  (logic 0.210ns (28.300%)  route 0.531ns (71.700%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=83, routed)          0.531     0.740    VGA_D/RST_IBUF
    SLICE_X4Y12          FDCE                                         f  VGA_D/h_count_next_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            VGA_D/h_count_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.869ns  (logic 0.210ns (24.109%)  route 0.660ns (75.891%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=83, routed)          0.660     0.869    VGA_D/RST_IBUF
    SLICE_X4Y5           FDCE                                         f  VGA_D/h_count_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            VGA_D/h_count_next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.883ns  (logic 0.210ns (23.732%)  route 0.673ns (76.268%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=83, routed)          0.673     0.883    VGA_D/RST_IBUF
    SLICE_X5Y7           FDCE                                         f  VGA_D/h_count_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            VGA_D/h_count_next_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.883ns  (logic 0.210ns (23.732%)  route 0.673ns (76.268%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=83, routed)          0.673     0.883    VGA_D/RST_IBUF
    SLICE_X5Y7           FDCE                                         f  VGA_D/h_count_next_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            VGA_D/v_count_next_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.941ns  (logic 0.210ns (22.273%)  route 0.731ns (77.727%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=83, routed)          0.731     0.941    VGA_D/RST_IBUF
    SLICE_X4Y8           FDCE                                         f  VGA_D/v_count_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            VGA_D/v_count_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.941ns  (logic 0.210ns (22.273%)  route 0.731ns (77.727%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=83, routed)          0.731     0.941    VGA_D/RST_IBUF
    SLICE_X4Y8           FDCE                                         f  VGA_D/v_count_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            VGA_D/v_count_next_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.941ns  (logic 0.210ns (22.273%)  route 0.731ns (77.727%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=83, routed)          0.731     0.941    VGA_D/RST_IBUF
    SLICE_X4Y8           FDCE                                         f  VGA_D/v_count_next_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            VGA_D/v_count_next_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.941ns  (logic 0.210ns (22.273%)  route 0.731ns (77.727%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=83, routed)          0.731     0.941    VGA_D/RST_IBUF
    SLICE_X4Y8           FDCE                                         f  VGA_D/v_count_next_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            VGA_D/v_count_next_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.941ns  (logic 0.210ns (22.273%)  route 0.731ns (77.727%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=83, routed)          0.731     0.941    VGA_D/RST_IBUF
    SLICE_X4Y8           FDCE                                         f  VGA_D/v_count_next_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            VGA_D/h_count_next_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.210ns (21.279%)  route 0.775ns (78.721%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=83, routed)          0.775     0.985    VGA_D/RST_IBUF
    SLICE_X6Y3           FDCE                                         f  VGA_D/h_count_next_reg[9]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.481ns  (logic 3.986ns (53.291%)  route 3.494ns (46.709%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        1.559     5.080    CLK_IBUF_BUFG
    SLICE_X29Y15         FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           3.494     9.030    rgb_reg_reg[11]_lopt_replica_2_1
    D17                  OBUF (Prop_obuf_I_O)         3.530    12.561 r  RGB_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.561    RGB[7]
    D17                                                               r  RGB[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.988ns  (logic 3.959ns (56.656%)  route 3.029ns (43.344%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        1.559     5.080    CLK_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           3.029     8.565    RGB_OBUF[7]
    L18                  OBUF (Prop_obuf_I_O)         3.503    12.069 r  RGB_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.069    RGB[9]
    L18                                                               r  RGB[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.895ns  (logic 3.981ns (57.733%)  route 2.914ns (42.267%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        1.559     5.080    CLK_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  rgb_reg_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           2.914     8.451    rgb_reg_reg[11]_lopt_replica_1
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.975 r  RGB_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.975    RGB[11]
    J18                                                               r  RGB[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.733ns  (logic 4.037ns (59.961%)  route 2.696ns (40.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        1.631     5.152    CLK_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           2.696     8.366    RGB_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.885 r  RGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.885    RGB[1]
    H19                                                               r  RGB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.721ns  (logic 4.042ns (60.137%)  route 2.679ns (39.863%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        1.631     5.152    CLK_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  rgb_reg_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  rgb_reg_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.679     8.349    rgb_reg_reg[1]_lopt_replica_1
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.873 r  RGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.873    RGB[0]
    G19                                                               r  RGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[6]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.662ns  (logic 3.961ns (59.461%)  route 2.701ns (40.539%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        1.633     5.154    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  rgb_reg_reg[6]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[6]_lopt_replica_2/Q
                         net (fo=1, routed)           2.701     8.311    rgb_reg_reg[6]_lopt_replica_2_1
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.817 r  RGB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.817    RGB[5]
    H17                                                               r  RGB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.716ns  (logic 3.958ns (58.945%)  route 2.757ns (41.055%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        1.564     5.085    CLK_IBUF_BUFG
    SLICE_X15Y13         FDRE                                         r  rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  rgb_reg_reg[3]/Q
                         net (fo=1, routed)           2.757     8.298    RGB_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    11.801 r  RGB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.801    RGB[3]
    N19                                                               r  RGB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.622ns  (logic 3.985ns (60.175%)  route 2.637ns (39.825%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        1.633     5.154    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[6]/Q
                         net (fo=1, routed)           2.637     8.248    RGB_OBUF[4]
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.777 r  RGB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.777    RGB[6]
    G17                                                               r  RGB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_D/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.314ns  (logic 3.953ns (62.597%)  route 2.362ns (37.403%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        1.636     5.157    VGA_D/CLK_IBUF_BUFG
    SLICE_X0Y9           FDCE                                         r  VGA_D/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.456     5.613 r  VGA_D/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.362     7.975    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.472 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.472    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.309ns  (logic 3.977ns (63.039%)  route 2.332ns (36.961%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        1.633     5.154    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  rgb_reg_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           2.332     7.942    rgb_reg_reg[6]_lopt_replica_1
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.463 r  RGB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.463    RGB[4]
    J17                                                               r  RGB[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_D/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_D/h_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.189ns (57.082%)  route 0.142ns (42.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        0.567     1.450    VGA_D/CLK_IBUF_BUFG
    SLICE_X13Y1          FDCE                                         r  VGA_D/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDCE (Prop_fdce_C_Q)         0.141     1.591 r  VGA_D/h_count_reg_reg[4]/Q
                         net (fo=4, routed)           0.142     1.733    VGA_D/Q[0]
    SLICE_X14Y1          LUT5 (Prop_lut5_I0_O)        0.048     1.781 r  VGA_D/h_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.781    VGA_D/h_count_next[4]_i_1_n_0
    SLICE_X14Y1          FDCE                                         r  VGA_D/h_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_D/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_D/h_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.581ns  (logic 0.186ns (32.039%)  route 0.395ns (67.961%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        0.561     1.444    VGA_D/CLK_IBUF_BUFG
    SLICE_X33Y10         FDCE                                         r  VGA_D/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  VGA_D/h_count_reg_reg[7]/Q
                         net (fo=420, routed)         0.395     1.980    VGA_D/Q[3]
    SLICE_X28Y11         LUT5 (Prop_lut5_I0_O)        0.045     2.025 r  VGA_D/h_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     2.025    VGA_D/h_count_next_0[7]
    SLICE_X28Y11         FDCE                                         r  VGA_D/h_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_D/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_D/h_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.574ns  (logic 0.186ns (32.400%)  route 0.388ns (67.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        0.592     1.475    VGA_D/CLK_IBUF_BUFG
    SLICE_X7Y7           FDCE                                         r  VGA_D/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  VGA_D/h_count_reg_reg[6]/Q
                         net (fo=418, routed)         0.388     2.004    VGA_D/Q[2]
    SLICE_X5Y7           LUT6 (Prop_lut6_I0_O)        0.045     2.049 r  VGA_D/h_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     2.049    VGA_D/h_count_next_0[6]
    SLICE_X5Y7           FDCE                                         r  VGA_D/h_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_D/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_D/h_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.581ns  (logic 0.186ns (32.018%)  route 0.395ns (67.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        0.593     1.476    VGA_D/CLK_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  VGA_D/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.141     1.617 f  VGA_D/h_count_reg_reg[0]/Q
                         net (fo=105, routed)         0.395     2.012    VGA_D/x[0]
    SLICE_X4Y0           LUT1 (Prop_lut1_I0_O)        0.045     2.057 r  VGA_D/h_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     2.057    VGA_D/h_count_next_0[0]
    SLICE_X4Y0           FDCE                                         r  VGA_D/h_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_D/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_D/v_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.612ns  (logic 0.186ns (30.394%)  route 0.426ns (69.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        0.565     1.448    VGA_D/CLK_IBUF_BUFG
    SLICE_X9Y9           FDCE                                         r  VGA_D/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.141     1.589 r  VGA_D/v_count_reg_reg[8]/Q
                         net (fo=62, routed)          0.426     2.015    VGA_D/v_count_reg_reg[9]_0[4]
    SLICE_X4Y8           LUT4 (Prop_lut4_I0_O)        0.045     2.060 r  VGA_D/v_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     2.060    VGA_D/v_count_next[8]_i_1_n_0
    SLICE_X4Y8           FDCE                                         r  VGA_D/v_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_D/h_count_reg_reg[9]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_D/v_count_next_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.621ns  (logic 0.186ns (29.965%)  route 0.435ns (70.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        0.565     1.448    VGA_D/CLK_IBUF_BUFG
    SLICE_X11Y7          FDCE                                         r  VGA_D/h_count_reg_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  VGA_D/h_count_reg_reg[9]_rep/Q
                         net (fo=82, routed)          0.248     1.837    VGA_D/h_count_reg_reg[9]_rep_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I3_O)        0.045     1.882 r  VGA_D/v_count_next[9]_i_1/O
                         net (fo=10, routed)          0.186     2.069    VGA_D/v_count_next_1
    SLICE_X8Y6           FDCE                                         r  VGA_D/v_count_next_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_D/h_count_reg_reg[9]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_D/v_count_next_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.623ns  (logic 0.186ns (29.846%)  route 0.437ns (70.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        0.565     1.448    VGA_D/CLK_IBUF_BUFG
    SLICE_X11Y7          FDCE                                         r  VGA_D/h_count_reg_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  VGA_D/h_count_reg_reg[9]_rep/Q
                         net (fo=82, routed)          0.248     1.837    VGA_D/h_count_reg_reg[9]_rep_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I3_O)        0.045     1.882 r  VGA_D/v_count_next[9]_i_1/O
                         net (fo=10, routed)          0.189     2.071    VGA_D/v_count_next_1
    SLICE_X8Y7           FDCE                                         r  VGA_D/v_count_next_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_D/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_D/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.658ns  (logic 0.186ns (28.271%)  route 0.472ns (71.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        0.565     1.448    VGA_D/CLK_IBUF_BUFG
    SLICE_X15Y9          FDCE                                         r  VGA_D/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  VGA_D/v_count_reg_reg[1]/Q
                         net (fo=107, routed)         0.472     2.061    VGA_D/y[1]
    SLICE_X8Y6           LUT6 (Prop_lut6_I3_O)        0.045     2.106 r  VGA_D/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     2.106    VGA_D/v_count_next[5]_i_1_n_0
    SLICE_X8Y6           FDCE                                         r  VGA_D/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_D/h_count_reg_reg[8]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_D/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.671ns  (logic 0.186ns (27.721%)  route 0.485ns (72.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        0.563     1.446    VGA_D/CLK_IBUF_BUFG
    SLICE_X13Y12         FDCE                                         r  VGA_D/h_count_reg_reg[8]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  VGA_D/h_count_reg_reg[8]_rep/Q
                         net (fo=83, routed)          0.485     2.072    VGA_D/h_count_reg_reg[8]_rep_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I1_O)        0.045     2.117 r  VGA_D/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     2.117    VGA_D/h_count_next_0[8]
    SLICE_X4Y12          FDCE                                         r  VGA_D/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_D/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_D/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.657ns  (logic 0.186ns (28.311%)  route 0.471ns (71.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        0.594     1.477    VGA_D/CLK_IBUF_BUFG
    SLICE_X3Y8           FDCE                                         r  VGA_D/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  VGA_D/h_count_reg_reg[2]/Q
                         net (fo=4, routed)           0.291     1.910    VGA_D/x[2]
    SLICE_X5Y7           LUT3 (Prop_lut3_I0_O)        0.045     1.955 r  VGA_D/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.180     2.134    VGA_D/h_count_next_0[2]
    SLICE_X5Y7           FDCE                                         r  VGA_D/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           125 Endpoints
Min Delay           125 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            VGA_D/h_count_reg_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.479ns  (logic 1.441ns (22.245%)  route 5.038ns (77.755%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=83, routed)          5.038     6.479    VGA_D/RST_IBUF
    SLICE_X28Y14         FDCE                                         f  VGA_D/h_count_reg_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        1.442     4.783    VGA_D/CLK_IBUF_BUFG
    SLICE_X28Y14         FDCE                                         r  VGA_D/h_count_reg_reg[1]_rep__1/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            VGA_D/h_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.263ns  (logic 1.441ns (23.015%)  route 4.821ns (76.985%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=83, routed)          4.821     6.263    VGA_D/RST_IBUF
    SLICE_X15Y14         FDCE                                         f  VGA_D/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        1.445     4.786    VGA_D/CLK_IBUF_BUFG
    SLICE_X15Y14         FDCE                                         r  VGA_D/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            VGA_D/v_count_reg_reg[8]_rep__2/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.092ns  (logic 1.441ns (23.659%)  route 4.651ns (76.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=83, routed)          4.651     6.092    VGA_D/RST_IBUF
    SLICE_X29Y11         FDCE                                         f  VGA_D/v_count_reg_reg[8]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        1.444     4.785    VGA_D/CLK_IBUF_BUFG
    SLICE_X29Y11         FDCE                                         r  VGA_D/v_count_reg_reg[8]_rep__2/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            VGA_D/h_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.085ns  (logic 1.441ns (23.687%)  route 4.643ns (76.313%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=83, routed)          4.643     6.085    VGA_D/RST_IBUF
    SLICE_X33Y10         FDCE                                         f  VGA_D/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        1.443     4.784    VGA_D/CLK_IBUF_BUFG
    SLICE_X33Y10         FDCE                                         r  VGA_D/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            VGA_D/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.992ns  (logic 1.441ns (24.053%)  route 4.551ns (75.947%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=83, routed)          4.551     5.992    VGA_D/RST_IBUF
    SLICE_X28Y8          FDCE                                         f  VGA_D/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        1.446     4.787    VGA_D/CLK_IBUF_BUFG
    SLICE_X28Y8          FDCE                                         r  VGA_D/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            VGA_D/v_count_reg_reg[9]_rep__1/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.988ns  (logic 1.441ns (24.070%)  route 4.547ns (75.930%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=83, routed)          4.547     5.988    VGA_D/RST_IBUF
    SLICE_X29Y8          FDCE                                         f  VGA_D/v_count_reg_reg[9]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        1.446     4.787    VGA_D/CLK_IBUF_BUFG
    SLICE_X29Y8          FDCE                                         r  VGA_D/v_count_reg_reg[9]_rep__1/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            VGA_D/h_count_reg_reg[8]_rep__1/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.781ns  (logic 1.441ns (24.931%)  route 4.340ns (75.069%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=83, routed)          4.340     5.781    VGA_D/RST_IBUF
    SLICE_X31Y9          FDCE                                         f  VGA_D/h_count_reg_reg[8]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        1.443     4.784    VGA_D/CLK_IBUF_BUFG
    SLICE_X31Y9          FDCE                                         r  VGA_D/h_count_reg_reg[8]_rep__1/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            VGA_D/v_count_reg_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.781ns  (logic 1.441ns (24.931%)  route 4.340ns (75.069%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=83, routed)          4.340     5.781    VGA_D/RST_IBUF
    SLICE_X31Y9          FDCE                                         f  VGA_D/v_count_reg_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        1.443     4.784    VGA_D/CLK_IBUF_BUFG
    SLICE_X31Y9          FDCE                                         r  VGA_D/v_count_reg_reg[1]_rep__0/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            VGA_D/h_count_reg_reg[8]_rep/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.595ns  (logic 1.441ns (25.761%)  route 4.154ns (74.239%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=83, routed)          4.154     5.595    VGA_D/RST_IBUF
    SLICE_X13Y12         FDCE                                         f  VGA_D/h_count_reg_reg[8]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        1.446     4.787    VGA_D/CLK_IBUF_BUFG
    SLICE_X13Y12         FDCE                                         r  VGA_D/h_count_reg_reg[8]_rep/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            VGA_D/v_count_reg_reg[1]_rep/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.566ns  (logic 1.441ns (25.894%)  route 4.125ns (74.106%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=83, routed)          4.125     5.566    VGA_D/RST_IBUF
    SLICE_X14Y10         FDCE                                         f  VGA_D/v_count_reg_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        1.448     4.789    VGA_D/CLK_IBUF_BUFG
    SLICE_X14Y10         FDCE                                         r  VGA_D/v_count_reg_reg[1]_rep/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_D/h_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_D/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.003%)  route 0.125ns (46.997%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDCE                         0.000     0.000 r  VGA_D/h_count_next_reg[1]/C
    SLICE_X4Y5           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VGA_D/h_count_next_reg[1]/Q
                         net (fo=5, routed)           0.125     0.266    VGA_D/h_count_next[1]
    SLICE_X7Y4           FDCE                                         r  VGA_D/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        0.864     1.991    VGA_D/CLK_IBUF_BUFG
    SLICE_X7Y4           FDCE                                         r  VGA_D/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 VGA_D/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_D/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE                         0.000     0.000 r  VGA_D/h_count_next_reg[6]/C
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VGA_D/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.153     0.294    VGA_D/h_count_next[6]
    SLICE_X7Y7           FDCE                                         r  VGA_D/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        0.863     1.990    VGA_D/CLK_IBUF_BUFG
    SLICE_X7Y7           FDCE                                         r  VGA_D/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 VGA_D/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_D/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.802%)  route 0.174ns (55.198%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDCE                         0.000     0.000 r  VGA_D/h_count_next_reg[7]/C
    SLICE_X28Y11         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VGA_D/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.174     0.315    VGA_D/h_count_next[7]
    SLICE_X33Y10         FDCE                                         r  VGA_D/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        0.830     1.957    VGA_D/CLK_IBUF_BUFG
    SLICE_X33Y10         FDCE                                         r  VGA_D/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 VGA_D/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_D/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.493%)  route 0.183ns (56.507%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDCE                         0.000     0.000 r  VGA_D/h_count_next_reg[0]/C
    SLICE_X4Y0           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VGA_D/h_count_next_reg[0]/Q
                         net (fo=4, routed)           0.183     0.324    VGA_D/h_count_next[0]
    SLICE_X7Y3           FDCE                                         r  VGA_D/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        0.864     1.991    VGA_D/CLK_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  VGA_D/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 VGA_D/h_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_D/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.424%)  route 0.197ns (60.576%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE                         0.000     0.000 r  VGA_D/h_count_next_reg[2]/C
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.128     0.128 r  VGA_D/h_count_next_reg[2]/Q
                         net (fo=5, routed)           0.197     0.325    VGA_D/h_count_next[2]
    SLICE_X3Y8           FDCE                                         r  VGA_D/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        0.865     1.992    VGA_D/CLK_IBUF_BUFG
    SLICE_X3Y8           FDCE                                         r  VGA_D/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 VGA_D/h_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_D/h_count_reg_reg[2]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.548%)  route 0.204ns (61.452%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE                         0.000     0.000 r  VGA_D/h_count_next_reg[2]/C
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.128     0.128 r  VGA_D/h_count_next_reg[2]/Q
                         net (fo=5, routed)           0.204     0.332    VGA_D/h_count_next[2]
    SLICE_X4Y6           FDCE                                         r  VGA_D/h_count_reg_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        0.864     1.991    VGA_D/CLK_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  VGA_D/h_count_reg_reg[2]_rep/C

Slack:                    inf
  Source:                 VGA_D/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_D/h_count_reg_reg[3]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.945%)  route 0.171ns (51.055%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDCE                         0.000     0.000 r  VGA_D/h_count_next_reg[3]/C
    SLICE_X14Y1          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  VGA_D/h_count_next_reg[3]/Q
                         net (fo=4, routed)           0.171     0.335    VGA_D/h_count_next[3]
    SLICE_X13Y1          FDCE                                         r  VGA_D/h_count_reg_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        0.837     1.964    VGA_D/CLK_IBUF_BUFG
    SLICE_X13Y1          FDCE                                         r  VGA_D/h_count_reg_reg[3]_rep__0/C

Slack:                    inf
  Source:                 VGA_D/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_D/h_count_reg_reg[0]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.512%)  route 0.256ns (64.488%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDCE                         0.000     0.000 r  VGA_D/h_count_next_reg[0]/C
    SLICE_X4Y0           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VGA_D/h_count_next_reg[0]/Q
                         net (fo=4, routed)           0.256     0.397    VGA_D/h_count_next[0]
    SLICE_X9Y1           FDCE                                         r  VGA_D/h_count_reg_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        0.837     1.964    VGA_D/CLK_IBUF_BUFG
    SLICE_X9Y1           FDCE                                         r  VGA_D/h_count_reg_reg[0]_rep__1/C

Slack:                    inf
  Source:                 VGA_D/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_D/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.150%)  route 0.284ns (66.850%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE                         0.000     0.000 r  VGA_D/v_count_next_reg[2]/C
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VGA_D/v_count_next_reg[2]/Q
                         net (fo=1, routed)           0.284     0.425    VGA_D/v_count_next[2]
    SLICE_X12Y9          FDCE                                         r  VGA_D/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        0.835     1.962    VGA_D/CLK_IBUF_BUFG
    SLICE_X12Y9          FDCE                                         r  VGA_D/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 VGA_D/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_D/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.779%)  route 0.289ns (67.221%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE                         0.000     0.000 r  VGA_D/v_count_next_reg[8]/C
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VGA_D/v_count_next_reg[8]/Q
                         net (fo=5, routed)           0.289     0.430    VGA_D/v_count_next[8]
    SLICE_X9Y9           FDCE                                         r  VGA_D/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1366, routed)        0.835     1.962    VGA_D/CLK_IBUF_BUFG
    SLICE_X9Y9           FDCE                                         r  VGA_D/v_count_reg_reg[8]/C





