Running: xsim.dir/uart_clkgen_tb_behav/xsimk.exe -simmode gui -wdb uart_clkgen_tb_behav.wdb -simrunnum 0 -socket 39734
Design successfully loaded
Design Loading Memory Usage: 5224 KB (Peak: 5224 KB)
Design Loading CPU Usage: 0 ms
Simulation completed
Simulation Memory Usage: 6300 KB (Peak: 6300 KB)
Simulation CPU Usage: 15 ms
