set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {top_internal_logic_analyzer.vho top_internal_logic_analyzer_vhd.sdo}}
	{{"Fast Model"} {top_internal_logic_analyzer_fast.vho top_internal_logic_analyzer_vhd_fast.sdo}}
}
