$date
	Fri Jul 15 14:56:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mean_filter_tb $end
$var wire 1 ! done_o $end
$var wire 8 " data_o [7:0] $end
$var reg 1 # clk $end
$var reg 8 $ data_i [7:0] $end
$var reg 1 % en_i $end
$var reg 1 & rst_n $end
$var integer 32 ' i [31:0] $end
$scope module MEAN_FILTER $end
$var wire 1 # clk $end
$var wire 8 ( data_i [7:0] $end
$var wire 1 % en_i $end
$var wire 1 & rst_n $end
$var reg 8 ) data_o [7:0] $end
$var reg 1 ! done_o $end
$var reg 8 * max [7:0] $end
$var reg 8 + min [7:0] $end
$var reg 4 , num [3:0] $end
$var reg 12 - sum [11:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 -
b0 ,
b11111111 +
b0 *
b0 )
b0 (
b0 '
0&
0%
b0 $
1#
b0 "
0!
$end
#10
0#
#20
1#
1&
#30
0#
#40
b1 -
b1 +
b1 *
b1 ,
1#
b1 $
b1 (
1%
#50
0#
#60
b10 ,
b10 *
b11 -
1#
b10 $
b10 (
b1 '
#70
0#
#80
b110 -
b11 *
b11 ,
1#
b11 $
b11 (
b10 '
#90
0#
#100
b100 ,
b100 *
b1010 -
1#
b100 $
b100 (
b11 '
#110
0#
#120
b1111 -
b101 *
b101 ,
1#
b101 $
b101 (
b100 '
#130
0#
#140
b110 ,
b110 *
b10101 -
1#
b110 $
b110 (
b101 '
#150
0#
#160
b11100 -
b111 *
b111 ,
1#
b111 $
b111 (
b110 '
#170
0#
#180
b1000 ,
b1000 *
b100100 -
1#
b1000 $
b1000 (
b111 '
#190
0#
#200
b101101 -
b1001 *
b1001 ,
1#
b1001 $
b1001 (
b1000 '
#210
0#
#220
b1010 ,
b1010 *
b110111 -
1#
b1010 $
b1010 (
b1001 '
#230
0#
#240
b0 +
b0 ,
1!
b101 "
b101 )
1#
b0 $
b0 (
b1010 '
#250
0#
#260
0!
b0 "
b0 )
b0 *
b11111111 +
b0 -
1#
0%
#270
0#
#280
1#
#290
0#
#300
1#
#310
0#
#320
1#
#330
0#
#340
1#
#350
0#
#360
1#
#370
0#
#380
1#
#390
0#
#400
1#
#410
0#
#420
1#
#430
0#
#440
1#
#450
0#
#460
1#
