<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LLVM: llvm::PPCTargetLowering Class Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">mainline</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="namespacellvm.html">llvm</a>      </li>
      <li class="navelem"><a class="el" href="classllvm_1_1PPCTargetLowering.html">PPCTargetLowering</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-methods">Public Member Functions</a>  </div>
  <div class="headertitle">
<div class="title">llvm::PPCTargetLowering Class Reference</div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="llvm::PPCTargetLowering" --><!-- doxytag: inherits="llvm::TargetLowering" -->
<p><code>#include &lt;<a class="el" href="PPCISelLowering_8h_source.html">PPCISelLowering.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::PPCTargetLowering:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1PPCTargetLowering__inherit__graph.png" border="0" usemap="#llvm_1_1PPCTargetLowering_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1PPCTargetLowering_inherit__map" id="llvm_1_1PPCTargetLowering_inherit__map">
<area shape="rect" id="node2" href="classllvm_1_1TargetLowering.html" title="This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe..." alt="" coords="21,83,171,112"/><area shape="rect" id="node4" href="classllvm_1_1TargetLoweringBase.html" title="This base class for TargetLowering contains the SelectionDAG&#45;independent parts that can be used from ..." alt="" coords="5,5,187,35"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::PPCTargetLowering:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1PPCTargetLowering__coll__graph.png" border="0" usemap="#llvm_1_1PPCTargetLowering_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1PPCTargetLowering_coll__map" id="llvm_1_1PPCTargetLowering_coll__map">
<area shape="rect" id="node2" href="classllvm_1_1TargetLowering.html" title="This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe..." alt="" coords="68,267,217,296"/><area shape="rect" id="node4" href="classllvm_1_1TargetLoweringBase.html" title="This base class for TargetLowering contains the SelectionDAG&#45;independent parts that can be used from ..." alt="" coords="52,187,233,216"/><area shape="rect" id="node6" href="classbool.html" title="bool" alt="" coords="5,5,53,35"/><area shape="rect" id="node8" href="classunsigned.html" title="unsigned" alt="" coords="217,5,297,35"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>

<p><a href="classllvm_1_1PPCTargetLowering-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><b>ReuseLoadInfo</b></td></tr>
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#ac6cddb4c330de0e51a5977de243a3ded">PPCTargetLowering</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1PPCTargetMachine.html">PPCTargetMachine</a> &amp;TM, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1PPCSubtarget.html">PPCSubtarget</a> &amp;STI)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#a22040a96a01d1504b931efe54483505b">getTargetNodeName</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1PPCTargetLowering.html#a22040a96a01d1504b931efe54483505b" title="getTargetNodeName() - This method returns the name of a target specific DAG node.">getTargetNodeName()</a> - This method returns the name of a target specific DAG node.  <a href="#a22040a96a01d1504b931efe54483505b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#a3c48753b4adaf517dee29ec286e15d4d">getScalarShiftAmountTy</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> LHSTy) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#a4afa94a9c1b1322546aeebf7618ed40d">isCheapToSpeculateCttz</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is cheap to speculate a call to intrinsic cttz.  <a href="#a4afa94a9c1b1322546aeebf7618ed40d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#a42c3e42ba7e54738ed292ded0b6e1538">isCheapToSpeculateCtlz</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is cheap to speculate a call to intrinsic ctlz.  <a href="#a42c3e42ba7e54738ed292ded0b6e1538"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#ab49cf48bc1ad9edf3b7b89c943857371">getSetCCResultType</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getSetCCResultType - Return the <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0" title="SetCC operator - This evaluates to a true value iff the condition is true.">ISD::SETCC</a> ValueType  <a href="#ab49cf48bc1ad9edf3b7b89c943857371"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#a6f3484a5a16158cba22281a95a187e38">enableAggressiveFMAFusion</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if target always beneficiates from combining into FMA for a given value type.  <a href="#a6f3484a5a16158cba22281a95a187e38"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#a7e08a461c58c82e0564d2cd25c6d9990">getPreIndexedAddressParts</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset, <a class="el" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;AM, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getPreIndexedAddressParts - returns true by value, base pointer and offset pointer and addressing mode by reference if the node's address can be legally represented as pre-indexed load / store address.  <a href="#a7e08a461c58c82e0564d2cd25c6d9990"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#a82ce354ab2e296919fb5052cb69191ff">SelectAddressRegReg</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Index, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SelectAddressRegReg - Given the specified addressed, check to see if it can be represented as an indexed [r+r] operation.  <a href="#a82ce354ab2e296919fb5052cb69191ff"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#a27a0a04d07a0d178bdbc7fa1b4c5b373">SelectAddressRegImm</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Disp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> Aligned) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SelectAddressRegImm - Returns true if the address N can be represented by a base register plus a signed 16-bit displacement [r+imm], and if it is not better represented as reg+reg.  <a href="#a27a0a04d07a0d178bdbc7fa1b4c5b373"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#aee1e7fbaa86db98a24b2971b90ec06bb">SelectAddressRegRegOnly</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Index, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SelectAddressRegRegOnly - Given the specified addressed, force it to be represented as an indexed [r+r] operation.  <a href="#aee1e7fbaa86db98a24b2971b90ec06bb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309e">Sched::Preference</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#afdf7d53d8e2b25e7b5c7981da1f11bcf">getSchedulingPreference</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Some scheduler, e.g.  <a href="#afdf7d53d8e2b25e7b5c7981da1f11bcf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#ae03fd553a0f5e640324a7cdddbffb6b8">LowerOperation</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">LowerOperation - Provide custom lowering hooks for some operations.  <a href="#ae03fd553a0f5e640324a7cdddbffb6b8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#a49eedef79b249eb098470debb9601eb7">ReplaceNodeResults</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Results, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ReplaceNodeResults - Replace the results of node with an illegal result type with new values built out of custom code.  <a href="#a49eedef79b249eb098470debb9601eb7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#a3aed5364c7d37f226a7fce0c48e0964d">expandVSXLoadForLE</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#a4bf53cdefc3e649620d40a95aadd149d">expandVSXStoreForLE</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#ab4ccdcee4c7a2e0892715d0a8094b86e">PerformDAGCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This method will be invoked for all target nodes and for any target-independent nodes that the target has registered with invoke it for.  <a href="#ab4ccdcee4c7a2e0892715d0a8094b86e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#a0b795b3d4a58db0a4c659537fa071d0a">BuildSDIVPow2</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Divisor, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, std::vector&lt; <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> * &gt; *Created) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#a632ece365fc5077e83e40d5efa40e6fd">getRegisterByName</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *RegName, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the register ID of the name passed in.  <a href="#a632ece365fc5077e83e40d5efa40e6fd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#a5c53af6ab81786401c108878ff4fb48a">computeKnownBitsForTargetNode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownZero, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownOne, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> Depth=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine which of the bits specified in Mask are known to be either zero or one and return them in the KnownZero/KnownOne bitsets.  <a href="#a5c53af6ab81786401c108878ff4fb48a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#abc102b8f36425a29d907d991d28fdf01">getPrefLoopAlignment</a> (<a class="el" href="classllvm_1_1MachineLoop.html">MachineLoop</a> *ML) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the preferred loop alignment.  <a href="#abc102b8f36425a29d907d991d28fdf01"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#a378f1eae2050c57c94fc077ae0679fcd">emitLeadingFence</a> (<a class="el" href="classllvm_1_1IRBuilder.html">IRBuilder</a>&lt;&gt; &amp;Builder, <a class="el" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">AtomicOrdering</a> Ord, <a class="el" href="classbool.html">bool</a> IsStore, <a class="el" href="classbool.html">bool</a> IsLoad) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Inserts in the IR a target-specific intrinsic specifying a fence.  <a href="#a378f1eae2050c57c94fc077ae0679fcd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Instruction.html">Instruction</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#aed17a91b3ca710344f79c13a3640b38f">emitTrailingFence</a> (<a class="el" href="classllvm_1_1IRBuilder.html">IRBuilder</a>&lt;&gt; &amp;Builder, <a class="el" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">AtomicOrdering</a> Ord, <a class="el" href="classbool.html">bool</a> IsStore, <a class="el" href="classbool.html">bool</a> IsLoad) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#a766282a9a561dad9abb7bc1922fb55a0">EmitInstrWithCustomInserter</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This method should be implemented by targets that mark instructions with the 'usesCustomInserter' flag.  <a href="#a766282a9a561dad9abb7bc1922fb55a0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#ac502fec4599d88b44d770831f6b34441">EmitAtomicBinary</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="classunsigned.html">unsigned</a> AtomicSize, <a class="el" href="classunsigned.html">unsigned</a> BinOpcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#a143d6f7b5867578ea676ecdf2f9ff9ac">EmitPartwordAtomicBinary</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="classbool.html">bool</a> is8bit, <a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#aa16376b7fb2318ea5369305cc1defd2c">emitEHSjLjSetJmp</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#a97bf9e73e3051c15442feeba88bb0e1d">emitEHSjLjLongJmp</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">ConstraintType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#a29a161b41c69b78674a33397ee16d8b7">getConstraintType</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::string &amp;Constraint) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getConstraintType - Given a constraint, return the type of constraint it is for this target.  <a href="#a29a161b41c69b78674a33397ee16d8b7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">ConstraintWeight</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#a685bfe474ca920468f17fc82cf4664e6">getSingleConstraintMatchWeight</a> (<a class="el" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html">AsmOperandInfo</a> &amp;<a class="el" href="LazyValueInfo_8cpp.html#ad7f64bcc544dcefb2e068282af1c549d">info</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *constraint) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Examine constraint string and operand type and determine a weight value.  <a href="#a685bfe474ca920468f17fc82cf4664e6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <br class="typebreak"/>
<a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#ad3db7706c8e55eadb6ba80f5f8b88d7b">getRegForInlineAsmConstraint</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::string &amp;Constraint, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a physical register constraint (e.g.  <a href="#ad3db7706c8e55eadb6ba80f5f8b88d7b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#a59ad1f758337c9fcc6acddbffecd436a">getByValTypeAlignment</a> (<a class="el" href="classllvm_1_1Type.html">Type</a> *Ty) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getByValTypeAlignment - Return the desired alignment for ByVal aggregate function arguments in the caller parameter area.  <a href="#a59ad1f758337c9fcc6acddbffecd436a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#a7e3dbf1ce1122add34e8c6e2e0702f92">LowerAsmOperandForConstraint</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, std::string &amp;Constraint, std::vector&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Ops, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">LowerAsmOperandForConstraint - Lower the specified operand into the Ops vector.  <a href="#a7e3dbf1ce1122add34e8c6e2e0702f92"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#a17637e25466a9e22002fae9cf07c3e24">getInlineAsmMemConstraint</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::string &amp;ConstraintCode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#aa7d3b3d7bef71bede6c6410bf162854d">isLegalAddressingMode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">AddrMode</a> &amp;AM, <a class="el" href="classllvm_1_1Type.html">Type</a> *Ty, <a class="el" href="classunsigned.html">unsigned</a> AS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isLegalAddressingMode - Return true if the addressing mode represented by AM is legal for this target, for a load/store of the specified type.  <a href="#aa7d3b3d7bef71bede6c6410bf162854d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#aeda0b757f19cd0c67deb589e0ce0cdb9">isLegalICmpImmediate</a> (int64_t Imm) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isLegalICmpImmediate - Return true if the specified immediate is legal icmp immediate, that is the target has icmp instructions which can compare a register against the immediate without having to materialize the immediate into a register.  <a href="#aeda0b757f19cd0c67deb589e0ce0cdb9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#aff5e1ccebed969088d63237834e19817">isLegalAddImmediate</a> (int64_t Imm) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isLegalAddImmediate - Return true if the specified immediate is legal add immediate, that is the target has add instructions which can add a register and the immediate without having to materialize the immediate into a register.  <a href="#aff5e1ccebed969088d63237834e19817"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#a0c9601934baa227ce802de96110b47bc">isTruncateFree</a> (<a class="el" href="classllvm_1_1Type.html">Type</a> *Ty1, <a class="el" href="classllvm_1_1Type.html">Type</a> *Ty2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isTruncateFree - Return true if it's free to truncate a value of type Ty1 to type Ty2.  <a href="#a0c9601934baa227ce802de96110b47bc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#af075f198cd750d859857bb7b87544931">isTruncateFree</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT1, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#a2d0ce4ee513f57d110efb8247ea59afb">isZExtFree</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if zero-extending the specific node Val to type VT2 is free (either because it's implicitly zero-extended such as <a class="el" href="namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching.">ARM</a> ldrb / ldrh or because it's folded such as <a class="el" href="namespacellvm_1_1X86.html" title="Define some predicates that are used for node matching.">X86</a> zero-extending loads).  <a href="#a2d0ce4ee513f57d110efb8247ea59afb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#a4ba823911ee32a35a1a7a2e12f3289f7">isFPExtFree</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if an fpext operation is free (for instance, because single-precision floating-point numbers are implicitly extended to double-precision).  <a href="#a4ba823911ee32a35a1a7a2e12f3289f7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#a7a61d6d5c09da51b4448488e38bd90b5">shouldConvertConstantLoadToIntImm</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Imm, <a class="el" href="classllvm_1_1Type.html">Type</a> *Ty) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if it is beneficial to convert a load of a constant to just the constant itself.  <a href="#a7a61d6d5c09da51b4448488e38bd90b5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#a26daafd86d9f5f03a8963dcc9e9b5804">isOffsetFoldingLegal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if folding a constant offset with the given GlobalAddress is legal.  <a href="#a26daafd86d9f5f03a8963dcc9e9b5804"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#a9c9693e6e8d10fc782833b104ae0dc67">getTgtMemIntrinsic</a> (<a class="el" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html">IntrinsicInfo</a> &amp;Info, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CallInst.html">CallInst</a> &amp;<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classunsigned.html">unsigned</a> Intrinsic) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Given an intrinsic, checks if on the target the intrinsic will need to map to a MemIntrinsicNode (touches memory).  <a href="#a9c9693e6e8d10fc782833b104ae0dc67"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#a4a87f9eb24a3eb39ba87c3998a4e61de">getOptimalMemOpType</a> (uint64_t Size, <a class="el" href="classunsigned.html">unsigned</a> DstAlign, <a class="el" href="classunsigned.html">unsigned</a> SrcAlign, <a class="el" href="classbool.html">bool</a> IsMemset, <a class="el" href="classbool.html">bool</a> ZeroMemset, <a class="el" href="classbool.html">bool</a> MemcpyStrSrc, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getOptimalMemOpType - Returns the target specific optimal type for load and store operations as a result of memset, memcpy, and memmove lowering.  <a href="#a4a87f9eb24a3eb39ba87c3998a4e61de"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#a769fc64bc751481a48b61c0293f842d4">allowsMisalignedMemoryAccesses</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> AddrSpace, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ARMSubtarget_8cpp.html#a10b9c760b4e80cab708ddbc48dd86144">Align</a>=1, <a class="el" href="classbool.html">bool</a> *Fast=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Is unaligned memory access allowed for the given type, and is it fast relative to software emulation.  <a href="#a769fc64bc751481a48b61c0293f842d4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#ad834320ec2b8e1665adfd082eaada868">isFMAFasterThanFMulAndFAdd</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isFMAFasterThanFMulAndFAdd - Return true if an FMA operation is faster than a pair of fmul and fadd instructions.  <a href="#ad834320ec2b8e1665adfd082eaada868"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#a7b947e723a15a56090d5a4d0f030f44f">getScratchRegisters</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a> CC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a 0 terminated array of registers that can be safely used as scratch registers.  <a href="#a7b947e723a15a56090d5a4d0f030f44f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#ad6a695102bd6d1036b8c1e5f5dcdf815">shouldExpandBuildVectorWithShuffles</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> DefinedValues) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1FastISel.html">FastISel</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#afb9a1efd115f87d617c4bd692181df4c">createFastISel</a> (<a class="el" href="classllvm_1_1FunctionLoweringInfo.html">FunctionLoweringInfo</a> &amp;FuncInfo, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLibraryInfo.html">TargetLibraryInfo</a> *LibInfo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">createFastISel - This method returns a target-specific <a class="el" href="classllvm_1_1FastISel.html" title="This is a fast-path instruction selection class that generates poor code and doesn&#39;t support illegal ...">FastISel</a> object, or null if the target does not support "fast" instruction selection.  <a href="#afb9a1efd115f87d617c4bd692181df4c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PPCTargetLowering.html#accdbc78f9abaa2167777220f59617542">functionArgumentNeedsConsecutiveRegisters</a> (<a class="el" href="classllvm_1_1Type.html">Type</a> *Ty, <a class="el" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a> CallConv, <a class="el" href="classbool.html">bool</a> isVarArg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if an argument of type Ty needs to be passed in a contiguous block of registers in calling convention CallConv.  <a href="#accdbc78f9abaa2167777220f59617542"></a><br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="PPCISelLowering_8h_source.html#l00410">410</a> of file <a class="el" href="PPCISelLowering_8h_source.html">PPCISelLowering.h</a>.</p>
</div><hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="ac6cddb4c330de0e51a5977de243a3ded"></a><!-- doxytag: member="llvm::PPCTargetLowering::PPCTargetLowering" ref="ac6cddb4c330de0e51a5977de243a3ded" args="(const PPCTargetMachine &amp;TM, const PPCSubtarget &amp;STI)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1PPCTargetLowering.html#ac6cddb4c330de0e51a5977de243a3ded">PPCTargetLowering::PPCTargetLowering</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1PPCTargetMachine.html">PPCTargetMachine</a> &amp;&#160;</td>
          <td class="paramname"><em>TM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1PPCSubtarget.html">PPCSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [explicit]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l00061">61</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::ADD</a>, <a class="el" href="TargetLowering_8h_source.html#l01368">llvm::TargetLoweringBase::AddPromotedToType()</a>, <a class="el" href="TargetLowering_8h_source.html#l01271">llvm::TargetLoweringBase::addRegisterClass()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00638">llvm::ISD::ADJUST_TRAMPOLINE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::AND</a>, <a class="el" href="PPCISelDAGToDAG_8cpp.html#a4a58e0754636e9e36aa442a34ba5ce2c">ANDIGlueBug</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00383">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00659">llvm::ISD::ATOMIC_LOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00663">llvm::ISD::ATOMIC_STORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00474">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00063">llvm::ISD::BlockAddress</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::BR_CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00539">llvm::ISD::BR_JT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00545">llvm::ISD::BRCOND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00332">llvm::ISD::BSWAP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00178">llvm::ISD::BUILD_PAIR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00259">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01199">llvm::TargetLoweringBase::computeRegisterProperties()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00276">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00063">llvm::ISD::ConstantPool</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00160">llvm::RTLIB::COS_PPCF128</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00332">llvm::ISD::CTLZ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00335">llvm::ISD::CTLZ_ZERO_UNDEF</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00332">llvm::ISD::CTPOP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00332">llvm::ISD::CTTZ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00335">llvm::ISD::CTTZ_ZERO_UNDEF</a>, <a class="el" href="TargetLowering_8h_source.html#l00090">llvm::TargetLoweringBase::Custom</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00047">llvm::PPC::DIR_970</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00048">llvm::PPC::DIR_A2</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00049">llvm::PPC::DIR_E500mc</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00050">llvm::PPC::DIR_E5500</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00052">llvm::PPC::DIR_PWR4</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00053">llvm::PPC::DIR_PWR5</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00054">llvm::PPC::DIR_PWR5X</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00055">llvm::PPC::DIR_PWR6</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00056">llvm::PPC::DIR_PWR6X</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00057">llvm::PPC::DIR_PWR7</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00058">llvm::PPC::DIR_PWR8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00524">llvm::ISD::DYNAMIC_STACKALLOC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00106">llvm::ISD::EH_SJLJ_LONGJMP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00100">llvm::ISD::EH_SJLJ_SETJMP</a>, <a class="el" href="PPCSubtarget_8cpp_source.html#l00170">llvm::PPCSubtarget::enableMachineScheduler()</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00150">llvm::RTLIB::EXP2_PPCF128</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00145">llvm::RTLIB::EXP_PPCF128</a>, <a class="el" href="TargetLowering_8h_source.html#l00089">llvm::TargetLoweringBase::Expand</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00779">llvm::ISD::EXTLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00289">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00270">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FABS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FCEIL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00247">llvm::ISD::FCOPYSIGN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FCOS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00504">llvm::ISD::FEXP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00504">llvm::ISD::FEXP2</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FFLOOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00251">llvm::ISD::FGETSIGN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00504">llvm::ISD::FLOG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00504">llvm::ISD::FLOG10</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00504">llvm::ISD::FLOG2</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00455">llvm::ISD::FLT_ROUNDS_</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00237">llvm::ISD::FMA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00506">llvm::ISD::FMAXNUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00506">llvm::ISD::FMINNUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FMUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FNEARBYINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FNEG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00465">llvm::ISD::FP_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00447">llvm::ISD::FP_ROUND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00462">llvm::ISD::FP_ROUND_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00433">llvm::ISD::FP_TO_SINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00434">llvm::ISD::FP_TO_UINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FPOW</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FPOWI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FRINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FROUND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FSIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00509">llvm::ISD::FSINCOS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FSQRT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FTRUNC</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00152">llvm::PPCSubtarget::getDarwinDirective()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00170">llvm::PPCSubtarget::getRegisterInfo()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::GlobalAddress</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::GlobalTLSAddress</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00190">llvm::PPCSubtarget::has64BitSupport()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00221">llvm::PPCSubtarget::hasAltivec()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00210">llvm::PPCSubtarget::hasFCPSGN()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00220">llvm::PPCSubtarget::hasFPCVT()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00219">llvm::PPCSubtarget::hasFPRND()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00212">llvm::PPCSubtarget::hasFRE()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00213">llvm::PPCSubtarget::hasFRES()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00214">llvm::PPCSubtarget::hasFRSQRTE()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00215">llvm::PPCSubtarget::hasFRSQRTES()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00211">llvm::PPCSubtarget::hasFSQRT()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00218">llvm::PPCSubtarget::hasLFIWAX()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00226">llvm::PPCSubtarget::hasP8Altivec()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00225">llvm::PPCSubtarget::hasP8Vector()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00230">llvm::PPCSubtarget::hasPOPCNTD()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00223">llvm::PPCSubtarget::hasQPX()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00224">llvm::PPCSubtarget::hasVSX()</a>, <a class="el" href="TargetLowering_8h_source.html#l00071">llvm::Sched::Hybrid</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00632">llvm::ISD::INIT_TRAMPOLINE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00264">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00622">llvm::MVT::integer_valuetypes()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00154">llvm::ISD::INTRINSIC_VOID</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00147">llvm::ISD::INTRINSIC_W_CHAIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00139">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00261">llvm::PPCSubtarget::isDarwin()</a>, <a class="el" href="PPCSubtarget_8cpp_source.html#l00214">llvm::PPCSubtarget::isPPC64()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00269">llvm::PPCSubtarget::isSVR4ABI()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00063">llvm::ISD::JumpTable</a>, <a class="el" href="TargetLowering_8h_source.html#l00087">llvm::TargetLoweringBase::Legal</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::LOAD</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00140">llvm::RTLIB::LOG10_PPCF128</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00135">llvm::RTLIB::LOG2_PPCF128</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00130">llvm::RTLIB::LOG_PPCF128</a>, <a class="el" href="TargetLowering_8h_source.html#l01948">llvm::TargetLoweringBase::MaxStoresPerMemcpy</a>, <a class="el" href="TargetLowering_8h_source.html#l01952">llvm::TargetLoweringBase::MaxStoresPerMemcpyOptSize</a>, <a class="el" href="TargetLowering_8h_source.html#l01964">llvm::TargetLoweringBase::MaxStoresPerMemmove</a>, <a class="el" href="TargetLowering_8h_source.html#l01968">llvm::TargetLoweringBase::MaxStoresPerMemmoveOptSize</a>, <a class="el" href="TargetLowering_8h_source.html#l01931">llvm::TargetLoweringBase::MaxStoresPerMemset</a>, <a class="el" href="TargetLowering_8h_source.html#l01935">llvm::TargetLoweringBase::MaxStoresPerMemsetOptSize</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00311">llvm::ISD::MULHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00311">llvm::ISD::MULHU</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00102">llvm::TargetMachine::Options</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::OR</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00170">llvm::RTLIB::POW_PPCF128</a>, <a class="el" href="MachineValueType_8h_source.html#l00054">llvm::MVT::ppcf128</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::PRE_INC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00650">llvm::ISD::PREFETCH</a>, <a class="el" href="TargetLowering_8h_source.html#l00088">llvm::TargetLoweringBase::Promote</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00621">llvm::ISD::READCYCLECOUNTER</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00110">llvm::RTLIB::REM_PPCF128</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::ROTR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00306">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::SDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00197">llvm::ISD::SDIVREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00339">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00354">llvm::ISD::SELECT_CC</a>, <a class="el" href="TargetLowering_8h_source.html#l01156">llvm::TargetLoweringBase::setBooleanContents()</a>, <a class="el" href="TargetLowering_8h_source.html#l01170">llvm::TargetLoweringBase::setBooleanVectorContents()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00362">llvm::ISD::SETCC</a>, <a class="el" href="TargetLowering_8h_source.html#l01352">llvm::TargetLoweringBase::setCondCodeAction()</a>, <a class="el" href="TargetLowering_8h_source.html#l01205">llvm::TargetLoweringBase::setExceptionPointerRegister()</a>, <a class="el" href="TargetLowering_8h_source.html#l01211">llvm::TargetLoweringBase::setExceptionSelectorRegister()</a>, <a class="el" href="TargetLowering_8h_source.html#l01226">llvm::TargetLoweringBase::setHasMultipleConditionRegisters()</a>, <a class="el" href="TargetLowering_8h_source.html#l01327">llvm::TargetLoweringBase::setIndexedLoadAction()</a>, <a class="el" href="TargetLowering_8h_source.html#l01341">llvm::TargetLoweringBase::setIndexedStoreAction()</a>, <a class="el" href="TargetLowering_8h_source.html#l01418">llvm::TargetLoweringBase::setInsertFencesForAtomic()</a>, <a class="el" href="TargetLowering_8h_source.html#l01240">llvm::TargetLoweringBase::setJumpIsExpensive()</a>, <a class="el" href="TargetLowering_8h_source.html#l01675">llvm::TargetLoweringBase::setLibcallName()</a>, <a class="el" href="TargetLowering_8h_source.html#l01307">llvm::TargetLoweringBase::setLoadExtAction()</a>, <a class="el" href="TargetLowering_8h_source.html#l01392">llvm::TargetLoweringBase::setMinFunctionAlignment()</a>, <a class="el" href="TargetLowering_8h_source.html#l01412">llvm::TargetLoweringBase::setMinStackArgumentAlignment()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00810">llvm::ISD::SETO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00806">llvm::ISD::SETOGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00808">llvm::ISD::SETOLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00809">llvm::ISD::SETONE</a>, <a class="el" href="TargetLowering_8h_source.html#l01299">llvm::TargetLoweringBase::setOperationAction()</a>, <a class="el" href="TargetLowering_8h_source.html#l01399">llvm::TargetLoweringBase::setPrefFunctionAlignment()</a>, <a class="el" href="TargetLowering_8h_source.html#l01407">llvm::TargetLoweringBase::setPrefLoopAlignment()</a>, <a class="el" href="TargetLowering_8h_source.html#l01175">llvm::TargetLoweringBase::setSchedulingPreference()</a>, <a class="el" href="TargetLowering_8h_source.html#l01199">llvm::TargetLoweringBase::setStackPointerRegisterToSaveRestore()</a>, <a class="el" href="TargetLowering_8h_source.html#l01375">llvm::TargetLoweringBase::setTargetDAGCombine()</a>, <a class="el" href="TargetLowering_8h_source.html#l01316">llvm::TargetLoweringBase::setTruncStoreAction()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00812">llvm::ISD::SETUEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00813">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00815">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00811">llvm::ISD::SETUO</a>, <a class="el" href="TargetLowering_8h_source.html#l01187">llvm::TargetLoweringBase::setUseUnderscoreLongJmp()</a>, <a class="el" href="TargetLowering_8h_source.html#l01181">llvm::TargetLoweringBase::setUseUnderscoreSetJmp()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::SEXTLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SHL</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00035">llvm::RTLIB::SHL_I128</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00368">llvm::ISD::SHL_PARTS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00377">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00398">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00155">llvm::RTLIB::SIN_PPCF128</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00193">llvm::ISD::SMUL_LOHI</a>, <a class="el" href="TargetLowering_8h_source.html#l00069">llvm::Sched::Source</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00125">llvm::RTLIB::SQRT_PPCF128</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SRA</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00043">llvm::RTLIB::SRA_I128</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00368">llvm::ISD::SRA_PARTS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::SREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SRL</a>, <a class="el" href="RuntimeLibcalls_8h_source.html#l00039">llvm::RTLIB::SRL_I128</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00368">llvm::ISD::SRL_PARTS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00582">llvm::ISD::STACKRESTORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00578">llvm::ISD::STACKSAVE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::STORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00641">llvm::ISD::TRAP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00386">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::UDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00197">llvm::ISD::UDIVREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::UINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00193">llvm::ISD::UMUL_LOHI</a>, <a class="el" href="TargetOptions_8h_source.html#l00103">llvm::TargetOptions::UnsafeFPMath</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::UREM</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00195">llvm::PPCSubtarget::use64BitRegs()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00199">llvm::PPCSubtarget::useCRBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v1i128</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00074">llvm::MVT::v2i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00080">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00067">llvm::MVT::v2i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00104">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00060">llvm::MVT::v4i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00595">llvm::ISD::VAARG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00600">llvm::ISD::VACOPY</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00604">llvm::ISD::VAEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00604">llvm::ISD::VASTART</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00298">llvm::ISD::VECTOR_SHUFFLE</a>, <a class="el" href="MachineValueType_8h_source.html#l00630">llvm::MVT::vector_valuetypes()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00348">llvm::ISD::VSELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::XOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00380">llvm::ISD::ZERO_EXTEND</a>, <a class="el" href="TargetLowering_8h_source.html#l00115">llvm::TargetLoweringBase::ZeroOrNegativeOneBooleanContent</a>, <a class="el" href="TargetLowering_8h_source.html#l00114">llvm::TargetLoweringBase::ZeroOrOneBooleanContent</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00781">llvm::ISD::ZEXTLOAD</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="a769fc64bc751481a48b61c0293f842d4"></a><!-- doxytag: member="llvm::PPCTargetLowering::allowsMisalignedMemoryAccesses" ref="a769fc64bc751481a48b61c0293f842d4" args="(EVT VT, unsigned AddrSpace, unsigned Align=1, bool *Fast=nullptr) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1PPCTargetLowering.html#a769fc64bc751481a48b61c0293f842d4">PPCTargetLowering::allowsMisalignedMemoryAccesses</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>AddrSpace</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Align</em> = <code>1</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> *&#160;</td>
          <td class="paramname"><em>Fast</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Is unaligned memory access allowed for the given type, and is it fast relative to software emulation. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a6753690add932a51a27a1249499afa7c">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l11252">11252</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="PPCISelLowering_8cpp.html#aae5a5f1af1abef57233d0e17e18f1c47">DisablePPCUnaligned</a>, <a class="el" href="ValueTypes_8h_source.html#l00203">llvm::EVT::getSimpleVT()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00224">llvm::PPCSubtarget::hasVSX()</a>, <a class="el" href="ValueTypes_8h_source.html#l00094">llvm::EVT::isSimple()</a>, <a class="el" href="MachineValueType_8h_source.html#l00198">llvm::MVT::isVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00054">llvm::MVT::ppcf128</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v4f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>.</p>

</div>
</div>
<a class="anchor" id="a0b795b3d4a58db0a4c659537fa071d0a"></a><!-- doxytag: member="llvm::PPCTargetLowering::BuildSDIVPow2" ref="a0b795b3d4a58db0a4c659537fa071d0a" args="(SDNode *N, const APInt &amp;Divisor, SelectionDAG &amp;DAG, std::vector&lt; SDNode * &gt; *Created) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1PPCTargetLowering.html#a0b795b3d4a58db0a4c659537fa071d0a">PPCTargetLowering::BuildSDIVPow2</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Divisor</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> * &gt; *&#160;</td>
          <td class="paramname"><em>Created</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#ac550836002a7d6435873652f959b14d6">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l10484">10484</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MathExtras_8h_source.html#l00109">llvm::countTrailingZeros()</a>, <a class="el" href="PDBTypes_8h_source.html#l00374">llvm::DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01128">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00118">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00572">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00625">llvm::SDNode::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="APInt_8h_source.html#l00384">llvm::APInt::isPowerOf2()</a>, <a class="el" href="PPCSubtarget_8cpp_source.html#l00214">llvm::PPCSubtarget::isPPC64()</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00095">llvm::PPCISD::SRA_ADDZE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::SUB</a>.</p>

</div>
</div>
<a class="anchor" id="a5c53af6ab81786401c108878ff4fb48a"></a><!-- doxytag: member="llvm::PPCTargetLowering::computeKnownBitsForTargetNode" ref="a5c53af6ab81786401c108878ff4fb48a" args="(const SDValue Op, APInt &amp;KnownZero, APInt &amp;KnownOne, const SelectionDAG &amp;DAG, unsigned Depth=0) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1PPCTargetLowering.html#a5c53af6ab81786401c108878ff4fb48a">PPCTargetLowering::computeKnownBitsForTargetNode</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>KnownZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>KnownOne</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Determine which of the bits specified in Mask are known to be either zero or one and return them in the KnownZero/KnownOne bitsets. </p>
<p>computeKnownBitsForTargetNode - Determine which of the bits specified in Mask are known to be either zero or one and return them in the KnownZero/KnownOne bitsets. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a11c55c99747afca33139f0deec9ad045">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l10519">10519</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="APInt_8h_source.html#l01247">llvm::APInt::getBitWidth()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00868">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00877">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i16</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00139">llvm::ISD::INTRINSIC_WO_CHAIN</a>, and <a class="el" href="PPCISelLowering_8h_source.html#l00321">llvm::PPCISD::LBRX</a>.</p>

</div>
</div>
<a class="anchor" id="afb9a1efd115f87d617c4bd692181df4c"></a><!-- doxytag: member="llvm::PPCTargetLowering::createFastISel" ref="afb9a1efd115f87d617c4bd692181df4c" args="(FunctionLoweringInfo &amp;FuncInfo, const TargetLibraryInfo *LibInfo) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1FastISel.html">FastISel</a> * <a class="el" href="classllvm_1_1PPCTargetLowering.html#afb9a1efd115f87d617c4bd692181df4c">PPCTargetLowering::createFastISel</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1FunctionLoweringInfo.html">FunctionLoweringInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>FuncInfo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLibraryInfo.html">TargetLibraryInfo</a> *&#160;</td>
          <td class="paramname"><em>LibInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>createFastISel - This method returns a target-specific <a class="el" href="classllvm_1_1FastISel.html" title="This is a fast-path instruction selection class that generates poor code and doesn&#39;t support illegal ...">FastISel</a> object, or null if the target does not support "fast" instruction selection. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#ac0464176c5e6cc20826b9ad8495067df">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l11340">11340</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="ac502fec4599d88b44d770831f6b34441"></a><!-- doxytag: member="llvm::PPCTargetLowering::EmitAtomicBinary" ref="ac502fec4599d88b44d770831f6b34441" args="(MachineInstr *MI, MachineBasicBlock *MBB, unsigned AtomicSize, unsigned BinOpcode) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * <a class="el" href="classllvm_1_1PPCTargetLowering.html#ac502fec4599d88b44d770831f6b34441">PPCTargetLowering::EmitAtomicBinary</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>AtomicSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>BinOpcode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l07914">7914</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00102">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00462">llvm::MachineBasicBlock::addSuccessor()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00241">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00236">llvm::BuildMI()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00212">llvm::MachineFunction::CreateMachineBasicBlock()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00092">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00243">llvm::MachineBasicBlock::end()</a>, <a class="el" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F()</a>, <a class="el" href="MCInstrInfo_8h_source.html#l00045">llvm::MCInstrInfo::get()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00117">llvm::MachineBasicBlock::getBasicBlock()</a>, <a class="el" href="MachineInstr_8h_source.html#l00238">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00163">llvm::PPCSubtarget::getInstrInfo()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00188">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00246">llvm::PPCSubtarget::hasPartwordAtomics()</a>, <a class="el" href="MachineFunction_8h_source.html#l00352">llvm::MachineFunction::insert()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="PPCPredicates_8h_source.html#l00033">llvm::PPC::PRED_NE</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00591">llvm::MachineBasicBlock::splice()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00115">TII</a>, and <a class="el" href="MachineBasicBlock_8cpp_source.html#l00572">llvm::MachineBasicBlock::transferSuccessorsAndUpdatePHIs()</a>.</p>

<p>Referenced by <a class="el" href="PPCISelLowering_8cpp_source.html#l08389">EmitInstrWithCustomInserter()</a>, and <a class="el" href="PPCISelLowering_8cpp_source.html#l07999">EmitPartwordAtomicBinary()</a>.</p>

</div>
</div>
<a class="anchor" id="a97bf9e73e3051c15442feeba88bb0e1d"></a><!-- doxytag: member="llvm::PPCTargetLowering::emitEHSjLjLongJmp" ref="a97bf9e73e3051c15442feeba88bb0e1d" args="(MachineInstr *MI, MachineBasicBlock *MBB) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * <a class="el" href="classllvm_1_1PPCTargetLowering.html#a97bf9e73e3051c15442feeba88bb0e1d">PPCTargetLowering::emitEHSjLjLongJmp</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l08280">8280</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="PDBTypes_8h_source.html#l00385">llvm::BP</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00236">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00092">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="PDBTypes_8h_source.html#l00374">llvm::DL</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00922">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="MCInstrInfo_8h_source.html#l00045">llvm::MCInstrInfo::get()</a>, <a class="el" href="MachineInstr_8h_source.html#l00238">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00163">llvm::PPCSubtarget::getInstrInfo()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00877">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00188">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="TargetMachine_8cpp_source.html#l00077">llvm::TargetMachine::getRelocationModel()</a>, <a class="el" href="MachineValueType_8h_source.html#l00459">llvm::MVT::getStoreSize()</a>, <a class="el" href="MachineFunction_8h_source.html#l00172">llvm::MachineFunction::getTarget()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00269">llvm::PPCSubtarget::isSVR4ABI()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00362">llvm::AArch64DB::LD</a>, <a class="el" href="MachineInstr_8h_source.html#l00340">llvm::MachineInstr::memoperands_begin()</a>, <a class="el" href="MachineInstr_8h_source.html#l00341">llvm::MachineInstr::memoperands_end()</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00104">llvm::PPCISD::MTCTR</a>, <a class="el" href="CodeGen_8h_source.html#l00025">llvm::Reloc::PIC_</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00163">llvm::MachineInstrBuilder::setMemRefs()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l01882">setUsesTOCBasePtr()</a>, <a class="el" href="PDBTypes_8h_source.html#l00384">llvm::SP</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00115">TII</a>.</p>

<p>Referenced by <a class="el" href="PPCISelLowering_8cpp_source.html#l08389">EmitInstrWithCustomInserter()</a>.</p>

</div>
</div>
<a class="anchor" id="aa16376b7fb2318ea5369305cc1defd2c"></a><!-- doxytag: member="llvm::PPCTargetLowering::emitEHSjLjSetJmp" ref="aa16376b7fb2318ea5369305cc1defd2c" args="(MachineInstr *MI, MachineBasicBlock *MBB) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a> * <a class="el" href="classllvm_1_1PPCTargetLowering.html#aa16376b7fb2318ea5369305cc1defd2c">PPCTargetLowering::emitEHSjLjSetJmp</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l08132">8132</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00102">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00153">llvm::MachineInstrBuilder::addRegMask()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00462">llvm::MachineBasicBlock::addSuccessor()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00241">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="PDBTypes_8h_source.html#l00385">llvm::BP</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00236">llvm::BuildMI()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00212">llvm::MachineFunction::CreateMachineBasicBlock()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00092">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="PDBTypes_8h_source.html#l00374">llvm::DL</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00243">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00922">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="MCInstrInfo_8h_source.html#l00045">llvm::MCInstrInfo::get()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00117">llvm::MachineBasicBlock::getBasicBlock()</a>, <a class="el" href="MachineInstr_8h_source.html#l00238">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineFunction_8h_source.html#l00160">llvm::MachineFunction::getFunction()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00163">llvm::PPCSubtarget::getInstrInfo()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00156">llvm::PPCRegisterInfo::getNoPreservedMask()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00877">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00580">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="TargetLowering_8h_source.html#l00375">llvm::TargetLoweringBase::getRegClassFor()</a>, <a class="el" href="MachineFunction_8h_source.html#l00188">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00170">llvm::PPCSubtarget::getRegisterInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00459">llvm::MVT::getStoreSize()</a>, <a class="el" href="Function_8h_source.html#l00217">llvm::Function::hasFnAttribute()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00106">llvm::TargetRegisterClass::hasType()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="MachineFunction_8h_source.html#l00352">llvm::MachineFunction::insert()</a>, <a class="el" href="PPCSubtarget_8cpp_source.html#l00214">llvm::PPCSubtarget::isPPC64()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00269">llvm::PPCSubtarget::isSVR4ABI()</a>, <a class="el" href="MachineInstr_8h_source.html#l00340">llvm::MachineInstr::memoperands_begin()</a>, <a class="el" href="MachineInstr_8h_source.html#l00341">llvm::MachineInstr::memoperands_end()</a>, <a class="el" href="Attributes_8h_source.html#l00081">llvm::Attribute::Naked</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00026">llvm::TargetOpcode::PHI</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00163">llvm::MachineInstrBuilder::setMemRefs()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l01882">setUsesTOCBasePtr()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00591">llvm::MachineBasicBlock::splice()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00115">TII</a>, and <a class="el" href="MachineBasicBlock_8cpp_source.html#l00572">llvm::MachineBasicBlock::transferSuccessorsAndUpdatePHIs()</a>.</p>

<p>Referenced by <a class="el" href="PPCISelLowering_8cpp_source.html#l08389">EmitInstrWithCustomInserter()</a>.</p>

</div>
</div>
<a class="anchor" id="a766282a9a561dad9abb7bc1922fb55a0"></a><!-- doxytag: member="llvm::PPCTargetLowering::EmitInstrWithCustomInserter" ref="a766282a9a561dad9abb7bc1922fb55a0" args="(MachineInstr *MI, MachineBasicBlock *MBB) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * <a class="el" href="classllvm_1_1PPCTargetLowering.html#a766282a9a561dad9abb7bc1922fb55a0">PPCTargetLowering::EmitInstrWithCustomInserter</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This method should be implemented by targets that mark instructions with the 'usesCustomInserter' flag. </p>
<p>These instructions are special in various ways, which require special support to insert. The specified <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a> is created but not inserted into any basic blocks, and this method is called to expand it into a sequence of instructions, potentially also creating new basic blocks and control flow. As long as the returned basic block is different (i.e., we created a new one), the custom inserter is free to modify the rest of <code>MBB</code>. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a38276f452a68339a3d3e0db3d1531d54">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l08389">8389</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00102">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00698">llvm::MachineInstr::addOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00462">llvm::MachineBasicBlock::addSuccessor()</a>, <a class="el" href="X86ISelDAGToDAG_8cpp_source.html#l01652">AND</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00135">llvm::PPCISD::ANDIo_1_EQ_BIT</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00135">llvm::PPCISD::ANDIo_1_GT_BIT</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00241">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00236">llvm::BuildMI()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00086">llvm::TargetOpcode::COPY</a>, <a class="el" href="MachineOperand_8h_source.html#l00576">llvm::MachineOperand::CreateImm()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00212">llvm::MachineFunction::CreateMachineBasicBlock()</a>, <a class="el" href="MachineOperand_8h_source.html#l00594">llvm::MachineOperand::CreateReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00092">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l07914">EmitAtomicBinary()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l08280">emitEHSjLjLongJmp()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l08132">emitEHSjLjSetJmp()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l07999">EmitPartwordAtomicBinary()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01112">llvm::TargetLoweringBase::emitPatchPoint()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00243">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00922">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FADD</a>, <a class="el" href="MCInstrInfo_8h_source.html#l00045">llvm::MCInstrInfo::get()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00117">llvm::MachineBasicBlock::getBasicBlock()</a>, <a class="el" href="MachineInstr_8h_source.html#l00238">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00163">llvm::PPCSubtarget::getInstrInfo()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00188">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00229">llvm::PPCSubtarget::hasISEL()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00246">llvm::PPCSubtarget::hasPartwordAtomics()</a>, <a class="el" href="MachineFunction_8h_source.html#l00352">llvm::MachineFunction::insert()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00601">llvm::TargetInstrInfo::insertSelect()</a>, <a class="el" href="PPCSubtarget_8cpp_source.html#l00214">llvm::PPCSubtarget::isPPC64()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00269">llvm::PPCSubtarget::isSVR4ABI()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00176">llvm::PPCISD::MFFS</a>, <a class="el" href="X86ISelDAGToDAG_8cpp_source.html#l01651">OR</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00107">llvm::TargetOpcode::PATCHPOINT</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00026">llvm::TargetOpcode::PHI</a>, <a class="el" href="PPCPredicates_8h_source.html#l00055">llvm::PPC::PRED_BIT_SET</a>, <a class="el" href="PPCPredicates_8h_source.html#l00033">llvm::PPC::PRED_NE</a>, <a class="el" href="SmallVector_8h_source.html#l00222">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l01882">setUsesTOCBasePtr()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00591">llvm::MachineBasicBlock::splice()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00100">llvm::TargetOpcode::STACKMAP</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00115">TII</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00572">llvm::MachineBasicBlock::transferSuccessorsAndUpdatePHIs()</a>, and <a class="el" href="X86ISelDAGToDAG_8cpp_source.html#l01653">XOR</a>.</p>

</div>
</div>
<a class="anchor" id="a378f1eae2050c57c94fc077ae0679fcd"></a><!-- doxytag: member="llvm::PPCTargetLowering::emitLeadingFence" ref="a378f1eae2050c57c94fc077ae0679fcd" args="(IRBuilder&lt;&gt; &amp;Builder, AtomicOrdering Ord, bool IsStore, bool IsLoad) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Instruction.html">Instruction</a> * <a class="el" href="classllvm_1_1PPCTargetLowering.html#a378f1eae2050c57c94fc077ae0679fcd">PPCTargetLowering::emitLeadingFence</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1IRBuilder.html">IRBuilder</a>&lt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>Builder</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">AtomicOrdering</a>&#160;</td>
          <td class="paramname"><em>Ord</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsStore</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsLoad</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Inserts in the IR a target-specific intrinsic specifying a fence. </p>
<p>It is called by AtomicExpandPass before expanding an AtomicRMW/AtomicCmpXchg/AtomicStore/AtomicLoad. RMW and CmpXchg set both IsStore and IsLoad to true. This function should either return a nullptr, or a pointer to an IR-level Instruction*. Even complex fence sequences can be represented by a single Instruction* through an intrinsic to be lowered later. Backends with !getInsertFencesForAtomic() should keep a no-op here. Backends should override this method to produce target-specific intrinsic for their fences. FIXME: Please note that the default implementation here in terms of IR-level fences exists for historical/compatibility reasons and is unsound* ! Fences cannot, in general, be used to restore sequential consistency. For example, consider the following example: atomic&lt;int&gt; x = y = 0; int r1, r2, r3, r4; Thread 0: x.store(1); Thread 1: y.store(1); Thread 2: r1 = x.load(); r2 = y.load(); Thread 3: r3 = y.load(); r4 = x.load(); r1 = r3 = 1 and r2 = r4 = 0 is impossible as long as the accesses are all seq_cst. But if they are lowered to monotonic accesses, no amount of IR-level fences can prevent it. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#aada53af1fbee75a84206228e64e38da9">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l07891">7891</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="PPCISelLowering_8cpp_source.html#l07883">callIntrinsic()</a>, <a class="el" href="Instructions_8h_source.html#l00063">llvm::isAtLeastRelease()</a>, and <a class="el" href="Instructions_8h_source.html#l00045">llvm::SequentiallyConsistent</a>.</p>

</div>
</div>
<a class="anchor" id="a143d6f7b5867578ea676ecdf2f9ff9ac"></a><!-- doxytag: member="llvm::PPCTargetLowering::EmitPartwordAtomicBinary" ref="a143d6f7b5867578ea676ecdf2f9ff9ac" args="(MachineInstr *MI, MachineBasicBlock *MBB, bool is8bit, unsigned Opcode) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * <a class="el" href="classllvm_1_1PPCTargetLowering.html#a143d6f7b5867578ea676ecdf2f9ff9ac">PPCTargetLowering::EmitPartwordAtomicBinary</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>is8bit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l07999">7999</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00102">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00462">llvm::MachineBasicBlock::addSuccessor()</a>, <a class="el" href="X86ISelDAGToDAG_8cpp_source.html#l01652">AND</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00241">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00236">llvm::BuildMI()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00212">llvm::MachineFunction::CreateMachineBasicBlock()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00092">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l07914">EmitAtomicBinary()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00243">llvm::MachineBasicBlock::end()</a>, <a class="el" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F()</a>, <a class="el" href="MCInstrInfo_8h_source.html#l00045">llvm::MCInstrInfo::get()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00117">llvm::MachineBasicBlock::getBasicBlock()</a>, <a class="el" href="MachineInstr_8h_source.html#l00238">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00163">llvm::PPCSubtarget::getInstrInfo()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00188">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00246">llvm::PPCSubtarget::hasPartwordAtomics()</a>, <a class="el" href="MachineFunction_8h_source.html#l00352">llvm::MachineFunction::insert()</a>, <a class="el" href="PPCSubtarget_8cpp_source.html#l00214">llvm::PPCSubtarget::isPPC64()</a>, <a class="el" href="X86ISelDAGToDAG_8cpp_source.html#l01651">OR</a>, <a class="el" href="PPCPredicates_8h_source.html#l00033">llvm::PPC::PRED_NE</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00591">llvm::MachineBasicBlock::splice()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00115">TII</a>, and <a class="el" href="MachineBasicBlock_8cpp_source.html#l00572">llvm::MachineBasicBlock::transferSuccessorsAndUpdatePHIs()</a>.</p>

<p>Referenced by <a class="el" href="PPCISelLowering_8cpp_source.html#l08389">EmitInstrWithCustomInserter()</a>.</p>

</div>
</div>
<a class="anchor" id="aed17a91b3ca710344f79c13a3640b38f"></a><!-- doxytag: member="llvm::PPCTargetLowering::emitTrailingFence" ref="aed17a91b3ca710344f79c13a3640b38f" args="(IRBuilder&lt;&gt; &amp;Builder, AtomicOrdering Ord, bool IsStore, bool IsLoad) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Instruction.html">Instruction</a> * <a class="el" href="classllvm_1_1PPCTargetLowering.html#aed17a91b3ca710344f79c13a3640b38f">PPCTargetLowering::emitTrailingFence</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1IRBuilder.html">IRBuilder</a>&lt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>Builder</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">AtomicOrdering</a>&#160;</td>
          <td class="paramname"><em>Ord</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsStore</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsLoad</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a69a51b18201bafbe866659f096bd3a33">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l07901">7901</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="PPCISelLowering_8cpp_source.html#l07883">callIntrinsic()</a>, and <a class="el" href="Instructions_8h_source.html#l00055">llvm::isAtLeastAcquire()</a>.</p>

</div>
</div>
<a class="anchor" id="a6f3484a5a16158cba22281a95a187e38"></a><!-- doxytag: member="llvm::PPCTargetLowering::enableAggressiveFMAFusion" ref="a6f3484a5a16158cba22281a95a187e38" args="(EVT VT) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1PPCTargetLowering.html#a6f3484a5a16158cba22281a95a187e38">PPCTargetLowering::enableAggressiveFMAFusion</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if target always beneficiates from combining into FMA for a given value type. </p>
<p>This must typically return false on targets where FMA takes more cycles to execute than FADD. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a56a452eac228112821df8175f1a8bcf9">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l01068">1068</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ValueTypes_8h_source.html#l00105">llvm::EVT::isFloatingPoint()</a>.</p>

</div>
</div>
<a class="anchor" id="a3aed5364c7d37f226a7fce0c48e0964d"></a><!-- doxytag: member="llvm::PPCTargetLowering::expandVSXLoadForLE" ref="a3aed5364c7d37f226a7fce0c48e0964d" args="(SDNode *N, DAGCombinerInfo &amp;DCI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1PPCTargetLowering.html#a3aed5364c7d37f226a7fce0c48e0964d">PPCTargetLowering::expandVSXLoadForLE</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l09840">9840</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="DAGCombiner_8cpp_source.html#l00484">llvm::TargetLowering::DAGCombinerInfo::AddToWorklist()</a>, <a class="el" href="TargetLowering_8h_source.html#l02136">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01171">llvm::MemSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01945">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01170">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04797">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01151">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00118">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00385">llvm::SDNode::getOpcode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00203">llvm::EVT::getSimpleVT()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00156">llvm::MachineMemOperand::getSize()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00625">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05478">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00147">llvm::ISD::INTRINSIC_W_CHAIN</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00033">llvm::SPII::Load</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::LOAD</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00340">llvm::PPCISD::LXVD2X</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, and <a class="el" href="PPCISelLowering_8h_source.html#l00293">llvm::PPCISD::XXSWAPD</a>.</p>

<p>Referenced by <a class="el" href="PPCISelLowering_8cpp_source.html#l09937">PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a4bf53cdefc3e649620d40a95aadd149d"></a><!-- doxytag: member="llvm::PPCTargetLowering::expandVSXStoreForLE" ref="a4bf53cdefc3e649620d40a95aadd149d" args="(SDNode *N, DAGCombinerInfo &amp;DCI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1PPCTargetLowering.html#a4bf53cdefc3e649620d40a95aadd149d">PPCTargetLowering::expandVSXStoreForLE</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l09887">9887</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="DAGCombiner_8cpp_source.html#l00484">llvm::TargetLowering::DAGCombinerInfo::AddToWorklist()</a>, <a class="el" href="TargetLowering_8h_source.html#l02136">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01974">llvm::StoreSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01170">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04797">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01151">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00118">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00385">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00572">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00203">llvm::EVT::getSimpleVT()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00156">llvm::MachineMemOperand::getSize()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05478">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00154">llvm::ISD::INTRINSIC_VOID</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00034">llvm::SPII::Store</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::STORE</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00345">llvm::PPCISD::STXVD2X</a>, and <a class="el" href="PPCISelLowering_8h_source.html#l00293">llvm::PPCISD::XXSWAPD</a>.</p>

<p>Referenced by <a class="el" href="PPCISelLowering_8cpp_source.html#l09937">PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="accdbc78f9abaa2167777220f59617542"></a><!-- doxytag: member="llvm::PPCTargetLowering::functionArgumentNeedsConsecutiveRegisters" ref="accdbc78f9abaa2167777220f59617542" args="(Type *Ty, CallingConv::ID CallConv, bool isVarArg) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1PPCTargetLowering.html#accdbc78f9abaa2167777220f59617542">llvm::PPCTargetLowering::functionArgumentNeedsConsecutiveRegisters</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname"><em>Ty</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CallConv</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isVarArg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns true if an argument of type Ty needs to be passed in a contiguous block of registers in calling convention CallConv. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#aa49286a6251cf425a8421c4264f231ca">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8h_source.html#l00638">638</a> of file <a class="el" href="PPCISelLowering_8h_source.html">PPCISelLowering.h</a>.</p>

<p>References <a class="el" href="Type_8h_source.html#l00213">llvm::Type::isArrayTy()</a>.</p>

</div>
</div>
<a class="anchor" id="a59ad1f758337c9fcc6acddbffecd436a"></a><!-- doxytag: member="llvm::PPCTargetLowering::getByValTypeAlignment" ref="a59ad1f758337c9fcc6acddbffecd436a" args="(Type *Ty) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1PPCTargetLowering.html#a59ad1f758337c9fcc6acddbffecd436a">PPCTargetLowering::getByValTypeAlignment</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname"><em>Ty</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getByValTypeAlignment - Return the desired alignment for ByVal aggregate function arguments in the caller parameter area. </p>
<p>This is the actual alignment, not its logarithm.</p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a5b9cdbfae0f9a85819c3cd6c8b7d7858">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l00955">955</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="AArch64ISelLowering_8cpp.html#a36d3f1f9ae335b43c09bf8805c25e192">Align()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l00927">getMaxByValAlign()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00221">llvm::PPCSubtarget::hasAltivec()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00223">llvm::PPCSubtarget::hasQPX()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00261">llvm::PPCSubtarget::isDarwin()</a>, and <a class="el" href="PPCSubtarget_8cpp_source.html#l00214">llvm::PPCSubtarget::isPPC64()</a>.</p>

</div>
</div>
<a class="anchor" id="a29a161b41c69b78674a33397ee16d8b7"></a><!-- doxytag: member="llvm::PPCTargetLowering::getConstraintType" ref="a29a161b41c69b78674a33397ee16d8b7" args="(const std::string &amp;Constraint) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">PPCTargetLowering::ConstraintType</a> <a class="el" href="classllvm_1_1PPCTargetLowering.html#a29a161b41c69b78674a33397ee16d8b7">PPCTargetLowering::getConstraintType</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::string &amp;&#160;</td>
          <td class="paramname"><em>Constraint</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getConstraintType - Given a constraint, return the type of constraint it is for this target. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a31d6dacf27b7608783e33351e082bbba">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l10595">10595</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="TargetLowering_8h_source.html#l02571">llvm::TargetLowering::C_Memory</a>, and <a class="el" href="TargetLowering_8h_source.html#l02570">llvm::TargetLowering::C_RegisterClass</a>.</p>

</div>
</div>
<a class="anchor" id="a17637e25466a9e22002fae9cf07c3e24"></a><!-- doxytag: member="llvm::PPCTargetLowering::getInlineAsmMemConstraint" ref="a17637e25466a9e22002fae9cf07c3e24" args="(const std::string &amp;ConstraintCode) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1PPCTargetLowering.html#a17637e25466a9e22002fae9cf07c3e24">llvm::PPCTargetLowering::getInlineAsmMemConstraint</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::string &amp;&#160;</td>
          <td class="paramname"><em>ConstraintCode</em></td><td>)</td>
          <td> const<code> [inline, override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a3187e9da8ce576f4084d5ff4b3ef29ba">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8h_source.html#l00542">542</a> of file <a class="el" href="PPCISelLowering_8h_source.html">PPCISelLowering.h</a>.</p>

<p>References <a class="el" href="InlineAsm_8h_source.html#l00242">llvm::InlineAsm::Constraint_es</a>, <a class="el" href="InlineAsm_8h_source.html#l00245">llvm::InlineAsm::Constraint_o</a>, <a class="el" href="InlineAsm_8h_source.html#l00247">llvm::InlineAsm::Constraint_Q</a>, <a class="el" href="InlineAsm_8h_source.html#l00259">llvm::InlineAsm::Constraint_Z</a>, and <a class="el" href="InlineAsm_8h_source.html#l00261">llvm::InlineAsm::Constraint_Zy</a>.</p>

</div>
</div>
<a class="anchor" id="a4a87f9eb24a3eb39ba87c3998a4e61de"></a><!-- doxytag: member="llvm::PPCTargetLowering::getOptimalMemOpType" ref="a4a87f9eb24a3eb39ba87c3998a4e61de" args="(uint64_t Size, unsigned DstAlign, unsigned SrcAlign, bool IsMemset, bool ZeroMemset, bool MemcpyStrSrc, MachineFunction &amp;MF) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1EVT.html">EVT</a> <a class="el" href="classllvm_1_1PPCTargetLowering.html#a4a87f9eb24a3eb39ba87c3998a4e61de">PPCTargetLowering::getOptimalMemOpType</a> </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DstAlign</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcAlign</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsMemset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>ZeroMemset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>MemcpyStrSrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getOptimalMemOpType - Returns the target specific optimal type for load and store operations as a result of memset, memcpy, and memmove lowering. </p>
<p>If DstAlign is zero that means it's safe to destination alignment can satisfy any constraint. Similarly if SrcAlign is zero it means there isn't a need to check it against alignment requirement, probably because the source does not need to be loaded. If 'IsMemset' is true, that means it's expanding a memset. If 'ZeroMemset' is true, that means it's a memset of zero. 'MemcpyStrSrc' indicates whether the memcpy source is constant so it does not need to be loaded. It returns EVT::Other if the type should be determined using generic target-independent logic. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ac02f313096355af0ffbc39a04735ffc3">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l11161">11161</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F()</a>, <a class="el" href="MachineFunction_8h_source.html#l00160">llvm::MachineFunction::getFunction()</a>, <a class="el" href="TargetLowering_8h_source.html#l00163">llvm::TargetLoweringBase::getTargetMachine()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00221">llvm::PPCSubtarget::hasAltivec()</a>, <a class="el" href="Function_8h_source.html#l00217">llvm::Function::hasFnAttribute()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00225">llvm::PPCSubtarget::hasP8Vector()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00223">llvm::PPCSubtarget::hasQPX()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00224">llvm::PPCSubtarget::hasVSX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="PPCSubtarget_8cpp_source.html#l00214">llvm::PPCSubtarget::isPPC64()</a>, <a class="el" href="Attributes_8h_source.html#l00087">llvm::Attribute::NoImplicitFloat</a>, <a class="el" href="CodeGen_8h_source.html#l00050">llvm::CodeGenOpt::None</a>, and <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>.</p>

</div>
</div>
<a class="anchor" id="abc102b8f36425a29d907d991d28fdf01"></a><!-- doxytag: member="llvm::PPCTargetLowering::getPrefLoopAlignment" ref="abc102b8f36425a29d907d991d28fdf01" args="(MachineLoop *ML) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1PPCTargetLowering.html#abc102b8f36425a29d907d991d28fdf01">PPCTargetLowering::getPrefLoopAlignment</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineLoop.html">MachineLoop</a> *&#160;</td>
          <td class="paramname"><em>ML</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the preferred loop alignment. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ab7c0b22c36d039fb1a158e789cff2307">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l10559">10559</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="LoopInfo_8h_source.html#l00141">llvm::LoopBase&lt; BlockT, LoopT &gt;::block_begin()</a>, <a class="el" href="LoopInfo_8h_source.html#l00142">llvm::LoopBase&lt; BlockT, LoopT &gt;::block_end()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00047">llvm::PPC::DIR_970</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00052">llvm::PPC::DIR_PWR4</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00053">llvm::PPC::DIR_PWR5</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00054">llvm::PPC::DIR_PWR5X</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00055">llvm::PPC::DIR_PWR6</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00056">llvm::PPC::DIR_PWR6X</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00057">llvm::PPC::DIR_PWR7</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00058">llvm::PPC::DIR_PWR8</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00152">llvm::PPCSubtarget::getDarwinDirective()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00163">llvm::PPCSubtarget::getInstrInfo()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01693">llvm::PPCInstrInfo::GetInstSizeInBytes()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00091">llvm::ARM_PROC::IE</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00115">TII</a>.</p>

</div>
</div>
<a class="anchor" id="a7e08a461c58c82e0564d2cd25c6d9990"></a><!-- doxytag: member="llvm::PPCTargetLowering::getPreIndexedAddressParts" ref="a7e08a461c58c82e0564d2cd25c6d9990" args="(SDNode *N, SDValue &amp;Base, SDValue &amp;Offset, ISD::MemIndexedMode &amp;AM, SelectionDAG &amp;DAG) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1PPCTargetLowering.html#a7e08a461c58c82e0564d2cd25c6d9990">PPCTargetLowering::getPreIndexedAddressParts</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;&#160;</td>
          <td class="paramname"><em>AM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getPreIndexedAddressParts - returns true by value, base pointer and offset pointer and addressing mode by reference if the node's address can be legally represented as pre-indexed load / store address. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a0494f569df118d504e92cbe003d96319">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l01745">1745</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="PPCISelLowering_8cpp.html#a39032b11b8339a15cd3c828db23000fb">DisablePPCPreinc</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00118">llvm::SDValue::getNode()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00223">llvm::PPCSubtarget::hasQPX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00543">llvm::SDNode::isPredecessorOf()</a>, <a class="el" href="ValueTypes_8h_source.html#l00115">llvm::EVT::isVector()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00362">llvm::AArch64DB::LD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::PRE_INC</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l01618">SelectAddressRegImm()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l01533">SelectAddressRegReg()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l01717">SelectAddressRegRegOnly()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::SEXTLOAD</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00363">llvm::AArch64DB::ST</a>, <a class="el" href="BitVector_8h_source.html#l00576">std::swap()</a>, <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v4f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00104">llvm::MVT::v4f64</a>.</p>

</div>
</div>
<a class="anchor" id="ad3db7706c8e55eadb6ba80f5f8b88d7b"></a><!-- doxytag: member="llvm::PPCTargetLowering::getRegForInlineAsmConstraint" ref="ad3db7706c8e55eadb6ba80f5f8b88d7b" args="(const TargetRegisterInfo *TRI, const std::string &amp;Constraint, MVT VT) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * &gt; <a class="el" href="classllvm_1_1PPCTargetLowering.html#ad3db7706c8e55eadb6ba80f5f8b88d7b">PPCTargetLowering::getRegForInlineAsmConstraint</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::string &amp;&#160;</td>
          <td class="paramname"><em>Constraint</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Given a physical register constraint (e.g. </p>
<p>{edx}), return the register number and the register class for the register.</p>
<p>Given a register class constraint, like 'r', if this corresponds directly to an LLVM register class, return a register of 0 and the register class pointer.</p>
<p>This should only be used for C_Register constraints. On error, this returns a register number of 0 and a null register class pointer. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a148fcea95799150cb13b4878d8565bc5">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l10679">10679</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="StringRef_8h_source.html#l00138">llvm::StringRef::equals_lower()</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00485">llvm::TargetRegisterInfo::getMatchingSuperReg()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00223">llvm::PPCSubtarget::hasQPX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="PPCSubtarget_8cpp_source.html#l00214">llvm::PPCSubtarget::isPPC64()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v4f32</a>.</p>

</div>
</div>
<a class="anchor" id="a632ece365fc5077e83e40d5efa40e6fd"></a><!-- doxytag: member="llvm::PPCTargetLowering::getRegisterByName" ref="a632ece365fc5077e83e40d5efa40e6fd" args="(const char *RegName, EVT VT) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1PPCTargetLowering.html#a632ece365fc5077e83e40d5efa40e6fd">PPCTargetLowering::getRegisterByName</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td>
          <td class="paramname"><em>RegName</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the register ID of the name passed in. </p>
<p>Used by named register global variables extension. There is no target-independent behaviour so the default action is to bail. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a6e33400527ce2cfbc84cafb11787ddf6">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l10930">10930</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="StringSwitch_8h_source.html#l00055">llvm::StringSwitch&lt; T, R &gt;::Case()</a>, <a class="el" href="StringSwitch_8h_source.html#l00111">llvm::StringSwitch&lt; T, R &gt;::Default()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="X86DisassemblerDecoder_8cpp_source.html#l00856">is64Bit()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00268">llvm::PPCSubtarget::isDarwinABI()</a>, <a class="el" href="PPCSubtarget_8cpp_source.html#l00214">llvm::PPCSubtarget::isPPC64()</a>, <a class="el" href="PDBTypes_8h_source.html#l00416">llvm::R13</a>, and <a class="el" href="ErrorHandling_8cpp_source.html#l00061">llvm::report_fatal_error()</a>.</p>

</div>
</div>
<a class="anchor" id="a3c48753b4adaf517dee29ec286e15d4d"></a><!-- doxytag: member="llvm::PPCTargetLowering::getScalarShiftAmountTy" ref="a3c48753b4adaf517dee29ec286e15d4d" args="(EVT LHSTy) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MVT.html">MVT</a> <a class="el" href="classllvm_1_1PPCTargetLowering.html#a3c48753b4adaf517dee29ec286e15d4d">llvm::PPCTargetLowering::getScalarShiftAmountTy</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>LHSTy</em></td><td>)</td>
          <td> const<code> [inline, override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a0a5f9cfaec7239ea289716ff11c8e56a">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8h_source.html#l00421">421</a> of file <a class="el" href="PPCISelLowering_8h_source.html">PPCISelLowering.h</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>.</p>

</div>
</div>
<a class="anchor" id="afdf7d53d8e2b25e7b5c7981da1f11bcf"></a><!-- doxytag: member="llvm::PPCTargetLowering::getSchedulingPreference" ref="afdf7d53d8e2b25e7b5c7981da1f11bcf" args="(SDNode *N) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309e">Sched::Preference</a> <a class="el" href="classllvm_1_1PPCTargetLowering.html#afdf7d53d8e2b25e7b5c7981da1f11bcf">PPCTargetLowering::getSchedulingPreference</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Some scheduler, e.g. </p>
<p>hybrid, can switch to different scheduling heuristics for different nodes. This function returns the preference (or none) for the given node. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a0b8a3a914039d67c229f92a5f618fe78">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l11331">11331</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="PPCISelLowering_8cpp.html#ae8df7699f069ce76cf9c5d988b4319d3">DisableILPPref</a>, <a class="el" href="PPCSubtarget_8cpp_source.html#l00170">llvm::PPCSubtarget::enableMachineScheduler()</a>, <a class="el" href="TargetLowering_8h_source.html#l00362">llvm::TargetLoweringBase::getSchedulingPreference()</a>, and <a class="el" href="TargetLowering_8h_source.html#l00072">llvm::Sched::ILP</a>.</p>

</div>
</div>
<a class="anchor" id="a7b947e723a15a56090d5a4d0f030f44f"></a><!-- doxytag: member="llvm::PPCTargetLowering::getScratchRegisters" ref="a7b947e723a15a56090d5a4d0f030f44f" args="(CallingConv::ID CC) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a> * <a class="el" href="classllvm_1_1PPCTargetLowering.html#a7b947e723a15a56090d5a4d0f030f44f">PPCTargetLowering::getScratchRegisters</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CC</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns a 0 terminated array of registers that can be safely used as scratch registers. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#ad55d01549a5c6add00b01100283484fd">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l11305">11305</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="ab49cf48bc1ad9edf3b7b89c943857371"></a><!-- doxytag: member="llvm::PPCTargetLowering::getSetCCResultType" ref="ab49cf48bc1ad9edf3b7b89c943857371" args="(LLVMContext &amp;Context, EVT VT) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1EVT.html">EVT</a> <a class="el" href="classllvm_1_1PPCTargetLowering.html#ab49cf48bc1ad9edf3b7b89c943857371">PPCTargetLowering::getSetCCResultType</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;&#160;</td>
          <td class="paramname"><em>Context</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getSetCCResultType - Return the <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0" title="SetCC operator - This evaluates to a true value iff the condition is true.">ISD::SETCC</a> ValueType </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a6bae2f7f49a5438c150cbd4cbdda11f9">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l01058">1058</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ValueTypes_8h_source.html#l00080">llvm::EVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="ValueTypes_8h_source.html#l00225">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00070">llvm::EVT::getVectorVT()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00223">llvm::PPCSubtarget::hasQPX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="ValueTypes_8h_source.html#l00115">llvm::EVT::isVector()</a>, and <a class="el" href="PPCSubtarget_8h_source.html#l00199">llvm::PPCSubtarget::useCRBits()</a>.</p>

<p>Referenced by <a class="el" href="PPCISelLowering_8cpp_source.html#l07803">ReplaceNodeResults()</a>.</p>

</div>
</div>
<a class="anchor" id="a685bfe474ca920468f17fc82cf4664e6"></a><!-- doxytag: member="llvm::PPCTargetLowering::getSingleConstraintMatchWeight" ref="a685bfe474ca920468f17fc82cf4664e6" args="(AsmOperandInfo &amp;info, const char *constraint) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">TargetLowering::ConstraintWeight</a> <a class="el" href="classllvm_1_1PPCTargetLowering.html#a685bfe474ca920468f17fc82cf4664e6">PPCTargetLowering::getSingleConstraintMatchWeight</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html">AsmOperandInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>info</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td>
          <td class="paramname"><em>constraint</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Examine constraint string and operand type and determine a weight value. </p>
<p>Examine constraint type and operand type and determine a weight value.</p>
<p>The operand object must already have been set up with the operand type.</p>
<p>This object must already have been set up with the operand type and the current alternative constraint selected. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a04dfb06ba2391546356e8245899ae8cf">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l10627">10627</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="TargetLowering_8h_source.html#l02606">llvm::TargetLowering::AsmOperandInfo::CallOperandVal</a>, <a class="el" href="TargetLowering_8h_source.html#l02589">llvm::TargetLowering::CW_Default</a>, <a class="el" href="TargetLowering_8h_source.html#l02578">llvm::TargetLowering::CW_Invalid</a>, <a class="el" href="TargetLowering_8h_source.html#l02587">llvm::TargetLowering::CW_Memory</a>, <a class="el" href="TargetLowering_8h_source.html#l02586">llvm::TargetLowering::CW_Register</a>, <a class="el" href="Value_8h_source.html#l00214">llvm::Value::getType()</a>, <a class="el" href="Type_8h_source.html#l00146">llvm::Type::isDoubleTy()</a>, <a class="el" href="Type_8h_source.html#l00143">llvm::Type::isFloatTy()</a>, <a class="el" href="Type_8h_source.html#l00193">llvm::Type::isIntegerTy()</a>, and <a class="el" href="Type_8h_source.html#l00226">llvm::Type::isVectorTy()</a>.</p>

</div>
</div>
<a class="anchor" id="a22040a96a01d1504b931efe54483505b"></a><!-- doxytag: member="llvm::PPCTargetLowering::getTargetNodeName" ref="a22040a96a01d1504b931efe54483505b" args="(unsigned Opcode) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char * <a class="el" href="classllvm_1_1PPCTargetLowering.html#a22040a96a01d1504b931efe54483505b">PPCTargetLowering::getTargetNodeName</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classllvm_1_1PPCTargetLowering.html#a22040a96a01d1504b931efe54483505b" title="getTargetNodeName() - This method returns the name of a target specific DAG node.">getTargetNodeName()</a> - This method returns the name of a target specific DAG node. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#afea1753e400871bd4dad3a44d26589e9">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l00968">968</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="PPCISelLowering_8h_source.html#l00214">llvm::PPCISD::ADD_TLS</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00266">llvm::PPCISD::ADDI_DTPREL_L</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00225">llvm::PPCISD::ADDI_TLSGD_L</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00235">llvm::PPCISD::ADDI_TLSGD_L_ADDR</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00246">llvm::PPCISD::ADDI_TLSLD_L</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00256">llvm::PPCISD::ADDI_TLSLD_L_ADDR</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00261">llvm::PPCISD::ADDIS_DTPREL_HA</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00200">llvm::PPCISD::ADDIS_GOT_TPREL_HA</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00219">llvm::PPCISD::ADDIS_TLSGD_HA</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00240">llvm::PPCISD::ADDIS_TLSLD_HA</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00135">llvm::PPCISD::ANDIo_1_EQ_BIT</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00135">llvm::PPCISD::ANDIo_1_GT_BIT</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00108">llvm::PPCISD::BCTRL</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00112">llvm::PPCISD::BCTRL_LOAD_TOC</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00168">llvm::PPCISD::BDNZ</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00168">llvm::PPCISD::BDZ</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00100">llvm::PPCISD::CALL</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00100">llvm::PPCISD::CALL_NOP</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00279">llvm::PPCISD::CLRBHRB</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00065">llvm::PPCISD::CMPB</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00164">llvm::PPCISD::COND_BRANCH</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00186">llvm::PPCISD::CR6SET</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00187">llvm::PPCISD::CR6UNSET</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00080">llvm::PPCISD::DYNALLOC</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00145">llvm::PPCISD::EH_SJLJ_LONGJMP</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00142">llvm::PPCISD::EH_SJLJ_SETJMP</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00173">llvm::PPCISD::FADDRTZ</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00038">llvm::PPCISD::FCFID</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00042">llvm::PPCISD::FCFIDS</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00042">llvm::PPCISD::FCFIDU</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00042">llvm::PPCISD::FCFIDUS</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00051">llvm::PPCISD::FCTIDUZ</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00047">llvm::PPCISD::FCTIDZ</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00051">llvm::PPCISD::FCTIWUZ</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00047">llvm::PPCISD::FCTIWZ</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00029">llvm::PPCISD::FIRST_NUMBER</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00054">llvm::PPCISD::FRE</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00054">llvm::PPCISD::FRSQRTE</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00033">llvm::PPCISD::FSEL</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00230">llvm::PPCISD::GET_TLS_ADDR</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00251">llvm::PPCISD::GET_TLSLD_ADDR</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00084">llvm::PPCISD::GlobalBaseReg</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00072">llvm::PPCISD::Hi</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00321">llvm::PPCISD::LBRX</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00206">llvm::PPCISD::LD_GOT_TPREL_L</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00330">llvm::PPCISD::LFIWAX</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00335">llvm::PPCISD::LFIWZX</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00072">llvm::PPCISD::Lo</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00340">llvm::PPCISD::LXVD2X</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00283">llvm::PPCISD::MFBHRBE</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00176">llvm::PPCISD::MFFS</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00120">llvm::PPCISD::MFOCRF</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00123">llvm::PPCISD::MFVSR</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00104">llvm::PPCISD::MTCTR</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00126">llvm::PPCISD::MTVSRA</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00129">llvm::PPCISD::MTVSRZ</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00191">llvm::PPCISD::PPC32_GOT</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00195">llvm::PPCISD::PPC32_PICGOT</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00309">llvm::PPCISD::QBFLT</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00302">llvm::PPCISD::QVALIGNI</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00305">llvm::PPCISD::QVESPLATI</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00296">llvm::PPCISD::QVFPERM</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00299">llvm::PPCISD::QVGPCI</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00349">llvm::PPCISD::QVLFSb</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00139">llvm::PPCISD::READ_TIME_BASE</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00115">llvm::PPCISD::RET_FLAG</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00286">llvm::PPCISD::RFEBB</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00276">llvm::PPCISD::SC</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00089">llvm::PPCISD::SHL</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00089">llvm::PPCISD::SRA</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00095">llvm::PPCISD::SRA_ADDZE</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00089">llvm::PPCISD::SRL</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00315">llvm::PPCISD::STBRX</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00325">llvm::PPCISD::STFIWX</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00345">llvm::PPCISD::STXVD2X</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00183">llvm::PPCISD::TC_RETURN</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00354">llvm::PPCISD::TOC_ENTRY</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00272">llvm::PPCISD::VADD_SPLAT</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00151">llvm::PPCISD::VCMP</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00157">llvm::PPCISD::VCMPo</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00058">llvm::PPCISD::VMADDFP</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00058">llvm::PPCISD::VNMSUBFP</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00062">llvm::PPCISD::VPERM</a>, and <a class="el" href="PPCISelLowering_8h_source.html#l00293">llvm::PPCISD::XXSWAPD</a>.</p>

</div>
</div>
<a class="anchor" id="a9c9693e6e8d10fc782833b104ae0dc67"></a><!-- doxytag: member="llvm::PPCTargetLowering::getTgtMemIntrinsic" ref="a9c9693e6e8d10fc782833b104ae0dc67" args="(IntrinsicInfo &amp;Info, const CallInst &amp;I, unsigned Intrinsic) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1PPCTargetLowering.html#a9c9693e6e8d10fc782833b104ae0dc67">PPCTargetLowering::getTgtMemIntrinsic</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html">IntrinsicInfo</a> &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CallInst.html">CallInst</a> &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Given an intrinsic, checks if on the target the intrinsic will need to map to a MemIntrinsicNode (touches memory). </p>
<p>If this is the case, it returns true and store the intrinsic information into the IntrinsicInfo that was passed to the function. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a4f3aa6fc0ecfb26a0d84841dddcd9980">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l10958">10958</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="TargetLowering_8h_source.html#l00492">llvm::TargetLoweringBase::IntrinsicInfo::align</a>, <a class="el" href="Instructions_8h_source.html#l01441">llvm::CallInst::getArgOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00245">llvm::EVT::getStoreSize()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i16</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00154">llvm::ISD::INTRINSIC_VOID</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00147">llvm::ISD::INTRINSIC_W_CHAIN</a>, <a class="el" href="TargetLowering_8h_source.html#l00487">llvm::TargetLoweringBase::IntrinsicInfo::memVT</a>, <a class="el" href="TargetLowering_8h_source.html#l00489">llvm::TargetLoweringBase::IntrinsicInfo::offset</a>, <a class="el" href="TargetLowering_8h_source.html#l00486">llvm::TargetLoweringBase::IntrinsicInfo::opc</a>, <a class="el" href="TargetLowering_8h_source.html#l00488">llvm::TargetLoweringBase::IntrinsicInfo::ptrVal</a>, <a class="el" href="TargetLowering_8h_source.html#l00494">llvm::TargetLoweringBase::IntrinsicInfo::readMem</a>, <a class="el" href="TargetLowering_8h_source.html#l00490">llvm::TargetLoweringBase::IntrinsicInfo::size</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v2f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>, <a class="el" href="TargetLowering_8h_source.html#l00493">llvm::TargetLoweringBase::IntrinsicInfo::vol</a>, and <a class="el" href="TargetLowering_8h_source.html#l00495">llvm::TargetLoweringBase::IntrinsicInfo::writeMem</a>.</p>

</div>
</div>
<a class="anchor" id="a42c3e42ba7e54738ed292ded0b6e1538"></a><!-- doxytag: member="llvm::PPCTargetLowering::isCheapToSpeculateCtlz" ref="a42c3e42ba7e54738ed292ded0b6e1538" args="() const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1PPCTargetLowering.html#a42c3e42ba7e54738ed292ded0b6e1538">llvm::PPCTargetLowering::isCheapToSpeculateCtlz</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline, override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if it is cheap to speculate a call to intrinsic ctlz. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ac3c0838d81398b04375c7b7d3e921b38">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8h_source.html#l00427">427</a> of file <a class="el" href="PPCISelLowering_8h_source.html">PPCISelLowering.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4afa94a9c1b1322546aeebf7618ed40d"></a><!-- doxytag: member="llvm::PPCTargetLowering::isCheapToSpeculateCttz" ref="a4afa94a9c1b1322546aeebf7618ed40d" args="() const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1PPCTargetLowering.html#a4afa94a9c1b1322546aeebf7618ed40d">llvm::PPCTargetLowering::isCheapToSpeculateCttz</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline, override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if it is cheap to speculate a call to intrinsic cttz. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ac581576a1ee47610f9b10da0ea74fd90">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8h_source.html#l00423">423</a> of file <a class="el" href="PPCISelLowering_8h_source.html">PPCISelLowering.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad834320ec2b8e1665adfd082eaada868"></a><!-- doxytag: member="llvm::PPCTargetLowering::isFMAFasterThanFMulAndFAdd" ref="ad834320ec2b8e1665adfd082eaada868" args="(EVT VT) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1PPCTargetLowering.html#ad834320ec2b8e1665adfd082eaada868">PPCTargetLowering::isFMAFasterThanFMulAndFAdd</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isFMAFasterThanFMulAndFAdd - Return true if an FMA operation is faster than a pair of fmul and fadd instructions. </p>
<p>fmuladd intrinsics will be expanded to FMAs when this method returns true, otherwise fmuladd is expanded to fmul + fadd. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a8cbe090e0985c49fdc3d9b27b42788f0">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l11287">11287</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="ValueTypes_8h_source.html#l00210">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00203">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00094">llvm::EVT::isSimple()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00163">llvm::MVT::SimpleTy</a>.</p>

</div>
</div>
<a class="anchor" id="a4ba823911ee32a35a1a7a2e12f3289f7"></a><!-- doxytag: member="llvm::PPCTargetLowering::isFPExtFree" ref="a4ba823911ee32a35a1a7a2e12f3289f7" args="(EVT VT) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1PPCTargetLowering.html#a4ba823911ee32a35a1a7a2e12f3289f7">PPCTargetLowering::isFPExtFree</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if an fpext operation is free (for instance, because single-precision floating-point numbers are implicitly extended to double-precision). </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a69949faf25e12f39a68713bff15ad394">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l11239">11239</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ValueTypes_8h_source.html#l00105">llvm::EVT::isFloatingPoint()</a>.</p>

</div>
</div>
<a class="anchor" id="aff5e1ccebed969088d63237834e19817"></a><!-- doxytag: member="llvm::PPCTargetLowering::isLegalAddImmediate" ref="aff5e1ccebed969088d63237834e19817" args="(int64_t Imm) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1PPCTargetLowering.html#aff5e1ccebed969088d63237834e19817">PPCTargetLowering::isLegalAddImmediate</a> </td>
          <td>(</td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Imm</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isLegalAddImmediate - Return true if the specified immediate is legal add immediate, that is the target has add instructions which can add a register and the immediate without having to materialize the immediate into a register. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a62fd51d57f54699226813ca9b46c4d24">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l11248">11248</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MathExtras_8h_source.html#l00272">llvm::isInt&lt; 16 &gt;()</a>, and <a class="el" href="MathExtras_8h_source.html#l00298">llvm::isUInt&lt; 16 &gt;()</a>.</p>

</div>
</div>
<a class="anchor" id="aa7d3b3d7bef71bede6c6410bf162854d"></a><!-- doxytag: member="llvm::PPCTargetLowering::isLegalAddressingMode" ref="aa7d3b3d7bef71bede6c6410bf162854d" args="(const AddrMode &amp;AM, Type *Ty, unsigned AS) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1PPCTargetLowering.html#aa7d3b3d7bef71bede6c6410bf162854d">PPCTargetLowering::isLegalAddressingMode</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">AddrMode</a> &amp;&#160;</td>
          <td class="paramname"><em>AM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname"><em>Ty</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>AS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isLegalAddressingMode - Return true if the addressing mode represented by AM is legal for this target, for a load/store of the specified type. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ac28e04d7334017b36b32a288fbf1b1f3">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l10827">10827</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="TargetLowering_8h_source.html#l01447">llvm::TargetLoweringBase::AddrMode::BaseGV</a>, <a class="el" href="TargetLowering_8h_source.html#l01448">llvm::TargetLoweringBase::AddrMode::BaseOffs</a>, <a class="el" href="TargetLowering_8h_source.html#l01449">llvm::TargetLoweringBase::AddrMode::HasBaseReg</a>, <a class="el" href="Type_8h_source.html#l00226">llvm::Type::isVectorTy()</a>, and <a class="el" href="TargetLowering_8h_source.html#l01450">llvm::TargetLoweringBase::AddrMode::Scale</a>.</p>

</div>
</div>
<a class="anchor" id="aeda0b757f19cd0c67deb589e0ce0cdb9"></a><!-- doxytag: member="llvm::PPCTargetLowering::isLegalICmpImmediate" ref="aeda0b757f19cd0c67deb589e0ce0cdb9" args="(int64_t Imm) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1PPCTargetLowering.html#aeda0b757f19cd0c67deb589e0ce0cdb9">PPCTargetLowering::isLegalICmpImmediate</a> </td>
          <td>(</td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Imm</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isLegalICmpImmediate - Return true if the specified immediate is legal icmp immediate, that is the target has icmp instructions which can compare a register against the immediate without having to materialize the immediate into a register. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a304fecea6880ee728da8efcc8186b222">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l11244">11244</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MathExtras_8h_source.html#l00272">llvm::isInt&lt; 16 &gt;()</a>, and <a class="el" href="MathExtras_8h_source.html#l00298">llvm::isUInt&lt; 16 &gt;()</a>.</p>

</div>
</div>
<a class="anchor" id="a26daafd86d9f5f03a8963dcc9e9b5804"></a><!-- doxytag: member="llvm::PPCTargetLowering::isOffsetFoldingLegal" ref="a26daafd86d9f5f03a8963dcc9e9b5804" args="(const GlobalAddressSDNode *GA) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1PPCTargetLowering.html#a26daafd86d9f5f03a8963dcc9e9b5804">PPCTargetLowering::isOffsetFoldingLegal</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *&#160;</td>
          <td class="paramname"><em>GA</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if folding a constant offset with the given GlobalAddress is legal. </p>
<p>It is frequently not legal in PIC relocation models. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a6634fc60337427fd6c33e851a4ff45ad">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l10953">10953</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a0c9601934baa227ce802de96110b47bc"></a><!-- doxytag: member="llvm::PPCTargetLowering::isTruncateFree" ref="a0c9601934baa227ce802de96110b47bc" args="(Type *Ty1, Type *Ty2) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1PPCTargetLowering.html#a0c9601934baa227ce802de96110b47bc">PPCTargetLowering::isTruncateFree</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname"><em>Ty1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname"><em>Ty2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isTruncateFree - Return true if it's free to truncate a value of type Ty1 to type Ty2. </p>
<p>e.g. On <a class="el" href="namespacellvm_1_1PPC.html" title="Define some predicates that are used for node matching.">PPC</a> it's free to truncate a i64 value in register X1 to i32 by referencing its sub-register R1. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a00856c52a5a67b38d8332c7842429153">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l11203">11203</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="Type_8cpp_source.html#l00121">llvm::Type::getPrimitiveSizeInBits()</a>, and <a class="el" href="Type_8h_source.html#l00193">llvm::Type::isIntegerTy()</a>.</p>

</div>
</div>
<a class="anchor" id="af075f198cd750d859857bb7b87544931"></a><!-- doxytag: member="llvm::PPCTargetLowering::isTruncateFree" ref="af075f198cd750d859857bb7b87544931" args="(EVT VT1, EVT VT2) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1PPCTargetLowering.html#a0c9601934baa227ce802de96110b47bc">PPCTargetLowering::isTruncateFree</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ad50a6bb030ac7c8ee182db1ffbc0b155">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l11211">11211</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ValueTypes_8h_source.html#l00233">llvm::EVT::getSizeInBits()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00110">llvm::EVT::isInteger()</a>.</p>

</div>
</div>
<a class="anchor" id="a2d0ce4ee513f57d110efb8247ea59afb"></a><!-- doxytag: member="llvm::PPCTargetLowering::isZExtFree" ref="a2d0ce4ee513f57d110efb8247ea59afb" args="(SDValue Val, EVT VT2) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1PPCTargetLowering.html#a2d0ce4ee513f57d110efb8247ea59afb">PPCTargetLowering::isZExtFree</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if zero-extending the specific node Val to type VT2 is free (either because it's implicitly zero-extended such as <a class="el" href="namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching.">ARM</a> ldrb / ldrh or because it's folded such as <a class="el" href="namespacellvm_1_1X86.html" title="Define some predicates that are used for node matching.">X86</a> zero-extending loads). </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ad7525b1f1f76ae8c848b840f250828a2">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l11219">11219</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l01941">llvm::LoadSDNode::getExtensionType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01147">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i16</a>, <a class="el" href="PPCSubtarget_8cpp_source.html#l00214">llvm::PPCSubtarget::isPPC64()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00778">llvm::ISD::NON_EXTLOAD</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00781">llvm::ISD::ZEXTLOAD</a>.</p>

</div>
</div>
<a class="anchor" id="a7e3dbf1ce1122add34e8c6e2e0702f92"></a><!-- doxytag: member="llvm::PPCTargetLowering::LowerAsmOperandForConstraint" ref="a7e3dbf1ce1122add34e8c6e2e0702f92" args="(SDValue Op, std::string &amp;Constraint, std::vector&lt; SDValue &gt; &amp;Ops, SelectionDAG &amp;DAG) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1PPCTargetLowering.html#a7e3dbf1ce1122add34e8c6e2e0702f92">PPCTargetLowering::LowerAsmOperandForConstraint</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string &amp;&#160;</td>
          <td class="paramname"><em>Constraint</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>LowerAsmOperandForConstraint - Lower the specified operand into the Ops vector. </p>
<p>If it is invalid, don't add anything to Ops. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#af6ec97cdccccd552fe3234d495b95c70">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l10751">10751</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="Casting_8h_source.html#l00285">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00118">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01420">llvm::ConstantSDNode::getSExtValue()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="MathExtras_8h_source.html#l00272">llvm::isInt&lt; 16 &gt;()</a>, <a class="el" href="MathExtras_8h_source.html#l00360">llvm::isPowerOf2_64()</a>, <a class="el" href="MathExtras_8h_source.html#l00298">llvm::isUInt&lt; 16 &gt;()</a>, and <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>.</p>

</div>
</div>
<a class="anchor" id="ae03fd553a0f5e640324a7cdddbffb6b8"></a><!-- doxytag: member="llvm::PPCTargetLowering::LowerOperation" ref="ae03fd553a0f5e640324a7cdddbffb6b8" args="(SDValue Op, SelectionDAG &amp;DAG) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1PPCTargetLowering.html#ae03fd553a0f5e640324a7cdddbffb6b8">PPCTargetLowering::LowerOperation</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>LowerOperation - Provide custom lowering hooks for some operations. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#ac1d2fe9f694b72600728e7d31fc11b7c">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l07742">7742</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00638">llvm::ISD::ADJUST_TRAMPOLINE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00063">llvm::ISD::BlockAddress</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00259">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00063">llvm::ISD::ConstantPool</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00524">llvm::ISD::DYNAMIC_STACKALLOC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00106">llvm::ISD::EH_SJLJ_LONGJMP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00100">llvm::ISD::EH_SJLJ_SETJMP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00270">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00455">llvm::ISD::FLT_ROUNDS_</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00433">llvm::ISD::FP_TO_SINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00434">llvm::ISD::FP_TO_UINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00073">llvm::ISD::FRAMEADDR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00868">llvm::SDValue::getOpcode()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::GlobalAddress</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::GlobalTLSAddress</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00632">llvm::ISD::INIT_TRAMPOLINE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00147">llvm::ISD::INTRINSIC_W_CHAIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00139">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00063">llvm::ISD::JumpTable</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::LOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00073">llvm::ISD::RETURNADDR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00306">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00354">llvm::ISD::SELECT_CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00362">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00368">llvm::ISD::SHL_PARTS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00398">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00368">llvm::ISD::SRA_PARTS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00368">llvm::ISD::SRL_PARTS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00582">llvm::ISD::STACKRESTORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::STORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00386">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::UINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00595">llvm::ISD::VAARG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00600">llvm::ISD::VACOPY</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00604">llvm::ISD::VASTART</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00298">llvm::ISD::VECTOR_SHUFFLE</a>.</p>

</div>
</div>
<a class="anchor" id="ab4ccdcee4c7a2e0892715d0a8094b86e"></a><!-- doxytag: member="llvm::PPCTargetLowering::PerformDAGCombine" ref="ab4ccdcee4c7a2e0892715d0a8094b86e" args="(SDNode *N, DAGCombinerInfo &amp;DCI) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1PPCTargetLowering.html#ab4ccdcee4c7a2e0892715d0a8094b86e">PPCTargetLowering::PerformDAGCombine</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This method will be invoked for all target nodes and for any target-independent nodes that the target has registered with invoke it for. </p>
<p>The semantics are as follows: Return <a class="el" href="classllvm_1_1Value.html" title="LLVM Value Representation.">Value</a>: SDValue.Val == 0 - No change was made SDValue.Val == N - N was replaced, is dead, and is already handled. otherwise - N should be replaced by the returned Operand.</p>
<p>In addition, methods provided by DAGCombinerInfo may be used to perform more complex transformations. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a23088f6e5065a437e6448022592ad85c">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l09937">9937</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::ADD</a>, <a class="el" href="X86ISelDAGToDAG_8cpp_source.html#l01647">ADD</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00484">llvm::TargetLowering::DAGCombinerInfo::AddToWorklist()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00383">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00168">llvm::PPCISD::BDNZ</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00168">llvm::PPCISD::BDZ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00474">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00530">llvm::ISD::BR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::BR_CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00545">llvm::ISD::BRCOND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00332">llvm::ISD::BSWAP</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l06575">BuildIntrinsicOp()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00493">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00164">llvm::PPCISD::COND_BRANCH</a>, <a class="el" href="TargetLowering_8h_source.html#l02136">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l09840">expandVSXLoadForLE()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l09887">expandVSXStoreForLE()</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00047">llvm::PPCISD::FCTIWZ</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l09149">findConsecutiveLoad()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00465">llvm::ISD::FP_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00447">llvm::ISD::FP_ROUND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00433">llvm::ISD::FP_TO_SINT</a>, <a class="el" href="DataLayout_8cpp_source.html#l00674">llvm::DataLayout::getABITypeAlignment()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01113">llvm::MemSDNode::getAlignment()</a>, <a class="el" href="APInt_8h_source.html#l00449">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l07166">getAltivecCompareInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01945">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01170">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01128">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00288">llvm::SelectionDAG::getContext()</a>, <a class="el" href="TargetLowering_8h_source.html#l00164">llvm::TargetLoweringBase::getDataLayout()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00283">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00226">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04797">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01151">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01147">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00118">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00868">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00385">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00877">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00572">llvm::SDNode::getOperand()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00877">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01722">llvm::SelectionDAG::getRegister()</a>, <a class="el" href="ValueTypes_8h_source.html#l00210">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00203">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00233">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00245">llvm::EVT::getStoreSize()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="ValueTypes_8cpp_source.html#l00181">llvm::EVT::getTypeForEVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01456">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00625">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05478">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00115">llvm::MVT::Glue</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00221">llvm::PPCSubtarget::hasAltivec()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00234">llvm::PPCSubtarget::hasLDBRX()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06629">llvm::SDNode::hasNUsesOfValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00898">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00430">llvm::SDNode::hasOneUse()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00225">llvm::PPCSubtarget::hasP8Vector()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00223">llvm::PPCSubtarget::hasQPX()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00217">llvm::PPCSubtarget::hasSTFIWX()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00224">llvm::PPCSubtarget::hasVSX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00154">llvm::ISD::INTRINSIC_VOID</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00147">llvm::ISD::INTRINSIC_W_CHAIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00139">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00207">llvm::PPCSubtarget::isLittleEndian()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02234">llvm::ISD::isNON_EXTLoad()</a>, <a class="el" href="PPCSubtarget_8cpp_source.html#l00214">llvm::PPCSubtarget::isPPC64()</a>, <a class="el" href="ValueTypes_8h_source.html#l00094">llvm::EVT::isSimple()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01917">llvm::LSBaseSDNode::isUnindexed()</a>, <a class="el" href="Lint_8cpp_source.html#l00697">isZero()</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00321">llvm::PPCISD::LBRX</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00033">llvm::SPII::Load</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::LOAD</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02014">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00120">llvm::PPCISD::MFOCRF</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, <a class="el" href="ELFYAML_8cpp_source.html#l00591">Other</a>, <a class="el" href="MachineValueType_8h_source.html#l00054">llvm::MVT::ppcf128</a>, <a class="el" href="PPCPredicates_8h_source.html#l00030">llvm::PPC::PRED_EQ</a>, <a class="el" href="PPCPredicates_8h_source.html#l00031">llvm::PPC::PRED_GE</a>, <a class="el" href="PPCPredicates_8h_source.html#l00028">llvm::PPC::PRED_LT</a>, <a class="el" href="PPCPredicates_8h_source.html#l00033">llvm::PPC::PRED_NE</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06291">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00354">llvm::ISD::SELECT_CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00362">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00821">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00826">llvm::ISD::SETNE</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00089">llvm::PPCISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00377">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00089">llvm::PPCISD::SRA</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00089">llvm::PPCISD::SRL</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00315">llvm::PPCISD::STBRX</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00325">llvm::PPCISD::STFIWX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::STORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00050">llvm::ISD::TokenFactor</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00386">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::UINT_TO_FP</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00513">llvm::SDNode::use_begin()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00517">llvm::SDNode::use_end()</a>, <a class="el" href="ARCInstKind_8h_source.html#l00053">llvm::objcarc::User</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00151">llvm::PPCISD::VCMP</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00157">llvm::PPCISD::VCMPo</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00343">VI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00380">llvm::ISD::ZERO_EXTEND</a>, and <a class="el" href="APInt_8cpp_source.html#l00996">llvm::APInt::zext()</a>.</p>

</div>
</div>
<a class="anchor" id="a49eedef79b249eb098470debb9601eb7"></a><!-- doxytag: member="llvm::PPCTargetLowering::ReplaceNodeResults" ref="a49eedef79b249eb098470debb9601eb7" args="(SDNode *N, SmallVectorImpl&lt; SDValue &gt; &amp;Results, SelectionDAG &amp;DAG) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1PPCTargetLowering.html#a49eedef79b249eb098470debb9601eb7">PPCTargetLowering::ReplaceNodeResults</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Results</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ReplaceNodeResults - Replace the results of node with an illegal result type with new values built out of custom code. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a18263310fa576c9f859793984120ac59">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l07803">7803</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00178">llvm::ISD::BUILD_PAIR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00172">llvm::ISD::EXTRACT_ELEMENT</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00173">llvm::PPCISD::FADDRTZ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00462">llvm::ISD::FP_ROUND_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00433">llvm::ISD::FP_TO_SINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00434">llvm::ISD::FP_TO_UINT</a>, <a class="el" href="SelectionDAG_8h_source.html#l00288">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01238">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00385">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00572">llvm::SDNode::getOperand()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l01058">getSetCCResultType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00625">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05478">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00147">llvm::ISD::INTRINSIC_W_CHAIN</a>, <a class="el" href="PPCSubtarget_8cpp_source.html#l00214">llvm::PPCSubtarget::isPPC64()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00269">llvm::PPCSubtarget::isSVR4ABI()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, <a class="el" href="MachineValueType_8h_source.html#l00054">llvm::MVT::ppcf128</a>, <a class="el" href="SmallVector_8h_source.html#l00222">llvm::SmallVectorTemplateBase&lt; T, isPodLike &gt;::push_back()</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00139">llvm::PPCISD::READ_TIME_BASE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00621">llvm::ISD::READCYCLECOUNTER</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00595">llvm::ISD::VAARG</a>.</p>

</div>
</div>
<a class="anchor" id="a27a0a04d07a0d178bdbc7fa1b4c5b373"></a><!-- doxytag: member="llvm::PPCTargetLowering::SelectAddressRegImm" ref="a27a0a04d07a0d178bdbc7fa1b4c5b373" args="(SDValue N, SDValue &amp;Disp, SDValue &amp;Base, SelectionDAG &amp;DAG, bool Aligned) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1PPCTargetLowering.html#a27a0a04d07a0d178bdbc7fa1b4c5b373">PPCTargetLowering::SelectAddressRegImm</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Disp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>Aligned</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SelectAddressRegImm - Returns true if the address N can be represented by a base register plus a signed 16-bit displacement [r+imm], and if it is not better represented as reg+reg. </p>
<p>Returns true if the address N can be represented by a base register plus a signed 16-bit displacement [r+imm], and if it is not better represented as reg+reg.</p>
<p>If Aligned is true, only accept displacements suitable for STD and friends, i.e. multiples of 4. </p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l01618">1618</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="X86ISelDAGToDAG_8cpp_source.html#l01647">ADD</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02023">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l01582">fixupFuncForFI()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05905">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00868">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00877">llvm::SDValue::getOperand()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00877">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01722">llvm::SelectionDAG::getRegister()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00464">llvm::SelectionDAG::getTargetFrameIndex()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00625">llvm::SDNode::getValueType()</a>, <a class="el" href="APInt_8h_source.html#l01301">llvm::APInt::getZExtValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="PPCISelDAGToDAG_8cpp_source.html#l00352">isIntS16Immediate()</a>, <a class="el" href="PPCSubtarget_8cpp_source.html#l00214">llvm::PPCSubtarget::isPPC64()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00046">llvm::MipsISD::Lo</a>, <a class="el" href="X86ISelDAGToDAG_8cpp_source.html#l01651">OR</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l01533">SelectAddressRegReg()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00123">llvm::ISD::TargetConstantPool</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00119">llvm::ISD::TargetGlobalAddress</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00120">llvm::ISD::TargetGlobalTLSAddress</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00122">llvm::ISD::TargetJumpTable</a>.</p>

<p>Referenced by <a class="el" href="PPCISelLowering_8cpp_source.html#l01745">getPreIndexedAddressParts()</a>.</p>

</div>
</div>
<a class="anchor" id="a82ce354ab2e296919fb5052cb69191ff"></a><!-- doxytag: member="llvm::PPCTargetLowering::SelectAddressRegReg" ref="a82ce354ab2e296919fb5052cb69191ff" args="(SDValue N, SDValue &amp;Base, SDValue &amp;Index, SelectionDAG &amp;DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1PPCTargetLowering.html#a82ce354ab2e296919fb5052cb69191ff">PPCTargetLowering::SelectAddressRegReg</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SelectAddressRegReg - Given the specified addressed, check to see if it can be represented as an indexed [r+r] operation. </p>
<p>Returns false if it can be more efficiently represented with [r+imm]. </p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l01533">1533</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="X86ISelDAGToDAG_8cpp_source.html#l01647">ADD</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02023">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="APInt_8h_source.html#l00398">llvm::APInt::getBoolValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00868">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00877">llvm::SDValue::getOperand()</a>, <a class="el" href="PPCISelDAGToDAG_8cpp_source.html#l00352">isIntS16Immediate()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00046">llvm::MipsISD::Lo</a>, and <a class="el" href="X86ISelDAGToDAG_8cpp_source.html#l01651">OR</a>.</p>

<p>Referenced by <a class="el" href="PPCISelLowering_8cpp_source.html#l01745">getPreIndexedAddressParts()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l01618">SelectAddressRegImm()</a>, and <a class="el" href="PPCISelLowering_8cpp_source.html#l01717">SelectAddressRegRegOnly()</a>.</p>

</div>
</div>
<a class="anchor" id="aee1e7fbaa86db98a24b2971b90ec06bb"></a><!-- doxytag: member="llvm::PPCTargetLowering::SelectAddressRegRegOnly" ref="aee1e7fbaa86db98a24b2971b90ec06bb" args="(SDValue N, SDValue &amp;Base, SDValue &amp;Index, SelectionDAG &amp;DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1PPCTargetLowering.html#aee1e7fbaa86db98a24b2971b90ec06bb">PPCTargetLowering::SelectAddressRegRegOnly</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SelectAddressRegRegOnly - Given the specified addressed, force it to be represented as an indexed [r+r] operation. </p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l01717">1717</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="X86ISelDAGToDAG_8cpp_source.html#l01647">ADD</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00868">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00877">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01722">llvm::SelectionDAG::getRegister()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, <a class="el" href="PPCSubtarget_8cpp_source.html#l00214">llvm::PPCSubtarget::isPPC64()</a>, and <a class="el" href="PPCISelLowering_8cpp_source.html#l01533">SelectAddressRegReg()</a>.</p>

<p>Referenced by <a class="el" href="PPCISelLowering_8cpp_source.html#l01745">getPreIndexedAddressParts()</a>.</p>

</div>
</div>
<a class="anchor" id="a7a61d6d5c09da51b4448488e38bd90b5"></a><!-- doxytag: member="llvm::PPCTargetLowering::shouldConvertConstantLoadToIntImm" ref="a7a61d6d5c09da51b4448488e38bd90b5" args="(const APInt &amp;Imm, Type *Ty) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1PPCTargetLowering.html#a7a61d6d5c09da51b4448488e38bd90b5">PPCTargetLowering::shouldConvertConstantLoadToIntImm</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname"><em>Ty</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns true if it is beneficial to convert a load of a constant to just the constant itself. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a6a48caf02a38f00708f308ad590340b4">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l11193">11193</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="Type_8cpp_source.html#l00121">llvm::Type::getPrimitiveSizeInBits()</a>, and <a class="el" href="Type_8h_source.html#l00193">llvm::Type::isIntegerTy()</a>.</p>

</div>
</div>
<a class="anchor" id="ad6a695102bd6d1036b8c1e5f5dcdf815"></a><!-- doxytag: member="llvm::PPCTargetLowering::shouldExpandBuildVectorWithShuffles" ref="ad6a695102bd6d1036b8c1e5f5dcdf815" args="(EVT VT, unsigned DefinedValues) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1PPCTargetLowering.html#ad6a695102bd6d1036b8c1e5f5dcdf815">PPCTargetLowering::shouldExpandBuildVectorWithShuffles</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefinedValues</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ad21304694d608d6106b8163526e06cba">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l11318">11318</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="PPCSubtarget_8h_source.html#l00223">llvm::PPCSubtarget::hasQPX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v4f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00060">llvm::MVT::v4i1</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="PPCISelLowering_8h_source.html">PPCISelLowering.h</a></li>
<li><a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 2 2015 04:41:12 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
