
---------- Begin Simulation Statistics ----------
final_tick                               1559328102810                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 183200                       # Simulator instruction rate (inst/s)
host_mem_usage                              134447464                       # Number of bytes of host memory used
host_op_rate                                   210488                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 65977.18                       # Real time elapsed on the host
host_tick_rate                                9393927                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 12087001832                       # Number of instructions simulated
sim_ops                                   13887388134                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.619785                       # Number of seconds simulated
sim_ticks                                619784837775                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   42                       # Number of system calls
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.workload.numSyscalls                   36                       # Number of system calls
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.workload.numSyscalls                   63                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          628                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1165                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    43.847418                       # BTB Hit Percentage
system.switch_cpus0.branchPred.BTBHits      185947520                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBLookups    424078606                       # Number of BTB lookups
system.switch_cpus0.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.condIncorrect       344559                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.condPredicted    382134855                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.indirectHits     11212940                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectLookups     11213974                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectMisses         1034                       # Number of indirect misses.
system.switch_cpus0.branchPred.lookups      479028596                       # Number of BP lookups
system.switch_cpus0.branchPred.usedRAS       35774943                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPredindirectMispredicted           43                       # Number of mispredicted indirect branches.
system.switch_cpus0.cc_regfile_reads        856356630                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       799371546                       # number of cc regfile writes
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.branchMispredicts       344265                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.branches         475126261                       # Number of branches committed
system.switch_cpus0.commit.bw_lim_events    157203938                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.commitNonSpecStalls     24645849                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.commitSquashedInsts      9320703                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.committedInsts   2229114523                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    2593594405                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.committed_per_cycle::samples   1484949795                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.746587                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.650290                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    808477803     54.44%     54.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    178983172     12.05%     66.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2    145988268      9.83%     76.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     36806019      2.48%     78.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     94043198      6.33%     85.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5     22890314      1.54%     86.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6     19938807      1.34%     88.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7     20618276      1.39%     89.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8    157203938     10.59%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total   1484949795                       # Number of insts commited each cycle
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.function_calls     35686182                       # Number of function calls committed.
system.switch_cpus0.commit.int_insts       2310847604                       # Number of committed integer instructions.
system.switch_cpus0.commit.loads            503961721                       # Number of loads committed
system.switch_cpus0.commit.membars           27384160                       # Number of memory barriers committed
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu   1606719942     61.95%     61.95% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult    101320690      3.91%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAes            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAesMix            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma3            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdPredAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    503961721     19.43%     85.29% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite    381592052     14.71%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   2593594405                       # Class of committed instruction
system.switch_cpus0.commit.refs             885553773                       # Number of memory references committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.vec_insts         42104337                       # Number of committed Vector instructions.
system.switch_cpus0.committedInsts         2229114523                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           2593594405                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.666765                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.666765                       # CPI: Total CPI of All Threads
system.switch_cpus0.decode.BlockedCycles    900597405                       # Number of cycles decode is blocked
system.switch_cpus0.decode.BranchMispred          300                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.BranchResolved    185646957                       # Number of times decode resolved a branch
system.switch_cpus0.decode.DecodedInsts    2608051028                       # Number of instructions handled by decode
system.switch_cpus0.decode.IdleCycles       171480315                       # Number of cycles decode is idle
system.switch_cpus0.decode.RunCycles        329415194                       # Number of cycles decode is running
system.switch_cpus0.decode.SquashCycles        359571                       # Number of cycles decode is squashing
system.switch_cpus0.decode.SquashedInsts          546                       # Number of squashed instructions handled by decode
system.switch_cpus0.decode.UnblockCycles     84441926                       # Number of cycles decode is unblocking
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.fetch.Branches          479028596                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.CacheLines        315328030                       # Number of cache lines fetched
system.switch_cpus0.fetch.Cycles           1170368609                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.IcacheSquashes        35964                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.Insts            2246667508                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.MiscStallCycles            4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.SquashCycles         719730                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.branchRate         0.322297                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.icacheStallCycles    315565881                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.predictedBranches    232935403                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.rate               1.511590                       # Number of inst fetches per cycle
system.switch_cpus0.fetch.rateDist::samples   1486294417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.758309                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.827033                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       962215211     64.74%     64.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1        68927705      4.64%     69.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        43647961      2.94%     72.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3        55564223      3.74%     76.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        81629497      5.49%     81.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5        38137023      2.57%     84.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6        48820351      3.28%     87.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7        18496215      1.24%     88.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8       168856231     11.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total   1486294417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.idleCycles                    158                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       515572                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches       475703379                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.761044                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           906264028                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores         382108180                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       38841878                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    505762740                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts     24731514                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts         1573                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts    382826383                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts   2602896481                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    524155848                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       319194                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts   2617430119                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents       1615966                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents      1900460                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        359571                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles      5686744                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           89                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.lsq.thread0.forwLoads     95689724                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1282                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        22071                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads     19169241                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1801019                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.squashedStores      1234330                       # Number of stores squashed
system.switch_cpus0.iew.memOrderViolationEvents        22071                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect         1816                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       513756                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers       2501922734                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count           2597720507                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.576049                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers       1441229944                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.747783                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent            2597836041                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads      3200928122                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes     1858565992                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.499780                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.499780                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu   1609937454     61.50%     61.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult    101330371      3.87%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            2      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            1      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    524249147     20.03%     85.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite    382232338     14.60%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    2617749313                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           40751592                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.015567                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        5075919     12.46%     12.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult       5476780     13.44%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      12331475     30.26%     56.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     17867418     43.84%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses    2597167585                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   6642675794                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses   2555609718                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes   2570057544                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded        2578164966                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued       2617749313                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded     24731515                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined      9302075                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued         7087                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        85665                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined      8181694                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   1486294417                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.761259                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.066553                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    618124734     41.59%     41.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    247519858     16.65%     58.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    169620639     11.41%     69.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3    138028006      9.29%     78.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4    108559774      7.30%     86.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5    110048682      7.40%     93.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     50601159      3.40%     97.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     21517821      1.45%     98.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     22273744      1.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   1486294417                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.761259                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses      61333320                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads    119875928                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses     42110789                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes     42162933                       # Number of vector instruction queue writes
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.memDep0.conflictingLoads     18905146                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     21640523                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    505762740                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores    382826383                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads     2754655804                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes      98583230                       # number of misc regfile writes
system.switch_cpus0.numCycles              1486294575                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.rename.BlockCycles       66114364                       # Number of cycles rename is blocking
system.switch_cpus0.rename.CommittedMaps   2716476757                       # Number of HB maps that are committed
system.switch_cpus0.rename.IQFullEvents      99583865                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.IdleCycles       207137334                       # Number of cycles rename is idle
system.switch_cpus0.rename.LQFullEvents      58730794                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.ROBFullEvents        17106                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.RenameLookups   4178898241                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.RenamedInsts    2605364522                       # Number of instructions processed by rename
system.switch_cpus0.rename.RenamedOperands   2729103499                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RunCycles        376630945                       # Number of cycles rename is running
system.switch_cpus0.rename.SQFullEvents      35810514                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.SquashCycles        359571                       # Number of cycles rename is squashing
system.switch_cpus0.rename.UnblockCycles    229300680                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.UndoneMaps        12626739                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.int_rename_lookups   3190507591                       # Number of integer rename lookups
system.switch_cpus0.rename.serializeStallCycles    606751516                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.serializingInsts     30294217                       # count of serializing insts renamed
system.switch_cpus0.rename.skidInsts        492638162                       # count of insts added to the skid buffer
system.switch_cpus0.rename.tempSerializingInsts     24731560                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.vec_rename_lookups     28091089                       # Number of vector rename lookups
system.switch_cpus0.rob.rob_reads          3930660419                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         5207174963                       # The number of ROB writes
system.switch_cpus0.timesIdled                      5                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.vec_regfile_reads        28074416                       # number of vector regfile reads
system.switch_cpus0.vec_regfile_writes       14036376                       # number of vector regfile writes
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    40.900416                       # BTB Hit Percentage
system.switch_cpus1.branchPred.BTBHits      125209593                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBLookups    306132813                       # Number of BTB lookups
system.switch_cpus1.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.condIncorrect      1832337                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.condPredicted    276556891                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.indirectHits      9596292                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectLookups      9597244                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectMisses          952                       # Number of indirect misses.
system.switch_cpus1.branchPred.lookups      322150332                       # Number of BP lookups
system.switch_cpus1.branchPred.usedRAS       11866671                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPredindirectMispredicted           45                       # Number of mispredicted indirect branches.
system.switch_cpus1.cc_regfile_reads        502863732                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       463028991                       # number of cc regfile writes
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.branchMispredicts      1832086                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.branches         311228955                       # Number of branches committed
system.switch_cpus1.commit.bw_lim_events    120938993                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.commitNonSpecStalls     21092976                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.commitSquashedInsts     25363363                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.committedInsts   1900137006                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    2139191022                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.committed_per_cycle::samples   1482117639                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.443334                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.398940                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    799575192     53.95%     53.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    284428190     19.19%     73.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    151485792     10.22%     83.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     38240578      2.58%     85.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     30825579      2.08%     88.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     13021034      0.88%     88.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     24065883      1.62%     90.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7     19536398      1.32%     91.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8    120938993      8.16%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total   1482117639                       # Number of insts commited each cycle
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.function_calls     11792716                       # Number of function calls committed.
system.switch_cpus1.commit.int_insts       1969771993                       # Number of committed integer instructions.
system.switch_cpus1.commit.loads            478810357                       # Number of loads committed
system.switch_cpus1.commit.membars           23436545                       # Number of memory barriers committed
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   1261584742     58.97%     58.97% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult    119525319      5.59%     64.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv      2343629      0.11%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAes            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAesMix            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdPredAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    478810357     22.38%     87.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite    276926975     12.95%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   2139191022                       # Class of committed instruction
system.switch_cpus1.commit.refs             755737332                       # Number of memory references committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.vec_insts         36254385                       # Number of committed Vector instructions.
system.switch_cpus1.committedInsts         1900137006                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           2139191022                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.782204                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.782204                       # CPI: Total CPI of All Threads
system.switch_cpus1.decode.BlockedCycles   1093547502                       # Number of cycles decode is blocked
system.switch_cpus1.decode.BranchMispred          319                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.BranchResolved    121411091                       # Number of times decode resolved a branch
system.switch_cpus1.decode.DecodedInsts    2196297989                       # Number of instructions handled by decode
system.switch_cpus1.decode.IdleCycles        86833081                       # Number of cycles decode is idle
system.switch_cpus1.decode.RunCycles        196558467                       # Number of cycles decode is running
system.switch_cpus1.decode.SquashCycles       1860781                       # Number of cycles decode is squashing
system.switch_cpus1.decode.SquashedInsts         1014                       # Number of squashed instructions handled by decode
system.switch_cpus1.decode.UnblockCycles    107494597                       # Number of cycles decode is unblocking
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.fetch.Branches          322150332                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.CacheLines        179304951                       # Number of cache lines fetched
system.switch_cpus1.fetch.Cycles           1304773770                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.IcacheSquashes        53278                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.Insts            1983842917                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.MiscStallCycles          218                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.SquashCycles        3722064                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.branchRate         0.216747                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.icacheStallCycles    179659365                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.predictedBranches    146672556                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.rate               1.334758                       # Number of inst fetches per cycle
system.switch_cpus1.fetch.rateDist::samples   1486294431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.503055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.805454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0      1066008593     71.72%     71.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1        58316626      3.92%     75.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        43119435      2.90%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        33280891      2.24%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        40933775      2.75%     83.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5        21942514      1.48%     85.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        25344092      1.71%     86.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7        14715441      0.99%     87.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8       182633064     12.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total   1486294431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.idleCycles                    144                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1912301                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches       312421200                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.464416                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           786958594                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores         277406715                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       75026900                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    485555873                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts     21166298                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts       177327                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts    278208438                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts   2164529562                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    509551879                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      3908903                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts   2176552878                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents      10603990                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      2041614                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1860781                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     18167010                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.cacheBlocked       189837                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.lsq.thread0.forwLoads     29627688                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2060                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        43072                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads     26235967                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6745511                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.squashedStores      1281456                       # Number of stores squashed
system.switch_cpus1.iew.memOrderViolationEvents        43072                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       119827                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      1792474                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers       1916073454                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count           2146516542                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.677586                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers       1298304409                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.444207                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent            2147461942                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads      2800228588                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     1633223044                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.278439                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.278439                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   1270075464     58.25%     58.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult    119531196      5.48%     63.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv      2343629      0.11%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            2      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            1      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     63.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    511020814     23.44%     87.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    277490679     12.73%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    2180461785                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           37009156                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.016973                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        5044103     13.63%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     13.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      19187824     51.85%     65.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     12777229     34.52%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses    2157295458                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   5766368846                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   2110257598                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes   2153521556                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded        2143363263                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued       2180461785                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded     21166299                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined     25338517                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued        60808                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        73323                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     21468606                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   1486294431                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.467046                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.969392                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    670080030     45.08%     45.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    331972002     22.34%     67.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    164708404     11.08%     78.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     81770434      5.50%     84.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     84409346      5.68%     89.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     54801174      3.69%     93.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     51656294      3.48%     96.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     22993321      1.55%     98.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     23903426      1.61%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   1486294431                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.467046                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses      60175483                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads    117919115                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses     36258944                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes     36389591                       # Number of vector instruction queue writes
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.memDep0.conflictingLoads     55918149                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     19397565                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    485555873                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    278208438                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads     2262818637                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes      84371760                       # number of misc regfile writes
system.switch_cpus1.numCycles              1486294575                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.rename.BlockCycles      247011765                       # Number of cycles rename is blocking
system.switch_cpus1.rename.CommittedMaps   2138760702                       # Number of HB maps that are committed
system.switch_cpus1.rename.IQFullEvents     241127565                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.IdleCycles       125265347                       # Number of cycles rename is idle
system.switch_cpus1.rename.LQFullEvents      28204330                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.ROBFullEvents        23650                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.RenameLookups   3431790107                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.RenamedInsts    2179120745                       # Number of instructions processed by rename
system.switch_cpus1.rename.RenamedOperands   2184457806                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RunCycles        258071669                       # Number of cycles rename is running
system.switch_cpus1.rename.SQFullEvents      10903761                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.SquashCycles       1860781                       # Number of cycles rename is squashing
system.switch_cpus1.rename.UnblockCycles    327621449                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.UndoneMaps        45697070                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.int_rename_lookups   2808802045                       # Number of integer rename lookups
system.switch_cpus1.rename.serializeStallCycles    526463418                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.serializingInsts     25927042                       # count of serializing insts renamed
system.switch_cpus1.rename.skidInsts        665934833                       # count of insts added to the skid buffer
system.switch_cpus1.rename.tempSerializingInsts     21239542                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.vec_rename_lookups     24224510                       # Number of vector rename lookups
system.switch_cpus1.rob.rob_reads          3525732563                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         4333285634                       # The number of ROB writes
system.switch_cpus1.timesIdled                      6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.vec_regfile_reads        24169678                       # number of vector regfile reads
system.switch_cpus1.vec_regfile_writes       12089435                       # number of vector regfile writes
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    29.840818                       # BTB Hit Percentage
system.switch_cpus2.branchPred.BTBHits      135171074                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBLookups    452973763                       # Number of BTB lookups
system.switch_cpus2.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.condIncorrect       771991                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.condPredicted    398002962                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.indirectHits     16955594                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectLookups     16958383                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectMisses         2789                       # Number of indirect misses.
system.switch_cpus2.branchPred.lookups      473911076                       # Number of BP lookups
system.switch_cpus2.branchPred.usedRAS       20933023                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPredindirectMispredicted           41                       # Number of mispredicted indirect branches.
system.switch_cpus2.cc_regfile_reads        668800839                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       595324533                       # number of cc regfile writes
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.branchMispredicts       643306                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.branches         466117330                       # Number of branches committed
system.switch_cpus2.commit.bw_lim_events    140109475                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.commitNonSpecStalls     36979923                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.commitSquashedInsts     15080246                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.committedInsts   2052581362                       # Number of instructions committed
system.switch_cpus2.commit.committedOps    2401600094                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.committed_per_cycle::samples   1484214675                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.618095                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.591772                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    813222643     54.79%     54.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    262991602     17.72%     72.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     83478106      5.62%     78.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     51849038      3.49%     81.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     53674596      3.62%     85.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5     16502853      1.11%     86.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6     38687817      2.61%     88.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7     23698545      1.60%     90.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8    140109475      9.44%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total   1484214675                       # Number of insts commited each cycle
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.function_calls     20674825                       # Number of function calls committed.
system.switch_cpus2.commit.int_insts       2178941908                       # Number of committed integer instructions.
system.switch_cpus2.commit.loads            517858552                       # Number of loads committed
system.switch_cpus2.commit.membars           41088629                       # Number of memory barriers committed
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu   1459868518     60.79%     60.79% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult      8218042      0.34%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAes            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAesMix            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha1Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha256Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShaSigma2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShaSigma3            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdPredAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead    517858552     21.56%     82.69% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite    415654982     17.31%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total   2401600094                       # Class of committed instruction
system.switch_cpus2.commit.refs             933513534                       # Number of memory references committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.vec_insts         50849094                       # Number of committed Vector instructions.
system.switch_cpus2.committedInsts         2052581362                       # Number of Instructions Simulated
system.switch_cpus2.committedOps           2401600094                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.724110                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.724110                       # CPI: Total CPI of All Threads
system.switch_cpus2.decode.BlockedCycles   1086486058                       # Number of cycles decode is blocked
system.switch_cpus2.decode.BranchMispred       128751                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.BranchResolved    134594981                       # Number of times decode resolved a branch
system.switch_cpus2.decode.DecodedInsts    2426237669                       # Number of instructions handled by decode
system.switch_cpus2.decode.IdleCycles        70905031                       # Number of cycles decode is idle
system.switch_cpus2.decode.RunCycles        232749708                       # Number of cycles decode is running
system.switch_cpus2.decode.SquashCycles        653733                       # Number of cycles decode is squashing
system.switch_cpus2.decode.SquashedInsts      1027885                       # Number of squashed instructions handled by decode
system.switch_cpus2.decode.UnblockCycles     95499432                       # Number of cycles decode is unblocking
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.fetch.Branches          473911076                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.CacheLines        239843878                       # Number of cache lines fetched
system.switch_cpus2.fetch.Cycles           1245170908                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.IcacheSquashes       155748                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           62                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.Insts            2087117686                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.MiscStallCycles           40                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.SquashCycles        1564836                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.branchRate         0.318854                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.icacheStallCycles    240340535                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.predictedBranches    173059691                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.rate               1.404242                       # Number of inst fetches per cycle
system.switch_cpus2.fetch.rateDist::samples   1486293963                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.642511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.844831                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0      1015598108     68.33%     68.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1        55648588      3.74%     72.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        45855331      3.09%     75.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3        60365502      4.06%     79.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4        54531629      3.67%     82.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5        22904902      1.54%     84.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6        33300274      2.24%     86.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         4371557      0.29%     86.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8       193718072     13.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total   1486293963                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.idleCycles                    612                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       900549                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches       467054019                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            1.640021                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           964359535                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores         416379561                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles        1425555                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    520939895                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts     37108594                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        22725                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts    417738258                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts   2416455801                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts    547979974                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1280511                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts   2437553818                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents             0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents     10998065                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        653733                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles     10966064                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.lsq.thread0.forwLoads     16950904                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        14148                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads     28891594                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3081315                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.squashedStores      2083262                       # Number of stores squashed
system.switch_cpus2.iew.memOrderViolationEvents        14148                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       129787                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       770762                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers       2217864321                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count           2407982871                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.573923                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers       1272882486                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              1.620125                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent            2408253984                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads      2791083610                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes     1653237125                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.381006                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.381006                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu   1465463715     60.09%     60.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      8218042      0.34%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            2      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            1      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     60.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    548505692     22.49%     82.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite    416646882     17.08%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total    2438834334                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           37704328                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.015460                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1138757      3.02%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%      3.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      14316985     37.97%     40.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite     22248586     59.01%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses    2399723163                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   6249450178                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses   2357133382                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes   2380454358                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded        2379347206                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued       2438834334                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded     37108595                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined     14855605                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       101734                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       128672                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined     12454521                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples   1486293963                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.640883                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.241985                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    753385803     50.69%     50.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    205267023     13.81%     64.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2    118766140      7.99%     72.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3    102739667      6.91%     79.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     93274035      6.28%     85.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     76679398      5.16%     90.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     57338039      3.86%     94.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     43456198      2.92%     97.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     35387660      2.38%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   1486293963                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  1.640882                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses      76815499                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads    152318510                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses     50849489                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes     50871108                       # Number of vector instruction queue writes
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.memDep0.conflictingLoads     12698019                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     24643423                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    520939895                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores    417738258                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads     2877544031                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes     147919440                       # number of misc regfile writes
system.switch_cpus2.numCycles              1486294575                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.rename.BlockCycles       12505831                       # Number of cycles rename is blocking
system.switch_cpus2.rename.CommittedMaps   2332129371                       # Number of HB maps that are committed
system.switch_cpus2.rename.IQFullEvents       9323129                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.IdleCycles       110123937                       # Number of cycles rename is idle
system.switch_cpus2.rename.LQFullEvents      71517231                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.RenameLookups   3613864164                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.RenamedInsts    2422591610                       # Number of instructions processed by rename
system.switch_cpus2.rename.RenamedOperands   2354892830                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RunCycles        292966252                       # Number of cycles rename is running
system.switch_cpus2.rename.SQFullEvents          1135                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.SquashCycles        653733                       # Number of cycles rename is squashing
system.switch_cpus2.rename.UnblockCycles    144816229                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.UndoneMaps        22763357                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.int_rename_lookups   2778991344                       # Number of integer rename lookups
system.switch_cpus2.rename.serializeStallCycles    925227972                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.serializingInsts     45455107                       # count of serializing insts renamed
system.switch_cpus2.rename.skidInsts        494052527                       # count of insts added to the skid buffer
system.switch_cpus2.rename.tempSerializingInsts     37108661                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.vec_rename_lookups     33906713                       # Number of vector rename lookups
system.switch_cpus2.rob.rob_reads          3760784721                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         4835440088                       # The number of ROB writes
system.switch_cpus2.timesIdled                      7                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.vec_regfile_reads        33899635                       # number of vector regfile reads
system.switch_cpus2.vec_regfile_writes       16949915                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          142                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     17032697                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     34065395                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                537                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          628                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           537                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port          848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port          854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         1702                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1702                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port        74368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port        74752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       149120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  149120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               537                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     537    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 537                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3349915                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             3348318                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5086278                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus0.pwrStateResidencyTicks::OFF 1559328102810                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus0.inst         2432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus0.data        27904                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.inst         2432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus2.inst         1152                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus2.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             34176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus0.inst         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus1.inst         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus2.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         6016                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks        40192                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          40192                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus0.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus0.data          218                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus2.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                267                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks          314                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               314                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus0.inst         3924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus0.data        45022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.inst         3924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.data          207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus2.inst         1859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus2.data          207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total                55142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus0.inst         3924                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus1.inst         3924                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus2.inst         1859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            9707                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks         64848                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total               64848                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks         64848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.inst         3924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.data        45022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.inst         3924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.data          207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus2.inst         1859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus2.data          207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total              119990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples       628.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.inst::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.data::samples       436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.inst::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus2.inst::samples        18.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus2.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.202371308440                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds           34                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds           34                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             160287                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState               569                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                        267                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                       314                       # Number of write requests accepted
system.mem_ctrls0.readBursts                      534                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                     628                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0               32                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               32                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2               20                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3               28                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               30                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5               24                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               40                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               44                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               28                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               32                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              56                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11              32                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              32                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              30                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              36                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              38                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0               42                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1               28                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2               30                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3               36                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4               34                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5               37                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6               50                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7               32                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8               28                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9               44                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10              50                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11              36                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12              36                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13              44                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14              40                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15              36                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.05                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     24.94                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                    12479434                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                   2670000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat               22491934                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    23369.73                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               42119.73                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                     279                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                    329                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                52.25                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               52.39                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                  534                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                 628                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                    241                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                    245                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                     22                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     19                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                    27                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                    27                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                    31                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                    31                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                    34                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                    34                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                    34                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                    34                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                    36                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                    36                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                    35                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                    35                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                    37                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                    38                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                    37                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                    37                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                    35                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                    34                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples          529                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   137.557656                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   130.774543                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    56.065919                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127           35      6.62%      6.62% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191          445     84.12%     90.74% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255           10      1.89%     92.63% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319           30      5.67%     98.30% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::320-383            4      0.76%     99.05% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-447            1      0.19%     99.24% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575            2      0.38%     99.62% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-703            2      0.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          529                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples           34                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     15.235294                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    13.284580                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     6.697167                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::2                1      2.94%      2.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4                2      5.88%      8.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::6                2      5.88%     14.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8                1      2.94%     17.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::10               3      8.82%     26.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12               5     14.71%     41.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14               2      5.88%     47.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16               2      5.88%     52.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18               5     14.71%     67.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20               4     11.76%     79.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22               3      8.82%     88.24% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24               1      2.94%     91.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26               3      8.82%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total           34                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples           34                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.735294                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.696902                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.188552                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16               8     23.53%     23.53% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18              23     67.65%     91.18% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               2      5.88%     97.06% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               1      2.94%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total           34                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM                 34176                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                  38592                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                  34176                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys               40192                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        0.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 609545355237                       # Total gap between requests
system.mem_ctrls0.avgGap                 1049131420.37                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus0.inst         2432                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus0.data        27904                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.inst         2432                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.data          128                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus2.inst         1152                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus2.data          128                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks        38592                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus0.inst 3923.942393832627                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus0.data 45022.075887132247                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.inst 3923.942393832627                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.data 206.523283885928                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus2.inst 1858.709554973350                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus2.data 206.523283885928                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 62266.770091607214                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.inst           38                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.data          436                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.inst           38                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus2.inst           18                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus2.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks          628                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.inst      1880192                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.data     17583552                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.inst      1522232                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.data       232528                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus2.inst      1196024                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus2.data        77406                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 11365853557121                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.inst     49478.74                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.data     40329.25                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.inst     40058.74                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.data    116264.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus2.inst     66445.78                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus2.data     38703.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 18098492925.35                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   52.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy             1963500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy             1043625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy            2027760                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy           1639080                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    48924729360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy      9146868660                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    230294747040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      288373019025                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       465.279241                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 598629833662                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  20695740000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT    459264113                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy             1813560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy              963930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy            1785000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy           1508580                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    48924729360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy      9148988490                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    230292959520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      288372748440                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       465.278805                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 598625210113                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  20695740000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT    463887662                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus0.inst         1152                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus0.data        28800                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.data          256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus2.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus2.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             34560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus0.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus2.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks        40192                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          40192                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus0.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus0.data          225                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus2.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                270                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks          314                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total               314                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus0.inst         1859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus0.data        46468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.inst         2685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.data          413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus2.inst         4130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus2.data          207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total                55761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus0.inst         1859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus1.inst         2685                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus2.inst         4130                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            8674                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks         64848                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total               64848                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks         64848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.inst         1859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.data        46468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.inst         2685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.data          413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus2.inst         4130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus2.data          207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total              120610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples       628.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.inst::samples        18.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.data::samples       450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.inst::samples        26.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.data::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus2.inst::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus2.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.300319795422                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds           34                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds           34                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             160293                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState               569                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                        270                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                       314                       # Number of write requests accepted
system.mem_ctrls1.readBursts                      540                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                     628                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0               46                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               36                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2               34                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3               28                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               30                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               42                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               60                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               14                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               20                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               44                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10              38                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              28                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              30                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13              32                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              28                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              30                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0               37                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1               46                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2               38                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3               34                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4               28                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5               36                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6               48                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7               30                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8               24                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9               48                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10              52                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11              42                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12              38                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13              34                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14              26                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15              42                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.27                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                    12843018                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                   2700000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat               22968018                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    23783.37                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               42533.37                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                     283                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                    337                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                52.41                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               53.66                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  540                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                 628                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                    249                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                    253                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                     18                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     14                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                    26                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                    27                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                    30                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                    30                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                    32                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                    32                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                    33                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                    35                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                    36                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                    36                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                    36                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                    37                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                    37                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                    38                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                    39                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                    37                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                    34                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                    34                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples          523                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   139.869981                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   132.262282                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    56.927849                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::64-127           38      7.27%      7.27% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-191          425     81.26%     88.53% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::192-255            7      1.34%     89.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-319           46      8.80%     98.66% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::320-383            1      0.19%     98.85% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-447            2      0.38%     99.24% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::448-511            1      0.19%     99.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-575            2      0.38%     99.81% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-703            1      0.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          523                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples           34                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     15.647059                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    14.377945                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     5.918038                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4                1      2.94%      2.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::6                1      2.94%      5.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8                3      8.82%     14.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::10               5     14.71%     29.41% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12               1      2.94%     32.35% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14               5     14.71%     47.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16               2      5.88%     52.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18               5     14.71%     67.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20               5     14.71%     82.35% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22               2      5.88%     88.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24               3      8.82%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28               1      2.94%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total           34                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples           34                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.735294                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.698346                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.162777                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16               8     23.53%     23.53% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18              22     64.71%     88.24% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               2      5.88%     94.12% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               1      2.94%     97.06% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               1      2.94%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total           34                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM                 34560                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                  38592                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                  34560                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys               40192                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        0.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 609545446560                       # Total gap between requests
system.mem_ctrls1.avgGap                 1043742203.01                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus0.inst         1152                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus0.data        28800                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.inst         1664                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.data          256                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus2.inst         2560                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus2.data          128                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks        38592                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus0.inst 1858.709554973350                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus0.data 46467.738874333743                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.inst 2684.802690517060                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.data 413.046567771855                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus2.inst 4130.465677718555                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus2.data 206.523283885928                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 62266.770091607214                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.inst           18                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.data          450                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.inst           26                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.data            4                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus2.inst           40                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus2.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks          628                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.inst       928660                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.data     17552534                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.inst      1276248                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.data       140000                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus2.inst      2915670                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus2.data       154906                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 12225902804759                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.inst     51592.22                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.data     39005.63                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.inst     49086.46                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.data     35000.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus2.inst     72891.75                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus2.data     77453.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 19467998096.75                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   53.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy             1884960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy             1001880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy            1785000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy           1597320                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    48924729360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy      9146107710                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    230295383040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      288372489270                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       465.278386                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 598631475185                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  20695740000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT    457622590                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy             1849260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy              982905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy            2070600                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy           1550340                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    48924729360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy      9171062310                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    230274349440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      288376594215                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       465.285010                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 598576615402                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  20695740000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT    512482373                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu2.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu2.pwrStateResidencyTicks::ON   939543265035                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  619784837775                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst   1964364365                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst    239843831                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2204208196                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst   1964364365                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst    239843831                       # number of overall hits
system.cpu2.icache.overall_hits::total     2204208196                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          797                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst           46                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           843                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          797                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst           46                       # number of overall misses
system.cpu2.icache.overall_misses::total          843                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst      5161209                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5161209                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst      5161209                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5161209                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst   1964365162                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst    239843877                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2204209039                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst   1964365162                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst    239843877                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2204209039                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 112200.195652                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  6122.430605                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 112200.195652                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  6122.430605                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          726                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   103.714286                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          203                       # number of writebacks
system.cpu2.icache.writebacks::total              203                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           16                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           30                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           30                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      3626232                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3626232                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      3626232                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3626232                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 120874.400000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 120874.400000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 120874.400000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 120874.400000                       # average overall mshr miss latency
system.cpu2.icache.replacements                   203                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst   1964364365                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst    239843831                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2204208196                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          797                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst           46                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          843                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst      5161209                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5161209                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst   1964365162                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst    239843877                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2204209039                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 112200.195652                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  6122.430605                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           16                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           30                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      3626232                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3626232                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 120874.400000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 120874.400000                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          623.433939                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2204209023                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              827                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         2665307.162031                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   611.575307                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    11.858632                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.980089                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.019004                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999093                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      85964153348                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     85964153348                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data    740329883                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    831848425                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      1572178308                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data    740329883                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    831848425                       # number of overall hits
system.cpu2.dcache.overall_hits::total     1572178308                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      6758805                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     16095170                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      22853975                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      6758805                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     16095170                       # number of overall misses
system.cpu2.dcache.overall_misses::total     22853975                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 189019633998                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 189019633998                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 189019633998                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 189019633998                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    747088688                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    847943595                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   1595032283                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    747088688                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    847943595                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   1595032283                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.009047                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.018981                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.014328                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.009047                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.018981                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.014328                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 11743.873100                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  8270.755262                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 11743.873100                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  8270.755262                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      9233939                       # number of writebacks
system.cpu2.dcache.writebacks::total          9233939                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data     12262060                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     12262060                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data     12262060                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     12262060                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      3833110                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      3833110                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      3833110                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      3833110                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  38437010028                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  38437010028                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  38437010028                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  38437010028                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.004520                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002403                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.004520                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002403                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 10027.630313                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 10027.630313                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 10027.630313                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 10027.630313                       # average overall mshr miss latency
system.cpu2.dcache.replacements              10591778                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data    384373477                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    453173872                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      837547349                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2701205                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data     16094603                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     18795808                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 189012984516                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 189012984516                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    387074682                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    469268475                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    856343157                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.006979                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.034297                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021949                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 11743.873677                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 10056.124457                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data     12261745                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     12261745                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      3832858                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      3832858                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  38434484676                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  38434484676                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.008168                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004476                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 10027.630733                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 10027.630733                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data    355956406                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    378674553                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     734630959                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      4057600                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data          567                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      4058167                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data      6649482                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      6649482                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data    360014006                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    378675120                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    738689126                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.011271                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.000001                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.005494                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 11727.481481                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total     1.638543                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data          315                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          315                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data          252                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          252                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data      2525352                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      2525352                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 10021.238095                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 10021.238095                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data     27711803                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data     36979938                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total     64691741                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           57                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data          124                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          181                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data      1550406                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      1550406                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data     27711860                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data     36980062                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total     64691922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 12503.274194                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  8565.779006                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.switch_cpus2.data           61                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           61                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data           63                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           63                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data       684297                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       684297                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 10861.857143                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10861.857143                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data     27711860                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data     36979860                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total     64691720                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data     27711860                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data     36979860                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total     64691720                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          255.999117                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         1712153803                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         10592034                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           161.645422                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   175.315692                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data    80.683425                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.684827                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.315170                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses      55191901634                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses     55191901634                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   939543265035                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  619784837775                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1945003913                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    315327984                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2260331897                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1945003913                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    315327984                       # number of overall hits
system.cpu0.icache.overall_hits::total     2260331897                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          833                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           46                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           879                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          833                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           46                       # number of overall misses
system.cpu0.icache.overall_misses::total          879                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      4086600                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4086600                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      4086600                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4086600                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1945004746                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    315328030                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2260332776                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1945004746                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    315328030                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2260332776                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 88839.130435                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  4649.146758                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 88839.130435                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  4649.146758                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          235                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    58.750000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          238                       # number of writebacks
system.cpu0.icache.writebacks::total              238                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           17                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           17                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           29                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      2892312                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2892312                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      2892312                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2892312                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 99734.896552                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 99734.896552                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 99734.896552                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 99734.896552                       # average overall mshr miss latency
system.cpu0.icache.replacements                   238                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1945003913                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    315327984                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2260331897                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          833                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           46                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          879                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      4086600                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4086600                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1945004746                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    315328030                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2260332776                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 88839.130435                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  4649.146758                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           17                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           29                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      2892312                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2892312                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 99734.896552                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 99734.896552                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.635036                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2260332759                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              862                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2622195.776102                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   612.224252                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    11.410785                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.981129                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.018287                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999415                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      88152979126                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     88152979126                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    692524767                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    712095654                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1404620421                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    692524767                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    712095654                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1404620421                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      9537371                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     32734414                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      42271785                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      9537371                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     32734414                       # number of overall misses
system.cpu0.dcache.overall_misses::total     42271785                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 385893156918                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 385893156918                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 385893156918                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 385893156918                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    702062138                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    744830068                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1446892206                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    702062138                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    744830068                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1446892206                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.013585                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.043949                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.029216                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.013585                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.043949                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.029216                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 11788.607455                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  9128.858810                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 11788.607455                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  9128.858810                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         1105                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               89                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    12.415730                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      7755216                       # number of writebacks
system.cpu0.dcache.writebacks::total          7755216                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data     23940306                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     23940306                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data     23940306                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     23940306                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      8794108                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      8794108                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      8794108                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      8794108                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  89953677918                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  89953677918                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  89953677918                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  89953677918                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.011807                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.006078                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.011807                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.006078                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 10228.857539                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 10228.857539                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 10228.857539                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 10228.857539                       # average overall mshr miss latency
system.cpu0.dcache.replacements              18331338                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    383520605                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    355149745                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      738670350                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5993652                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     32734078                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     38727730                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 385889165394                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 385889165394                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    389514257                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    387883823                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    777398080                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.015388                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.084391                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.049817                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 11788.606522                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  9964.156572                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data     23940054                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     23940054                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      8794024                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      8794024                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  89952836412                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  89952836412                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.022672                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.011312                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 10228.859554                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10228.859554                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    309004162                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    356945909                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     665950071                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3543719                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data          336                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3544055                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data      3991524                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      3991524                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    312547881                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    356946245                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    669494126                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.011338                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000001                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.005294                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 11879.535714                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total     1.126259                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          252                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          252                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data           84                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           84                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data       841506                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       841506                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 10017.928571                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 10017.928571                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data     18209658                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data     24645773                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     42855431                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           73                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data           83                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          156                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data       952428                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       952428                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data     18209731                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data     24645856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     42855587                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 11475.036145                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6105.307692                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.switch_cpus0.data           41                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           41                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data           42                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           42                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data       420753                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       420753                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 10017.928571                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10017.928571                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data     18209731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data     24645807                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     42855538                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data     18209731                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data     24645807                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     42855538                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.999119                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1508662984                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         18331594                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            82.298516                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   174.916247                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data    81.082872                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.683267                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.316730                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      49061638186                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     49061638186                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   939543265035                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  619784837775                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   2002099691                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    179304901                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2181404592                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   2002099691                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    179304901                       # number of overall hits
system.cpu1.icache.overall_hits::total     2181404592                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          793                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           48                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           841                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          793                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           48                       # number of overall misses
system.cpu1.icache.overall_misses::total          841                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      4325958                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4325958                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      4325958                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4325958                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   2002100484                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    179304949                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2181405433                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   2002100484                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    179304949                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2181405433                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 90124.125000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  5143.826397                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 90124.125000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  5143.826397                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          425                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           85                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          201                       # number of writebacks
system.cpu1.icache.writebacks::total              201                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           16                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           32                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           32                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      3104982                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3104982                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      3104982                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3104982                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 97030.687500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 97030.687500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 97030.687500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 97030.687500                       # average overall mshr miss latency
system.cpu1.icache.replacements                   201                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   2002099691                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    179304901                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2181404592                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          793                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           48                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          841                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      4325958                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4325958                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   2002100484                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    179304949                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2181405433                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 90124.125000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  5143.826397                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           32                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      3104982                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3104982                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 97030.687500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 97030.687500                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.748256                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2181405417                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              825                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         2644127.778182                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   611.136145                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    12.612111                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.979385                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.020212                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999597                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      85074812712                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     85074812712                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    721698507                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    676862276                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1398560783                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    721698507                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    676862276                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1398560783                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      7526808                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     14367576                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      21894384                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      7526808                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     14367576                       # number of overall misses
system.cpu1.dcache.overall_misses::total     21894384                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 147781710864                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 147781710864                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 147781710864                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 147781710864                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    729225315                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    691229852                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1420455167                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    729225315                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    691229852                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1420455167                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.010322                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.020786                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.015414                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.010322                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.020786                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.015414                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 10285.778956                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  6749.754223                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 10285.778956                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  6749.754223                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1198838                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets         189837                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets     6.315091                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      8181971                       # number of writebacks
system.cpu1.dcache.writebacks::total          8181971                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      9962328                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9962328                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      9962328                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9962328                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      4405248                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      4405248                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      4405248                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      4405248                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  44182836348                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  44182836348                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  44182836348                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  44182836348                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.006373                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003101                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.006373                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003101                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 10029.591149                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10029.591149                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 10029.591149                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10029.591149                       # average overall mshr miss latency
system.cpu1.dcache.replacements              11931882                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    442209166                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    420950353                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      863159519                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3811774                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     14170803                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     17982577                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 145395907080                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 145395907080                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    446020940                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    435121156                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    881142096                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.008546                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.032567                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.020408                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 10260.244750                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  8085.376589                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      9765663                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      9765663                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      4405140                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      4405140                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  44181752565                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  44181752565                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.010124                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004999                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 10029.591015                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10029.591015                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    279489341                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    255911923                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     535401264                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3715034                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       196773                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3911807                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   2385803784                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2385803784                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    283204375                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    256108696                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    539313071                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.013118                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000768                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.007253                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 12124.650150                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total   609.898132                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data       196665                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       196665                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data          108                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          108                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data      1083783                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1083783                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 10035.027778                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 10035.027778                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data     20101442                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data     21092916                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     41194358                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           46                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data           72                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          118                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data       826077                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       826077                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data     20101488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data     21092988                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     41194476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 11473.291667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  7000.652542                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.switch_cpus1.data           36                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           36                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data           36                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           36                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data       360288                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       360288                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data        10008                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10008                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data     20101488                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data     21092940                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     41194428                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data     20101488                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data     21092940                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     41194428                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.999119                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1492881707                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         11932138                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           125.114351                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   174.122447                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data    81.876671                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.680166                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.319831                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      48102942410                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     48102942410                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data      8793707                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      4405281                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data      3833171                       # number of demand (read+write) hits
system.l2.demand_hits::total                 17032161                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data      8793707                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      4405281                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data      3833171                       # number of overall hits
system.l2.overall_hits::total                17032161                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data          443                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           32                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data            3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst           29                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data            2                       # number of demand (read+write) misses
system.l2.demand_misses::total                    537                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.inst           28                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data          443                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           32                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data            3                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst           29                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data            2                       # number of overall misses
system.l2.overall_misses::total                   537                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst      2844774                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data     40222152                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst      3064116                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data       337353                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst      3577443                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data       217257                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         50263095                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      2844774                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data     40222152                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst      3064116                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data       337353                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst      3577443                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data       217257                       # number of overall miss cycles
system.l2.overall_miss_latency::total        50263095                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data      8794150                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      4405284                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data      3833173                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             17032698                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data      8794150                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      4405284                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data      3833173                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            17032698                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.965517                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.000050                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.000001                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.966667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.000001                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000032                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.965517                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.000050                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.000001                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.966667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.000001                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000032                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 101599.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 90794.925508                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 95753.625000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data       112451                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 123360.103448                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 108628.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93599.804469                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 101599.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 90794.925508                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 95753.625000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data       112451                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 123360.103448                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 108628.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93599.804469                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 628                       # number of writebacks
system.l2.writebacks::total                       628                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus0.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data          443                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               537                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data          443                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              537                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      2605908                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data     36428543                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst      2791118                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data       311589                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst      3329890                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data       200116                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     45667164                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      2605908                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data     36428543                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst      2791118                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data       311589                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst      3329890                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data       200116                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     45667164                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.965517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.000050                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.000001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.966667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.000001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000032                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.965517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.000050                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.000001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.966667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.000001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000032                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 93068.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 82231.474041                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 87222.437500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data       103863                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 114823.793103                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data       100058                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85041.273743                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 93068.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 82231.474041                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 87222.437500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data       103863                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 114823.793103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data       100058                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85041.273743                       # average overall mshr miss latency
system.l2.replacements                            628                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7809681                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7809681                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7809681                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7809681                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           91                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               91                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           91                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           91                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus0.data           84                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data       196629                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data          252                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                196965                       # number of ReadExReq hits
system.l2.ReadExReq_accesses::.switch_cpus0.data           84                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data       196629                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data          252                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            196965                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_hits::.switch_cpus0.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           28                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           32                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst           29                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               89                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      2844774                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst      3064116                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst      3577443                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      9486333                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst           29                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst           32                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst           30                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             91                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.965517                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.966667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.978022                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 101599.071429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 95753.625000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 123360.103448                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 106588.011236                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           28                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst           32                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst           29                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           89                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      2605908                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst      2791118                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst      3329890                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      8726916                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.965517                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.966667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.978022                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 93068.142857                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 87222.437500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 114823.793103                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 98055.235955                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      8793623                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      4208652                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data      3832919                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16835194                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data          443                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             448                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data     40222152                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data       337353                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data       217257                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     40776762                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data      8794066                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      4208655                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data      3832921                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      16835642                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.000050                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.000001                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.000001                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000027                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 90794.925508                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data       112451                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 108628.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91019.558036                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data          443                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data            3                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data            2                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          448                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     36428543                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data       311589                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data       200116                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     36940248                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.000050                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.000001                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.000001                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 82231.474041                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data       103863                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data       100058                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82455.910714                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    58372057                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     33396                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   1747.875704                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     122.274996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data            2094                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data            1619                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst              34                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data    28502.427386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst    27.708609                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data   303.035930                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst    31.731044                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data     2.986684                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst    28.835352                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data     1.999999                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003732                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.063904                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.049408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.869825                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.000846                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.009248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000968                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.000091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.000880                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32768                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 545044676                       # Number of tag accesses
system.l2.tags.data_accesses                545044676                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.pwrStateResidencyTicks::OFF 1559328102810                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 1559328102810                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1559328102810                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          16835732                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7810309                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           91                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9222925                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           196965                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          196965                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            91                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     16835642                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side           87                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     26382450                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side           96                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     13215852                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side           90                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     11499517                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              51098092                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side         7424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1433409920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         8192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    866913792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         7680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    879489024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3179836032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             628                       # Total snoops (count)
system.tol2bus.snoopTraffic                     80384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17033326                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000008                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.002887                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               17033184    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    142      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17033326                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        27231969411                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.4                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             62550                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18335823550                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             60881                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        9191318608                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             66720                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        7997490821                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
