LIBRARY IEEE;
use IEEE.std_logic_1164.all;

Entity teste IS
PORT (

a :in bit;
b :in bit;
c :in bit;
s :out bit
);

end teste;
architecture arq_teste of teste is
begin

s <= not (a and b) or (not (not c));

end arq_teste;