// Seed: 3596517605
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  module_2 modCall_1 ();
  parameter id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_6;
  wire id_7;
  logic [-1 : -1] id_8;
  module_0 modCall_1 (
      id_3,
      id_6
  );
endmodule
module module_2;
  assign module_3.id_1 = 0;
endmodule
module module_3 (
    input  tri1 id_0,
    input  tri0 id_1,
    output wire id_2
);
  wire [-1 : -1] id_4;
  module_2 modCall_1 ();
endmodule
