================================================================================ 
Commit: 6a69fd2af0e5f915d531e32376dbc93e51702f5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 14:12:17 2020 -0700 
-------------------------------------------------------------------------------- 
Update SiPkg.dec for 3357_02

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 25f98321e2a7f58ec70c00410e839ef043b06ed9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:36:29 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3357.02

Hsd-es-id: N/A
Original commit date: Sun Aug 30 17:50:20 2020 -0700
Change-Id: Idecb656b2d6bcf35dd89f2992ed519205f7ff788
Original commit hash: a03f49c502895cf57000b00f4e016be930b6c012

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 3e29fbd86899a958f506b45eba0afdf8e03e44b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:36:22 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "DG1 performance be drop after upgrade HW device will lost in Device Manager - Power Resource conflicts for HG and DG which should be avoided. - created platform hook to return DG device presence and added as a check in RC for HG methods. - Fixed PEG3 scope with CondRefOf check"

This reverts commit 58f06b3e6d19e6256e0f5a6942a4c3510f7a95b6 which fixed issues listed below
https://hsdes.intel.com/appstore/article/#/1508257471
https://hsdes.intel.com/appstore/article/#/22011246063

Hsd-es-id: 16011682175
Original commit date: Sun Aug 30 19:39:21 2020 -0700
Change-Id: Ic116652b6e043b30ea9d371e1ba20a60d8a4faea
Original commit hash: a6732ba9150d0a322be77782fbbe5905b11cd76b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/PegCommon.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl

================================================================================ 
Commit: 9203fa3aa3eb0b1093541b0dd0025cb03e9d0522 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:36:15 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "BIOS not locking down PCIe RWO fields"
This reverts commit c4493aece909837fb44bdffeb0da64d958b2d240.
Change deemed too risky for PR2.

Hsd-es-id: 16011682175
Original commit date: Sun Aug 30 17:28:08 2020 -0700
Change-Id: I0924a9a6dd94669bb77c70f0bd7880b47785fd36
Original commit hash: 349239408ac36a89c417b3518038f6175d7a0e38

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 50e842de87b93d700798ac03bdd39ffb049bf51b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:36:08 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "Program the Cpu PCIe registers as per BWG Rev 1.2"
This reverts commit 6c98965d65d2582f486a586426d29614630cc622.
Change deemed too risky for PR2.

Hsd-es-id: 16011682175
Original commit date: Sun Aug 30 17:28:04 2020 -0700
Change-Id: I4cab2e655b049628c381e11cb206ca73015868f8
Original commit hash: 1e8e92a56dc9ad2f4b0426e9e42b4f8f079fb0d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieSip16InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c

================================================================================ 
Commit: 838079df56d33ad1c383cb5f1ad46127ee7ace3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:36:00 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3357_01

Hsd-es-id: no sighting
Original commit date: Sun Aug 30 14:18:09 2020 -0700
Change-Id: I625e28cd92653fae08818354a323985fc33c12f9
Original commit hash: 5b9df90bf8d421733fa3a9fa3b7082f34fd38735

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b9cbbb695138a88404d918008d5cbc6b15d66561 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:35:54 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Aug 30 10:47:00 2020 -0700
Change-Id: I8ab5d1a7597c1455110f028ff7fcb722efe883e5
Original commit hash: c2155174ce38cc8fb73f48e1068f1d524841304d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: e41c07fd352e31ff11c8836f1a870e80777941b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:35:48 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3357_00

Hsd-es-id: no sighting
Original commit date: Sun Aug 30 10:46:21 2020 -0700
Change-Id: Ie1ec4dcdb5e26c6f16fe37926e73c49148055742
Original commit hash: e9f841a0868f0ed8863e0f11cd816d548226ca71

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 977c2c5b79f286411d7b175c4a2f66e85bf00531 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:35:41 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3356_01

Hsd-es-id: no sighting
Original commit date: Sat Aug 29 13:39:25 2020 -0700
Change-Id: I524a89f4920d2db8ce4c447147ffa2cf8ef28aa3
Original commit hash: 9f512584d1364e924d77147a2dc5796278956d64

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6252aedcb46569caae1c5c35cbe683cc8c63a7fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:35:35 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sat Aug 29 13:39:08 2020 -0700
Change-Id: Ia1a00595d85e91d35fc3eaf230347c09d524202c
Original commit hash: a3c1f399956b7ab62745ce52d5225f2c1bf1e44d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 552578c90f95b40ed9d96592b62d233f42e0bfb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:35:29 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3356_00

Hsd-es-id: no sighting
Original commit date: Sat Aug 29 10:06:09 2020 -0700
Change-Id: Ic96627a43cec027575eb55936cee413c6f179742
Original commit hash: 4138a51240dfbecd436b777cc34e9b19673a3378

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cb6dd203fbc3c05d519126c6926ec7924111aa4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:35:22 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][CVF]Fix Host Wake GPIO

Host Wake GPIO is changed from C2 to R5.
Updated accordingly in gpio table.

Hsd-es-id: 16010839278
Original commit date: Thu Jul 16 15:32:34 2020 +0530
Change-Id: Ibcf72d380d75777769bb9c8ae89ea3facc5f5509
Original commit hash: 079fc8856578d168cf0f350aa95540fa965033c5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/GpioTableTglUPostMem.h

================================================================================ 
Commit: a59dba47d55e1fe63b5f2a1dfb1535e4a8260735 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:35:16 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][CVF] Add POR sensor support

Add POR sensor support for OV01AS,HM11B1,OV9738,OV5678.

Hsd-es-id: 16011629647
Original commit date: Fri Jul 17 15:28:04 2020 +0530
Change-Id: Ifdaa8f7e68319a0abce0d86747753b54b58c5a0c
Original commit hash: ee947c88c921592a5a81552fa08967ab33f5b39f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 4464d596ff0b1f79aa2a60cae89acc703b28bacb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:35:07 2020 -0700 
-------------------------------------------------------------------------------- 
TigerlakePlatSamplePkg/ClientOneSiliconPkg: Update TSN subregion data structure to support additional MAC Address

Update TSN subregion data structure to support more than 1 MAC Address.

Hsd-es-id: 1407726391
Original commit date: Tue Aug 25 17:31:58 2020 +0800
Change-Id: Ie5b9f18908a05ff8686636878647ad7ffa05a109
Original commit hash: 1a30a006261ab190acc4211cd39152a6601f0e3a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/Include/PchBdfAssignment.h
ClientOneSiliconPkg/Fru/TglPch/IncludePrivate/Register/PchPcrRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/Tsn/TsnConfig.h
ClientOneSiliconPkg/Include/Library/TsnLib.h
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLib/PeiTsnInitLib.c
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnPolicyLib/PeiTsnPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnPolicyLib/PeiTsnPolicyLib.inf
ClientOneSiliconPkg/Pch/Include/Library/PchPciBdfLib.h
ClientOneSiliconPkg/Pch/Library/BasePchPciBdfLib/PchPciBdfLib.c
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Features/Tsn/PeiTsnFvLib/PeiTsnFvFileInit.c
TigerLakePlatSamplePkg/Features/Tsn/PeiTsnFvLib/PeiTsnFvFileInitNull.c
TigerLakePlatSamplePkg/Include/Library/PeiTsnFvLib.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 2bd73382aa5bee339af2cf5df36c2b2d81430e76 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:34:59 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3355_00

Hsd-es-id: no sighting
Original commit date: Fri Aug 28 12:47:23 2020 -0700
Change-Id: I3ab4e51f8b83c1d128e07158eaad2e8985fe7f2b
Original commit hash: 97ea8d90e3069ca9d541a6adb75c87d1329aa398

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 37d2882d15b780f17abd38169cb8aae3d654281e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:34:53 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Aug 28 12:46:49 2020 -0700
Change-Id: I2b8ab6f430a0d39561772cab6b3197a56da60357
Original commit hash: d0cd871974f50a32025ba8eae660e12e11d0f635

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 19d8ccf22d5c3fc668536699cb9886a618aeb0fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:34:46 2020 -0700 
-------------------------------------------------------------------------------- 
BIOS not locking down PCIe RWO fields

Hsd-es-id: 16011670874
Original commit date: Tue Aug 11 22:29:13 2020 +0530
Change-Id: Ib398fb1344d516225c6e12c1de827f44936b896d
Original commit hash: c4493aece909837fb44bdffeb0da64d958b2d240

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 176a9b08d97b0ab4c562ac3e9c086c76dfed318e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:34:39 2020 -0700 
-------------------------------------------------------------------------------- 
Program the Cpu PCIe registers as per BWG Rev 1.2

Hsd-es-id: 16011670883
Original commit date: Mon Aug 10 23:52:48 2020 +0530
Change-Id: Ibe85fe3956be536557f874141ed48d5b5accc68d
Original commit hash: 6c98965d65d2582f486a586426d29614630cc622

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieSip16InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c

================================================================================ 
Commit: d269c151726e89b2ecddf0c7d41b75d0d62febb3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:34:30 2020 -0700 
-------------------------------------------------------------------------------- 
OverClocking:[OC] Missing Write Favored core control configuration 0x1D in TGL-H BIOS

Missing CpuInfo data update for PerCoreRatioOverride and PerCoreRatio

Hsd-es-id: 22010922428
Original commit date: Fri Aug 28 09:36:31 2020 +0800
Change-Id: I8200dd0df3af219f28af67d5cc5c207b83d657f0
Original commit hash: b131535b319cab9ca3a1b24455674416af1be7ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c

================================================================================ 
Commit: 941acdd8c44164d6439a3f33acad33fa3e9b3562 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:34:23 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: Fix build error in Embedded FSP Wrapper build

Fix build error in Embedded FSP Wrapper build.

Hsd-es-id: 16010875326
Original commit date: Mon Aug 24 11:14:23 2020 +0800
Change-Id: I8d282294e17ae7765179be86373ae2d957bdc1f8
Original commit hash: 775b71d2651c31db7a72f7bf84489807dc101034

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: f86fb4475475d00a220f64562ccd477a1b3c25e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:34:17 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3354.01

Hsd-es-id: N/A
Original commit date: Thu Aug 27 13:07:01 2020 -0700
Change-Id: I892bef1aba8b25dad7770a626f0df2dcf8cbe733
Original commit hash: 73e04db187cabc8227ca1633c2380bc69dae7b9d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: dfbe6209cae0fd24ed74f766bcf0056de91a8fff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:34:10 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "Package/Module: [TGL-H] Tobii sensor YB observed with IFWI version later than WW18."

This reverts commit ff726971050a5c44d4e45abcf0e8d46b631ec23d.

Hsd-es-id: 16011667891
Original commit date: Thu Aug 27 16:17:14 2020 -0700
Change-Id: I5233b99bfd91a6b58e54e83e04c91cd62eaa291e
Original commit hash: 9ac8dc96db9a4ad27654bbe000868692764cfa1d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/GpioRegsVer2.h

================================================================================ 
Commit: 3b1e6b80868041c8c03cf31371d254db9631a05e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:34:05 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Aug 27 22:56:28 2020 +0000
Original commit date: Thu Aug 27 22:56:28 2020 +0000
Original commit hash: cd7359f388638f6391d1fcd411eff9bddd80eefd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9cb24f4a80433c5b61002a18d552f31b98d7736e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:34:00 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL-H only] increase the TAT values of tRDRDdd/dr tWRRDdd/dr to improve memory stability

[Issue/Feature Description]
On TGL-H, certain system failed to boot and several mixed-config systems have failed SW Mem Test.

[Resolution]
Increasing the tRDRD(dr/dd) = 10 tWRRD(dr/dd) = 12 to improve TGL-H stability

[Impacted Platform]
TGL-H only

Hsd-es-id: 14012263393
Original commit date: Fri Aug 21 10:10:11 2020 +0800
Change-Id: I7e028c2c2aa46a94f6c936cf420e516c26a9c113
Original commit hash: ce1204be97665d6d4ce400e2be418a3a7205c210

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: 75f7608d5440652e2af5fbac9d46268387fc4db1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:33:56 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: xHCI programming updates

Set RTCO to 1

Hsd-es-id: 14012064483
Original commit date: Wed Jul 22 13:25:33 2020 -0700
Change-Id: I293b00f10025a043b7f89dee670e244ec6e17765
Original commit hash: 6382e96820f87c5e0b84253255235a97511f4d47

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 5f39f1ebf65c55f8b2ef8798dbd004448e0bc180 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:33:51 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3354_00

Hsd-es-id: no sighting
Original commit date: Thu Aug 27 12:46:55 2020 -0700
Change-Id: Ibe0ae18f1587b7184f0d90dc0261b80c714afbfd
Original commit hash: 0ddbe2ef04fcabc9f7ef85c1ac940ecce38041c9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 753230e71a0ed4cbd478ac810ca87bb44c2b7beb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:33:46 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Thu Aug 27 12:46:51 2020 -0700
Change-Id: I97603525a92d25049de101557dfcaaed0928362c
Original commit hash: 44d3c48d98eb39e7d9ef97be19428dea98dddc94

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 6c388bdc4393909b7e471345e00853f5345139a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:33:42 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Aug 27 17:53:38 2020 +0000
Original commit date: Thu Aug 27 17:53:38 2020 +0000
Original commit hash: ae28a06b4599be79a648bfabdd734fb2a3f9d029

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7bf3e6843c1636fa00ea6069edd0fcd87a253fdc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:33:38 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl:[TGL][LP5][MRC] WA to disable  retraining on LP5

Issue:
  Fullbios is hanging when retraining is enabled on lp5
Fix:
  Disable retaining temporary

Hsd-es-id: 14011911046
Original commit date: Wed Aug 26 21:36:41 2020 -0700
Change-Id: I49a59b483e90aac90bf5c110fd5d2174d2ba15ac
Original commit hash: fc77277dd7a7f8dd03962e2966b9ccb7ff866abd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 29b56d2a07da8a7ce6606d7d0b4350af846e62af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:33:34 2020 -0700 
-------------------------------------------------------------------------------- 
External Graphics Card is not detected with HG mode
- It reported as regression issue with HG/DG/PCIe RTD3 fix.
- Reverting the one file change which is fixing this issue without impacting previous fix.

Hsd-es-id: 22011333930
Original commit date: Thu Aug 27 21:11:46 2020 +0530
Change-Id: Icddefcee1c320d9015a433b3967507c41f7874e5
Original commit hash: 011ffbee73da6e621ad566ce68caf09b3df24181

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HostBridge/AcpiTables/HostBus.asl

================================================================================ 
Commit: 1c906ef3c79803011c286a1fc2a7573096635962 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:33:30 2020 -0700 
-------------------------------------------------------------------------------- 
Updated Microcode patch for P0 Unified (uCode+Punit) Production Patch 0x38

Hsd-es-id: 22011334154
Original commit date: Wed Aug 26 12:39:58 2020 -0700
Change-Id: I074a57444c81dd55aabeb7f21c096d2ca8ddd9be
Original commit hash: b64601d1b2fe19f0dc1a627e2c563ae5b15c34c8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: b307ba0933cbf4df1d49a6a09a9df821c7ce0523 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:33:22 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Wed Aug 26 11:01:05 2020 -0700
Change-Id: I42086c1e1e64e8d88d5427a48dc83583620549c3
Original commit hash: 956e1ce759c80b9352b2691e024e2fb9ff72e045

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 67e4c7aee31dc4a770c10fe4a97ca8bdbfb8dbdb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:33:18 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3353_00

Hsd-es-id: no sighting
Original commit date: Wed Aug 26 11:00:42 2020 -0700
Change-Id: I2285a41bc4a797ac9e53643d5f13960409be8381
Original commit hash: 31673b5ce43f31dbac2363e7e1e0728c26689b63

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 64c6c12cdfebec20ba18482e53d85e6332b73e98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:33:13 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL_H_DC3_20H1][CORP][CNVI][P0] : Magic packet wake (WoWLAN) fails to wake SUT from S3 & S4 using TyP WIFI Module

1. Correct GPIO WLAN WAKE pin define.
2. Correct WLAN wake GPIO pin and root port number.

Hsd-es-id: 16011591124
Original commit date: Thu Aug 20 17:07:32 2020 +0800
Change-Id: Ic208fb84c2a386b1aa26c3984153ef6f3a126922
Original commit hash: 8556ff2a51033ca942f16025de21bd21ce1f7eaf

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/GpioTableTglHPostMem.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 5679f0756ae5e46eb59753a263a6fa6879cd5bf7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:33:09 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL]: RAR feature is not being properly enumerated

BIOS is access RAR MSRs unconditionally (0xF1 or RAR_TIMER_CONFIG).  it should use enumeration through CORE_CAPABILITIES MSR (0xCF) EAX[1]

Hsd-es-id: 16011484946
Original commit date: Tue Aug 25 09:52:08 2020 +0800
Change-Id: I5ee3871ded54418b8c716e4d5183c0fc4df208a3
Original commit hash: ecaaf942eb976e55f7acbbc07bc2c49fbb135342

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c

================================================================================ 
Commit: b34c02464efd6716d2d9c099ff391f1e5f18dbd4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:33:05 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3352.02

Hsd-es-id: N/A
Original commit date: Tue Aug 25 13:06:50 2020 -0700
Change-Id: I6456ffb089122387600c61720c227aac9fff7262
Original commit hash: 48d0741242e2b274e49994b11db3b811e9908379

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 9bc8b46faa8b97b366325c318e48ac8d82892180 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:33:01 2020 -0700 
-------------------------------------------------------------------------------- 
Update new microcode patch for B0 (uCode+Punit) Production Patch 0x5a

Hsd-es-id: 22011327794
Original commit date: Tue Aug 25 12:10:27 2020 -0700
Change-Id: I14ba16063d3e2cedd6fd1ea381e2829acd63fd46
Original commit hash: d4d92aacbbb25f541c5332eee9612c9e7b9ecd04

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 27f79aabc044c7b6fb31bf83960a19a8a64e94e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:32:56 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3352.01

Hsd-es-id: N/A
Original commit date: Tue Aug 25 11:38:24 2020 -0700
Change-Id: I175ad30eb76be7ed2b6c567e6cbfa2c09266dcc3
Original commit hash: 0efbbae2f06b9c25d69337081429ae0f480315eb

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: a35b5342f6f979d27d05590d5418eb014a8c6aae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:32:51 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to master 1.0.4.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: N/A
Original commit date: Mon Aug 24 10:30:07 2020 -0700
Original commit hash: 4d9199fe4611ed60f5d762db7a27219d0bc460c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 65c015a21ee50074627dca3394084940eaa7a5c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:32:47 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Aug 22 00:01:21 2020 +0000
Original commit date: Sat Aug 22 00:01:21 2020 +0000
Original commit hash: 33480121774051058388fc51e68f824218ae3b6e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 61203a1581746bc41bbffc6f15b6cb3535ce6127 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:32:42 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl:[TGL][LP5][MRC] Fixnig incorrect calculation of RdWr timing(tCK)
Issue:
    tRDWR size is not enough
Rootcause:
    tWCKDQO_max - tODTon_min) factor is not being added and is basically lost.
Fix:
    Add += to RdWr timing calculation

Hsd-es-id: 14012297009
Original commit date: Wed Aug 19 15:47:30 2020 -0700
Change-Id: I8717f661ba50df65d9391047acccf18a8362a539
Original commit hash: 57f9676b391d647cd47ba2aa89951697a62e149d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: c7ff2b2956c20f154b138c1966ec5b374087b364 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:32:38 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Aug 21 02:27:45 2020 +0000
Original commit date: Fri Aug 21 02:27:45 2020 +0000
Original commit hash: 0eb0752ba36461fef0ee3b05b1395389ed671a30

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d3f6b9702c86d6a373da51af723a51baab9daa9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:32:34 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: MRC to enable LP4 CA ODT on only rank 0

[Issue/Feature Description]
Multiple customers see system crashes (Win BSOD) and memory test failures after enabling SAGV on specific LP4 4267 DRAM parts.

[Resolution]
MRC programs MRS FSM to only enable CA ODT on rank 0 of the channel.
Changing the bit-mask for lpddr4_discrete.codt to hold MR22[5:0] fields.

[Impacted Platform]
TGL-U, TGL-Y

Hsd-es-id: 22011308014
Original commit date: Thu Aug 20 14:30:30 2020 -0700
Change-Id: I7129a2edc83292db13d5f4806a565a6f2dc64d86
Original commit hash: 371f8b0a81423343a7b80a9c39539919e853789b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 21234e4bfb3340d10d641c8d49ff34ac7439768f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:32:30 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Aug 21 01:12:27 2020 +0000
Original commit date: Fri Aug 21 01:12:27 2020 +0000
Original commit hash: ccee8238b8e8f48c18b05d133f5d86f5ff0f3321

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1da983db4e8c0b29874b6ce305cdfa4acd530708 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:32:26 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: Run DFE training with correct sweep range

We found that LPDDR DFE training was limiting the range from 0-5 with step size 1 instead of 0-0xF with step size 3 as intended in the final sweep.
The Rx ODT sweep was working correctly, only the final sweep was wrong.
Also adjusted the final sweep step size to 1 for LP5 specifically.

Hsd-es-id: 14012283390
Original commit date: Fri Aug 7 13:11:15 2020 -0700
Change-Id: I6ce08e906459c7b847c07deefff12823dbd3aca5
Original commit hash: 9b10453556bc92cac770996d77ffd9ca128ff8d3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 7b1b2e30d1ca346d3bbed468287592acd68978c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:32:21 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Aug 21 00:47:00 2020 +0000
Original commit date: Fri Aug 21 00:47:00 2020 +0000
Original commit hash: def8972c059960571898ce117e7124484cd6d876

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c7421cc2a30e60809ff71aeb2463da286ce04aa3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:32:17 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: Add noise-reduction averaging to Early 2D training steps

Need to add noise-reduction averaging to Early 2D training steps to avoid random failures.

Hsd-es-id: 14012196690
Original commit date: Thu Jul 30 12:35:18 2020 -0700
Change-Id: Ib5d1bc4a833bf887eda77d74ecd9641c37e8c9cb
Original commit hash: 6ee022ddb0c09cae73366737661c601b4102f7e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 2c7c74c8eadd9353507b60fbef64773834387318 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:32:12 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Aug 21 00:32:30 2020 +0000
Original commit date: Fri Aug 21 00:32:30 2020 +0000
Original commit hash: 70f5eb46051bb25d082804521c90a1233c885bc0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f4658f2f011f940337c9b1079d96135b4e7499e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:32:08 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: Disable CCC power training steps for LP5

Due to LP5's architecture, CCC margins are much larger than for previous memory types.
While these power training steps do improve CCC margins some, it is not needed and therefore just a waste of MRC runtime.

Hsd-es-id: 14012283391
Original commit date: Wed Aug 12 11:53:28 2020 -0700
Change-Id: Ib6e93e1373c456771d3f31b5f4ae28ad1ea70d38
Original commit hash: f28673b268a2660fea8db09e25a4ba39b395f6ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: d9553aa85267656052fb15b983a8879b829e08c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:32:04 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Aug 20 20:39:25 2020 +0000
Original commit date: Thu Aug 20 20:39:25 2020 +0000
Original commit hash: d2b96b28de2c8c660fb12c12ef15964b7c1ea9c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 09eeae3cbfc1d4000c8a9547c03118f69653ddda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:32:00 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC][U/Y/H] McMisc ranks chbdel should always be 0 for both Write and Read

[Issue/Feature Description]
Random failures during boot process happening itermittently from different cold training boots when using dual ranks

[Resolution]
Determined that McMisc WriteCfg and ReadCfg needs to have RankDelay set to 0
Increasing tWRWR_dr/dd by 2 for DDR4 and Gear2

[Impacted Platform]
TGL-U, TGL-Y, TGL-H

Hsd-es-id: 14012303873
Original commit date: Tue Aug 18 13:36:44 2020 -0700
Change-Id: I3e3c99d6142d42107ba59d0408009b01bff6fb60
Original commit hash: 4a7386f2b3171884f2056ad9d6179817647c2397

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 413134f35777b2e914e276295034ecd54e13e3e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:31:55 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Aug 18 01:23:07 2020 +0000
Original commit date: Tue Aug 18 01:23:07 2020 +0000
Original commit hash: b66d0a1d5a0f7c32dcdb53135f979948252b33d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5d749e9c56ce87e6cdd41d56fd07df8f2a68f316 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:31:49 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg: [TGL][MRC][LP5] WA to disable Write0 on fullbios

Issue:
    BSOD error is observed while trying to boot to Windows if Write0 is enabled
Fix:
    Disabling Write0 in bios setup menu option, pcd and PeiMemPolicyLib

Hsd-es-id: 22011133835
Original commit date: Fri Aug 14 09:26:09 2020 -0700
Change-Id: Iaf8dd154cab82adf9a95f7670f538d80785160bc
Original commit hash: 924d75071151ad7c33e61b8cbcd062ea54addfaf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 3d1528b1bde452f0fa5744bb042ca97ebb442224 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:31:44 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Aug 17 18:41:44 2020 +0000
Original commit date: Mon Aug 17 18:41:44 2020 +0000
Original commit hash: e8815fbeeab15e3ede6014bb7ac6024ec1fd7fa4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8fa2d72692051945f6bd0d653ebac999772437ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:31:35 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Aug 14 21:51:03 2020 +0000
Original commit date: Fri Aug 14 21:51:03 2020 +0000
Original commit hash: 27478d7bf74f4d77661a1f6bcb7cd3c526d60401

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9658e8627de2d30077a7b3059ed3066151c088f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:31:30 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl:[TGL-H][OC]BIOS displaying incorrect XMP timing values

[Issue/Feature Description]
System will hung when XMP_PROFILE info in memory module is not correct.

[Resolution]
Set tCKmin=0 when the related XMP profile is disabled (DimmOut->XmpSupport).

[Impacted Platform]
TGL-H

Hsd-es-id: 22011159456
Original commit date: Thu Jul 30 13:50:31 2020 +0800
Change-Id: Ib8a44e67c32415012680b04cdfbde6bb8fd09424
Original commit hash: c3adede7ddd1330262d61186b3115592132d3374

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 531baf964b00a05ceb58626f8b97c48ee968daad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:31:25 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Aug 14 20:04:58 2020 +0000
Original commit date: Fri Aug 14 20:04:58 2020 +0000
Original commit hash: 43bf7b73bf1771b866a8f7baf6633b1c7b41cefd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5ad72feb529f711e74c8fd6e976b861d6432164f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:31:20 2020 -0700 
-------------------------------------------------------------------------------- 
lientOneSiliconPkg/IpBlock/MemoryInit/Tgl/[TGL][MRC][LP5] Adding  TxVref prints missing formatting

Issue:
    Missing formatting
Solution:
    Add START and STOP for TxVref in RMT tool
    Add string break after displaying MR content
    Added coments explaining function usage
	Changed MrPtg into MrIndex for clarity purpose

Hsd-es-id: 14012178046
Original commit date: Thu Aug 6 19:31:23 2020 -0700
Change-Id: Iefb932dced2dcfaacd143e33d69e639bb2f9652c
Original commit hash: fc2cf9c2bf72397a79979f1625b7dc4c7ec88fe2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: cf710de7bc16baa57e44a498f7bb64fea9162b0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:31:15 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Aug 13 18:52:33 2020 +0000
Original commit date: Thu Aug 13 18:52:33 2020 +0000
Original commit hash: dc64143d3d7324d572175ae09dadca28c8f16319

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f8314f2cd99868b2d12fa435c8af54ea3cd081fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:31:11 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MiniBIOS ucode patches

Updated TGL A-step to 0x6A.  Updated TGL B-step to 0x56.  Updated TGL P-step to 0x32.

Affected Platforms:
TGL-U, TGL-Y, TGL-H

Hsd-es-id: N/A
Original commit date: Tue Aug 11 18:39:02 2020 -0700
Change-Id: Ic8dc66554de51d051b64077eaaa45edd2349d680
Original commit hash: 5f9810e3b6bb16268706614ea699b8c2f6913457

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c0_00000066.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c0_0000006a.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c1_00000026.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c1_00000056.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_c2_806d0_00000022.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_c2_806d0_00000032.inc

================================================================================ 
Commit: 71647e300628e35053752805c22bae8681f7032f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:31:04 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Aug 13 17:46:17 2020 +0000
Original commit date: Thu Aug 13 17:46:17 2020 +0000
Original commit hash: 98af79091090c2c12f2ec58782f10ccfb250722c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d2c9b483530a5324d804dbf31f3f2d5b6d834375 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:30:59 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: Enable TGL H mixed rank configs, change DDR4 RankMuxDelays

1. DDR4 specific RankMuxDelay adjustments to get rid of spotty eyes in G2/G1 during rank-rank switching
2. DRAM ODT table changes for mixed configs to get rid of basic training failures
3. Changed CL to 256 for TGL H 2DPC, as 128 is not sufficient to stress all ranks when the rank count is higher than 2

Change: Enable TGL H mixed rank configs

Hsd-es-id: 22011265948
Original commit date: Thu Apr 30 16:57:01 2020 -0700
Change-Id: If12f19eca5fb7beb3bdc86f25bd10c5a95cd9c06
Original commit hash: 901107f29be4071b60f04b915c9aab300236085d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: a64faf670f03eac2f8b5c124849c2b25d27549a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:30:54 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Aug 13 00:07:45 2020 +0000
Original commit date: Thu Aug 13 00:07:45 2020 +0000
Original commit hash: 9300d24018e7468b2df4a51ee279bd6e298295e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 84e701a29c27dcd3df0cb423a9bb171724e0f5b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:30:50 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/[TGL][MRC][LP5] Set Outputs->LowFreqCsCmd2DSweepDone and  Outputs->LpddrEctDone to TRUE during the restore flow

Issue:
   The expectation is that if cold boot has already been executed therefore the above global variation Outputs->LowFreqCsCmd2DSweepDone and  Outputs->LpddrEctDone should be set to TRUE.
   Outputs->LowFreqCsCmd2DSweepDone is restored correctly for other SAGV points as the training step only executes for 1st SAGV point.
   But it is not restored for fast boot.
   Outputs->LpddrEctDone is preoperly saved and restored but this is excessive since it should always be TRUE during Fastboot for LP technologies.
Fix:
   Set Outputs->LowFreqCsCmd2DSweepDone and  Outputs->LpddrEctDone to TRUE during the restore flow

Hsd-es-id: 22011205795
Original commit date: Thu Jul 30 13:43:17 2020 -0700
Change-Id: I682c9621c7df270e84419ef662d51a5bc411af0a
Original commit hash: 81f1e0f57dd5579781332f79e772ae49e7aa88f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: 45d50114fb40e295d63d7133aa8bad7dcdfb21d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:30:45 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 12 19:44:06 2020 +0000
Original commit date: Wed Aug 12 19:44:06 2020 +0000
Original commit hash: 5ad81475191c6e54e82216043f4c3c624053e4d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 84ae114b39f42ae0043e3d2411367ed8f6e4d536 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:30:41 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl [TGL][MRC][LP5] Restore host structure data for CmdPiCode/CtlPiCode during Fastboot

Issue:
    LP5 fails in Normal memory mode test during fastboot flow
Root cause:
    There is a frequency switch occuring during JEDEC reset on Fastflow for LP5
    We switch to low frequency, shift CCC to known low frequency PI values, perform reset, then switch back to POR frequency and shift CCC to POR PI values.
    These POR PI values are all zeroes because IntCmdTiming initialization was executed only when we needed to run RMT and skipped for everything else. (MarginLimitCheck flag)
Solution:
    Restore host structure data for CmdPiCode/CtlPiCode during Fastboot for LP5
    As a refactoring, isolate the code into separate function MrcRestoreCCCHostStructure for clarity and simplicity purpose

Hsd-es-id: 14011688485
Original commit date: Thu Aug 6 13:46:37 2020 -0700
Change-Id: I9a10e38babc12c5f5a3dbc43bb4e9d9cf097de37
Original commit hash: ef9c72ee552c9daafdd45862d8fa6aac1ddb6d69

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.h

================================================================================ 
Commit: bedf25b729f41550e8a4356a04e16eafae12b132 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:30:37 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Aug 10 05:37:24 2020 +0000
Original commit date: Mon Aug 10 05:37:24 2020 +0000
Original commit hash: e63dd7f2ce4a5368a75e8dd96226b4f85e7dd898

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 06d24d0cd94e84198f93f813f52aac17b9bb25c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:30:33 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC]: Add knob for enabling Dynamic Memory changes option
[Title]
[TGLH][TGP][OC] Missing knob for enabling Dynamic Memory changes in TGL-H BIOS

[Issue/Feature Description]
Currently, BIOS does not have a knob for enabling Dynamic Memory changes option

[Resolution]
1. Add Dynamic Memory changes option in BIOS menu
2. When Dynamic Memory changes enabed, programe the right value to Pcode Mailbox
3. Fix a compiling warning issue

[Impacted Platform]
TGL-H

[Internal-only]

Hsd-es-id: 22010939207
Original commit date: Wed Jul 1 16:29:30 2020 +0800
Change-Id: I8b1fe040a7329ea37d7fcffc43d6e8350aefbf77
Original commit hash: 214f11398669a4274603583d77ec1c5c36e289f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 782f6144451acab28fa16eceab897eb0cc128d1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:30:25 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Aug 6 23:49:12 2020 +0000
Original commit date: Thu Aug 6 23:49:12 2020 +0000
Original commit hash: 1d19e0162fd64ea8ad1710ce2abca85fd2ba2859

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c8a649adef2bf7788af2c8bee63d22d6b0762fe1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:30:20 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl:[TGL][MRC][LP4][LP5] Enabling retraining on LP5
Issue:
  Memory corruption immediately after MRC is caused by bad DqDqs reads if retraining is enabled.
RootCause:
  Appears to be a problem with the timer setup for the retraining oscillatorllator.
  Because the MC-side programming is in units of WCK and the DRAM is is in units of tCK the MC-side timer must be programmed to 4x the JEDEC side.
  The current values in MRC appear to be held over from Lp4 and are too large for Lp5 due to the special encoding of bit 6 and 7 in MR37.
  To account for this the equation for the POR programming was updated from (2^12-1)*2*tWCK2DQ/(tWCK*16) to (2^11-1)*2*tWCK2DQ/(tWCK*16) but this change never propagated to MRC.
  Additionally, because of a bug with tOSCPD (here and here) we need to add an additional 40ns of padding to the MC side.
Change:
  1) Create a separate function which calculates DqioDuration based on frequency and technology.
  2) Remove MrcLpddr4SetMr23 function call because it adds more confusion than clarity (we are setting different MRs in LP4 and LP5)
  3) Create a separate function MrcSetWck2DqiMR which sets MRs and is isolated
  4) Fix LpddrMrContent.Bits.MR23 with values provided by Pre-Si (technially this should be DqioDuration + 40ns)
  5) Enable retraining for LP5

Hsd-es-id: 14011911046
Original commit date: Thu Jul 16 17:34:46 2020 -0700
Change-Id: Ia7428d1d709da90242ed1586abf365ad406ebd90
Original commit hash: 396d1b8978f5e36f78d7345b7ab45863a2230e96

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h

================================================================================ 
Commit: fe4d1395851cea5661cab2f14b573e1d49d54f82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:30:15 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Aug 6 20:51:04 2020 +0000
Original commit date: Thu Aug 6 20:51:04 2020 +0000
Original commit hash: aaae8a6c01fc3d3bbb18e4256c91140fb7bba5f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2bda95c93c2c43fc55ec2cf32dce535ccf716e4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:30:10 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl:[TGL][MRC] Skip CCC margining for RMT even odd
Isssue:
  We  quietly run Comand clock group margining on RMT even odd
Solution:
  Add check for even odd and skip CCC margining when running RMT even odd.

Hsd-es-id: 14012139499
Original commit date: Wed Jul 15 23:26:48 2020 -0700
Change-Id: I753bb2a8d6ad305e04a547931f30a26e69d4c08d
Original commit hash: 81cdf04c97a6783815c98818d0f7a9ac10ecf5d4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 7bef609dfd7a1111ec18906f745062a11511990e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:30:06 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to 1.0.3.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: N/A
Original commit date: Thu Aug 6 13:23:28 2020 +0800
Change-Id: If0e6d4b303c5d32ed0b1767e038e7c4babf8de21
Original commit hash: aa9ec7d86044195dd85dcdf919a9fcfe51221569

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8316b7db6f50b8782677c6751b4009fa84c3d5be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:30:02 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Tue Aug 25 11:17:20 2020 -0700
Change-Id: I61136676b8d6f24570a3802b1fde1095dadf1a16
Original commit hash: 8b14a341c635e808de54295470565e883e88c55c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 03a546e4f8c344935a915385b341ca9848aef546 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:29:58 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3352_00

Hsd-es-id: no sighting
Original commit date: Tue Aug 25 11:15:36 2020 -0700
Change-Id: Id21b45e1e34ecd8643fe2b2895ab3055f5afdc18
Original commit hash: b7d7ab87df78d8a7d68c8f956e4535c0726612a7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 022046c0f38918ff06223159fd48daa484db6eae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:29:54 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL Y UP4][B0]: VCCIN_AUX voltage is not as expected i.e. 1.65v on TGL Y platforms.

Low Current Mode voltage to High Current Mode Voltage Tranisition Time programming
was unintentionally set to hardware defaults with Setup Option forced to 0. The
change was made when VCC In Aux retention values were forced to 0. This change restores
expected behavior of this setup option.

Hsd-es-id: 22011329759
Original commit date: Mon Aug 24 16:41:22 2020 -0700
Change-Id: I47c5222709e408998aeb7e5ec73e1076039e0410
Original commit hash: 361829ca4bcfa812ac5013bef578701c201677f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibFivr.c
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h

================================================================================ 
Commit: 1ca967873e2304573eda082f56274aa1b68301e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:29:50 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3351.01

Hsd-es-id: N/A
Original commit date: Mon Aug 24 16:56:45 2020 -0700
Change-Id: Iffdc024d428cf67cbae724043b79a82046007ade
Original commit hash: c69ee5bfbdbd6be501fbfc89d41b272ea54c7e4e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 0ae41fef6860f0253c5c058fc789a4bd5a53c9cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:29:46 2020 -0700 
-------------------------------------------------------------------------------- 
Added new PM Halo override support ww3320

New Halo 65W 6and 4 core overrides added
New UR skus 4 core overrides added

Hsd-es-id: 14012278536
Original commit date: Mon Aug 17 15:17:42 2020 -0700
Change-Id: I6cf263390a19f1e3915df4b245ffb65ea6ef7a2d
Original commit hash: 051cc75048c47c3da326a18f5eba78cf47d376c7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: e8aaa50f42bdc0eddd365a8e54220942b71a7800 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:29:42 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-H][TGP-H][OC] ICC MAX Unlimited feature not supported by TGL

Hsd-es-id: 14012186230
Original commit date: Wed Aug 19 13:02:48 2020 +0800
Change-Id: I67502229770721a7e1cdefa9a97fd0139104d075
Original commit hash: 0c97c12041616100041b6e3e905a7ad6ebb6c8fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/OverClockSetup.hfr
TigerLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 46089d5a9068694917b5bafe95db6290e2b3b34b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:29:37 2020 -0700 
-------------------------------------------------------------------------------- 
Updated Microcode patch for P0 Unified (uCode+Punit) Production Patch 0x36

Hsd-es-id: 22011312175
Original commit date: Mon Aug 24 10:59:06 2020 -0700
Change-Id: Id41780b67639ed8b4142a1334ed9dd289dcb1320
Original commit hash: b7ffb31c20f20585a2b63e49a7f91df98e08c03a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 196f6faadb6fb9b76dab268891249ec10c39dc52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:29:33 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\Usb: Clear PM_MISC1_REG bit in AUX_CTRL_REG2

BIOS change to support mapping of U2 to P2 towards HSD 1508232188 Fix

Hsd-es-id: 14012172745
Original commit date: Wed Aug 5 15:27:14 2020 +0200
Change-Id: If3b2f64426ced09ea2f5d2b4670292e9ad585019
Original commit hash: 5cdcc4b17f515edf6174d99a17c0d9bb86a6f728

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: c3c3acb378a6b1e5b0c4dcf48f89ca5f510ef7d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:29:28 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Mon Aug 24 11:48:37 2020 -0700
Change-Id: I68d03b8e1ac4caa2db60755e7ddcd2b490c0a551
Original commit hash: a048a9975b0007529db22e32ae9b25641013836e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: b97fd22509f66f8e3180b147b49c27c81b7ee46c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:29:23 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3351_00

Hsd-es-id: no sighting
Original commit date: Mon Aug 24 11:48:01 2020 -0700
Change-Id: Ifa7574faee56cd93c86f1d53cc4c2f3bb90f706c
Original commit hash: 4e24d064495004ea7fde12e92b406b16724a1997

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f0028f5cc3e913de238b90d6aeb077c97a4b0152 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:29:15 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Mon Aug 24 02:21:06 2020 -0700
Change-Id: I8e99d4e80832024f726cb0cf13886a27600d9f6d
Original commit hash: 9eef7642828f30b6d79ae924c05b0533c49e5870

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: d60ec709f233c48fb4504b9eb01ec62c78e2e10a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:29:11 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL H] Remove VF point selection mode option

VF point selection mode is not supported by TGL Pcode.
Hence adding API check to enable the functionality in OC lib.
No need for additional setup menu check as selection mode option won't be enabled when VF point count is zero.

Hsd-es-id: 1508269221
Original commit date: Wed Aug 19 10:35:30 2020 -0700
Change-Id: I94e3b2c71132f2a0bb31c3b59616b757275ac49c
Original commit hash: a704eb1d28912b05707091562884a938a8f11f90

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/BaseOcFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
TigerLakePlatSamplePkg/Setup/OverClockSetup.hfr

================================================================================ 
Commit: 4d551902b1ae06853a8261ba38ce1b531c0a4d14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:29:06 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Aug 23 12:41:49 2020 -0700
Change-Id: Ic208c65737d936df288e67d14abe138b1c906e2e
Original commit hash: bdc3987f30db664a3c2d76c5537c42b894824814

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 0c1b4b64bf5846c6e27b2cbd4dd6ce887d530bc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:29:02 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3347_00

Hsd-es-id: no sighting
Original commit date: Sun Aug 23 09:40:22 2020 -0700
Change-Id: I3c535ea56b02dc16341c69174c57008af77f16bf
Original commit hash: 365c497295a9ee376738ea4e44f76a1320ce4a8d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: dd67db210f2ea1f90c23d8985a86e7a34ac77f94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:28:57 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sat Aug 22 12:34:15 2020 -0700
Change-Id: I6373693dbef69cb0d9cfea568f81321b408f1885
Original commit hash: 65dfb25d46224b5cdb20a709977f8a7604c8bac5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: d5433ad0f9bea0831855cc802adfc33169880b04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:28:53 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3346_00

Hsd-es-id: no sighting
Original commit date: Sat Aug 22 09:40:17 2020 -0700
Change-Id: I4b7ffb711fc9f7a2260fc0f3d3b44ef7455b2799
Original commit hash: 2c8367a74f8e0dfcf8cff08ef7d6b9ee70df22e1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 533f2e5219c1e10381734fcabb55eeb27ec9fa64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:28:49 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3345.01

Hsd-es-id: N/A
Original commit date: Fri Aug 21 12:03:51 2020 -0700
Change-Id: I24a30bbc85f623b623dcbd65ecea1c9ecb17a067
Original commit hash: 905415af67ca981c8ca8cbc6b2b5914a523c6d24

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 7750f37d756f384c3faa1da45ab3ec544cc51fbc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:28:45 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][BIOS] Add _DSD method for D3 enable/disable in VMD scope (2nd part)

RAID PRx methods are exposed only when global D3cold is enabled

Hsd-es-id: 14012196704
Original commit date: Fri Aug 21 10:11:37 2020 -0700
Change-Id: Ifa3a4587a645aa357ec93c69af1c66c6d87f0d23
Original commit hash: d5efcbe8d87ac11a0ce19475ce6226d708d7ad79

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl

================================================================================ 
Commit: d43a2b4b07845a18e7448071ee8a81a429945072 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:28:42 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Aug 21 11:57:27 2020 -0700
Change-Id: I1ae3c36c6db0b3e96cd4f2d641e34301cc4945c2
Original commit hash: 0ee6c7b2ce1cf601ed068987e6f4e17a65590bdb

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: da8230e23b5fb3af9e25015d885cd25eaa033c4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:28:38 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3345_00

Hsd-es-id: no sighting
Original commit date: Fri Aug 21 11:55:21 2020 -0700
Change-Id: Ice6cf86c4e3d6ffad71ce3a66b2d1cf2814fa236
Original commit hash: c6f0b15ae173c29d8458a6653f5736d1ef216a8a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8c1bae41736e1b78a632b6269c46aaf7e2475cfe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:28:34 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL_UP3_ B1 ][BIOS]:(Regresssion): SLPS0 and PC10 LED'S are not blinking while keeping the system in CS state

USB3_COMPLIANCE_MODE_EN: change default value to Disable

Hsd-es-id: 16011638533
Original commit date: Fri Aug 21 10:11:04 2020 -0700
Change-Id: I04496217ddb2643b54f5c86a5cb4c416467408e8
Original commit hash: e078bfc5eb8631217a511b264e21aa9a4c474d34

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
TigerLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 1e14bf7465edeec143cdd08cae8bd561ddf1ab55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:28:30 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-B][U-LP5] Observing BSOD/Hang at Intel Logo due to CPUPEGRTD3 Enabled by Default

Match following GPIO pins to match UP3 LP4 settings:

Set PcdPcieSlot1HoldRstGpioPolarity to PIN_GPIO_ACTIVE_LOW from PIN_GPIO_ACTIVE_HIGH
Set PcdPcieSsd2RstGpioPolarity to PIN_GPIO_ACTIVE_LOW from PIN_GPIO_ACTIVE_HIGH

Hsd-es-id: 22011279814
Original commit date: Thu Aug 20 14:25:00 2020 -0700
Change-Id: Ia51e063295af7661756bd8b2ffbe2e80eab616ba
Original commit hash: 2d04dd01b77a8783d729f885e54c145f1eb45aa7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: bd488a08f41ea727b8b4e3b1bff8f3cbd763d7c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:28:26 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL U/Y/H]: SUT gets hang with 0036 PC in all the Debug BIOS images v3344_02_496 throwing ASSERT_EFI_ERROR

Added NULL pointer check and removed assert check if PCD is not populated

Hsd-es-id: 16011637274
Original commit date: Fri Aug 21 08:03:47 2020 -0700
Change-Id: I74ce0fb805acfb5bf1b41e99722585175a31bad8
Original commit hash: 7290472439528d9defe1c1fc6d5692845e154c01

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/GenSsdtLib.c

================================================================================ 
Commit: cd3925f357d2d25ed85096b7b36a1d940572555d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:28:22 2020 -0700 
-------------------------------------------------------------------------------- 
Package/Module: [TGL-H] Tobii sensor YB observed with IFWI version later than WW18.

Change the value of "R_GPIO_VER2_PCH_H_GPIO_PCR_GPP_A_PADCFG_OFFSET" from 0x600 to 0x680.
This reverts the commit "bec6113700ead9260dd8698e54ce265a4130126d".

Hsd-es-id: 1508218662
Original commit date: Thu Aug 20 15:25:15 2020 +0800
Change-Id: Ia1aad4a257db9a09ccca42bbf3861f0faf1d2241
Original commit hash: ff726971050a5c44d4e45abcf0e8d46b631ec23d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/GpioRegsVer2.h

================================================================================ 
Commit: cec2931b0763171fa4d4dbfbf903d7a5f05d0c51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:28:17 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3344.02

Hsd-es-id: N/A
Original commit date: Thu Aug 20 17:22:05 2020 -0700
Change-Id: I0b9b713f295eff940bcae58c841ee557d3e08c7b
Original commit hash: 9b37b660268ca86821b386bcd13e9c6db11410fb

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: bc572f55884333bb39717d17bb9b6de0bf893566 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:28:13 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][BIOS] Add _DSD method for D3 enable/disable in VMD scope

Moved _DSD method under VMD scope and exposed policy for exposing/hiding this _DSD method.

Hsd-es-id: 14012196704
Original commit date: Wed Aug 5 22:16:25 2020 -0700
Change-Id: I8ffe6d2fa8c52ebaac0ba6f73d9dfb0b9f5245bd
Original commit hash: da54bd393a717582009f2bf491cdf21d07ca0452

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdPciePort.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdSataPort.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/DSDT.ASL

================================================================================ 
Commit: be93888fe51aa109c72a9b301c5859e2a74f8c64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:28:08 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3344.01

Hsd-es-id: N/A
Original commit date: Thu Aug 20 13:35:55 2020 -0700
Change-Id: I433afd7e1747be6da5b1ec249c62c10d08a76bc0
Original commit hash: 00ebea6162c6cb40ae8a426728c0920e1b88c817

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: e1784d2ee411a5ae5d78a41e7960d5efe0440bd3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:28:04 2020 -0700 
-------------------------------------------------------------------------------- 
Fix runtime assert due to KW fix

Hsd-es-id: 22011295750
Original commit date: Thu Aug 20 16:27:17 2020 -0700
Change-Id: Ie6d5557525188c1f63075d9d6e7e388fc749878f
Original commit hash: 13e5f8b10e625f87578ad551a05a6cf112b7a739

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c

================================================================================ 
Commit: a34565195155a457abbd8ee99175dc49c151b31f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:28:00 2020 -0700 
-------------------------------------------------------------------------------- 
C-States BIOS Knob is Default Disabled on UP3 LP5 Board.
Hyper-Threading is disabled by default

- Updated the patch table for TGL U LP DDR5 RVP.
- Removed Cx and Hyperthreading from the list

[internal-only]:

Hsd-es-id: 22011302958, 22011288146
Original commit date: Thu Aug 20 22:06:04 2020 +0530
Change-Id: I7fa2290100b7520f2dfee52f8355b59728a2a2d6
Original commit hash: 211eb741f017360d6b3aef8dc210dbbb38b5e060

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h

================================================================================ 
Commit: edeb4dae8094e23ce608577103c6ed08476863e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:27:56 2020 -0700 
-------------------------------------------------------------------------------- 
KW Issues identified with Tigerlake-Master branch Revision 3336.00

Fixed initialization error

Hsd-es-id: 22011295750
Original commit date: Wed Aug 19 18:06:59 2020 -0700
Change-Id: Ia7f4a15417b98b5467bd51f4d64d523fd7b70cf7
Original commit hash: aa7e14d296c232a5f9b4c1ebb3a6c051a205e8c7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.c
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/GenSsdtLib.c
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c

================================================================================ 
Commit: ccf1cbc91e0c228130c7ac3a3f0396eda7fa1077 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:27:52 2020 -0700 
-------------------------------------------------------------------------------- 
PeiPchInitLib: Incorrect initialization in PrintChipsetInitTableData

Hsd-es-id: 14012302704
Original commit date: Wed Aug 19 15:55:08 2020 -0700
Change-Id: I11a231aa315dd94f0485acd8c7c2c8d755b38700
Original commit hash: 345b3713295fe00f71c420a2d92977fcb6a4f1bd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHsio.c

================================================================================ 
Commit: 1f9c2ded52233fc93cf59194cb18a30421cd9c54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:27:48 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Thu Aug 20 10:56:51 2020 -0700
Change-Id: Ie4349a323b304571427fba142a817a552421fd81
Original commit hash: 2f951033647edd7ebbc0d36d0e7fb0aca2ddb3a1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 0629fa903a273b205ab59d3a7f428b1a0003627c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:27:44 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3344_00

Hsd-es-id: no sighting
Original commit date: Thu Aug 20 10:54:35 2020 -0700
Change-Id: Ib080c768ac5ea55d4df95b4429ff14e59968f331
Original commit hash: 58acfcde5d6258429fbbc49507540e1de2e4a518

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f6134aabf7cc9daa0791e429506cae6cba644aa3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:27:39 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 19 21:26:20 2020 +0000
Original commit date: Wed Aug 19 21:26:20 2020 +0000
Original commit hash: 47318cb9087d7d3eadf468b18e86f8024e4ae5a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f79551dc8548c18f527efe0369967a9db9e6dfe5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:27:35 2020 -0700 
-------------------------------------------------------------------------------- 
<ClientOneSiliconPkg:PcieRp>PCIE Port 8x redirection settings not set correctly by BIOS

We were skipping the programming for Port80 redirection because of wrong check in the condition, fixed the off by one error

Hsd-es-id: 1508258968
Original commit date: Tue Aug 11 14:17:21 2020 -0700
Change-Id: I83abec6c4e4683a968236f9b37c0e60acdf6c616
Original commit hash: fadb88d0b83bfdb374ea30c3b62a5848a4c6a855

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 8bcac0c858540922ab3263f57176815575d3466b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:27:31 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl:Fix MRC KW Issues identified with Tigerlake-Master branch Revision 3333.00

[Issue/Feature Description]
MRC KW Issues identified with Tigerlake-Master branch Revision 3333.00
13188: Array 'Controller' of size 2 may use index value(s) 2
C:\TCWork\1cfed0348ee8fe0a\Intel\ClientOneSiliconPkg\IpBlock\MemoryInit\Tgl\LibraryPrivate\PeiMemoryInitLib\Source\Api\MrcGeneral.c:3753 | MrcSetOverrides()

[Resolution]
Set Channel = Outputs->MaxChannels

[Impacted Platform]
TGL

Hsd-es-id: 22011276292
Original commit date: Mon Aug 17 23:35:10 2020 +0800
Change-Id: I3c162dce54db60f155fe3b2ea41ccbbbc39fc35c
Original commit hash: 5c048a96f477da36f4dbce7eab1d379866bdd158

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 92cd983de0b5489f34b93581bf7ea0b30bd5e06d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:27:27 2020 -0700 
-------------------------------------------------------------------------------- 
Remove SA pcie code version  responsible
for displaying it under system agent configuration
for TGL.

TGL has new controllers for CPU PCIe and no need to
update SA pcie code version

Hsd-es-id: 16011629627
Original commit date: Thu Aug 6 21:40:02 2020 +0530
Change-Id: I64957b779fe2727ac6dbcba9d7ee03255a50997f
Original commit hash: d2785f9615451d6eef08e9657ba84f837947132a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/SaSetup.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 6d72e28992a03f4150d9391a993d3f9d1ee888a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:27:21 2020 -0700 
-------------------------------------------------------------------------------- 
[TGPH][Bifurc] PEG12,11 enumeration/Gen links are up only if PEG10 ON and PEG11 speed >= PEG12 speed

When PEG12 has higher speed endpoint than PEG11, PEG12 link is not working fine

Hsd-es-id: 22011299738
Original commit date: Wed Jul 15 10:56:57 2020 +0530
Change-Id: I2b72077993bd3c9b3fe5a525673cbff7cb49e458
Original commit hash: feb00c9920d32727173e84ec2ad2deb13a9135f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieSip16InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.c

================================================================================ 
Commit: d6f97cc46574688c1b611092e7c364196e448e75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:27:16 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Wed Aug 19 12:50:13 2020 -0700
Change-Id: Id0497f2db88bdf424def4f8bf1eed9de57408af4
Original commit hash: 8e4269ebfb51c7e01dd44ec15efd03d3c25fe479

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 532a75f5afda1dd9279cc938dcb6b92e86994d84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:27:12 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3343_00

Hsd-es-id: no sighting
Original commit date: Wed Aug 19 09:50:29 2020 -0700
Change-Id: Ic8cc182f10643f3ab184f1963e9e5f24a74ff05b
Original commit hash: 9eb6f3ffa75a87865a9985aff57eb01f90420c00

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5b58c7a9aad1a1d68e33f45390104a75b1abb624 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:27:08 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Wed Aug 19 08:50:38 2020 -0700
Change-Id: I429ca21387a7e37f2239ba7c59ba19a7e3336a65
Original commit hash: 539e2a3117bd764307ab3bad2a5fdcd7d09e8a04

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 619efe16ef77856abe8f29bd3294ecb656ea6743 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:27:03 2020 -0700 
-------------------------------------------------------------------------------- 
Updated Microcode patch for P0 Unified (uCode+Punit) Production Patch 0x34

Hsd-es-id: 22011269490
Original commit date: Tue Aug 18 11:16:48 2020 -0700
Change-Id: I94aaf09c41066c5c11e60d93a64f25674c3a26e9
Original commit hash: 62d407954d85ae369ed7c55f41c09f977c45fa27

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: a983c1b55883ab06beecafbc41dfd67f37227e80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:26:55 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Tue Aug 18 12:38:35 2020 -0700
Change-Id: Id02e459b5bdd1938de4db96b3ff453914076e8c5
Original commit hash: 6c06b4c8231eda62fd684bfb2b9e697ebfdb567b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 2ed4c149e830bab86a8a861bc4b6986027afa436 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:26:51 2020 -0700 
-------------------------------------------------------------------------------- 
Added new PM Halo override support ww2920II

Hsd-es-id: 14012278380
Original commit date: Mon Aug 17 12:34:23 2020 -0700
Change-Id: Icd6ceccba75d861de76894c18fe8a2d8b6a487b3
Original commit hash: 5916bde9680236cee3c964a8487129471288bcd0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 6eac1d270ee9ceaefde18ff402fd3c9f53d3bbfd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:26:47 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3342_00

Hsd-es-id: no sighting
Original commit date: Tue Aug 18 09:49:45 2020 -0700
Change-Id: Ie045bf120a510cc192017d0743fe3a48a1fa6b6d
Original commit hash: b375e64edfa5c24eb6e6c222c2a57a87109b3277

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4c82419625c70a4c2be453a1a1aef63bc9363a91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:26:43 2020 -0700 
-------------------------------------------------------------------------------- 
WatchdogTimer: [TGL] WDT doesn't do OcWdtResetCheck  after WDT Timeout in Fsp Dispatch Mode

If there was unexpected reset but no WDT expiration and no resume from S3/S4,
clear unexpected reset status and enforce expiration. This is to inform Firmware
which has no access to unexpected reset status bit, that something went wrong.

Hsd-es-id: 1508262108
Original commit date: Fri Aug 14 16:09:04 2020 +0800
Change-Id: I9e7c3f9548f2ed95120c07b2364dfdb28581dc71
Original commit hash: 0eeb16e3d7532c33adcac58bae1fc6a9e133ffe2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: 33879134ffb08503cb9c6d81de9a8ef5650d1306 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:26:39 2020 -0700 
-------------------------------------------------------------------------------- 
DG1 performance be drop after upgrade
HW device will lost in Device Manager
- Power Resource conflicts for HG and DG which should be avoided.
- created platform hook to return DG device presence and added as a check in RC for HG methods.
- Fixed PEG3 scope with CondRefOf check

Hsd-es-id: 22011246063, 1508257471
Original commit date: Mon Aug 10 16:13:16 2020 +0530
Change-Id: I64a89a1a55aafaa4b9e46eab6bec63057b6eed56
Original commit hash: 58f06b3e6d19e6256e0f5a6942a4c3510f7a95b6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/PegCommon.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl

================================================================================ 
Commit: 989c3b97ad08743ff7bdfd99b3d3dfb00f21ce8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:26:34 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-UY][B0] L1.2 LTR Threshold programmed to unexpected values (too low)

Calculated L1.2 LTR threshold using formula "(TpoToUs (L1ss.TpoScale, L1ss.TpoValue) + L1ss.Cmrt + 10)"
and overridden to 80us for Teton Glacier PCH PCIe Endpoint.

Hsd-es-id: 14012119030
Original commit date: Thu Aug 6 23:43:23 2020 +0530
Change-Id: I7b28ecbc99b245b32dc35b8188106608ab0c34cb
Original commit hash: 24cb80fee787632f8e26b058261d0222fbc5d8f7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/DxePchPcieRpPolicyLib/DxePchPcieRpPolicyLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: 25fbfc48d7e56ff77009d5bb5e112e8ee8f7aa8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:26:29 2020 -0700 
-------------------------------------------------------------------------------- 
DGR:[TGL] Added Post code for SMM user mode exception handler

Added Post code for SMM user mode exception handler.

Hsd-es-id: 16011601524
Original commit date: Fri Aug 14 16:28:44 2020 +0530
Change-Id: I253b06c30406b993201060ba014d5fc76d2d05ea
Original commit hash: c06165d35f31571f55ac47b4c92f6802d8947118

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c

================================================================================ 
Commit: f80959abc5db553c4feb8e71b583729f5ade057e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:26:25 2020 -0700 
-------------------------------------------------------------------------------- 
DGR:[TGL] Fixed exception when wake from Sx while State Save Enabled

Fixed the issue - While Stave Save Enabled, System may cause exception
when wake from Sx considering EC is in low power mode.

Hsd-es-id: 16011524917
Original commit date: Wed Aug 12 13:13:13 2020 +0530
Change-Id: I9c648bd27b5220a473f926b468ba69b17081f45b
Original commit hash: 246ccebdbc135bc3055013284d7a6de01d81a57b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmramSaveState.c

================================================================================ 
Commit: 7ef5ec5b63017059df297622889fdbf99777cd86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:26:18 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Mon Aug 17 10:46:04 2020 -0700
Change-Id: I60b83f22cd303e36754386d7a686e41737f4c6e7
Original commit hash: 1f3a8e23501839636802b0a09e2ba1a7c7a19195

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: c4820a571969b4a2ba1b2d451c54f6ae7f4911c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:26:14 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3341_00

Hsd-es-id: no sighting
Original commit date: Mon Aug 17 10:44:06 2020 -0700
Change-Id: I9b4224ffea527003e849230e04ed8c97777d680d
Original commit hash: e99d8c49f343ca4b8a44e3abebea06f3570e8f0f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 47bf6d6068c19246b7a6c427e68cf1f333a75b50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:26:10 2020 -0700 
-------------------------------------------------------------------------------- 
Add VCCIN voltage override control option support

This patch is to add the VccIn voltage override support.

Hsd-es-id: 16011582340
Original commit date: Wed Jul 8 16:55:25 2020 +0800
Change-Id: Ic829ece2d8fae54b0c5cdd92081fe29e884c7bd7
Original commit hash: 1b80ad3cefad4de1cb9291482acac7fe41a53604

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClock.c
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/OverClockSetup.hfr
TigerLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 4a134ada1b435a71a9d4ba05efb836c6b385800d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:26:04 2020 -0700 
-------------------------------------------------------------------------------- 
DGR:[TGL] Added SPA log protocol interface support

Added SPA log protocol interface support as per
SPA phase2 implementation.

Hsd-es-id: 16011433784
Original commit date: Fri Aug 7 21:39:34 2020 +0530
Change-Id: I854a0acf3e4b3a8ce351397b3e512e543d7e1dd3
Original commit hash: 5481a47f382bf61a559de1fdb81b91d616baac12

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Protocol/SmmSpaLogOutputProtocol.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/PpamApi.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSpa.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSpa.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiEntry.nasm
TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.c
TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.inf

================================================================================ 
Commit: 505661f69837dc67482b250e232b7bf98c8b3869 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:25:56 2020 -0700 
-------------------------------------------------------------------------------- 
[TGP-H] RstAvailable is missed for W580

LPC DID 0x438F supports RST

Hsd-es-id: 14012254721
Original commit date: Wed Aug 12 12:13:22 2020 -0700
Change-Id: Idda726f8e4e107037f78688a1654a2e10af444a9
Original commit hash: 41faa13198e70f254c4af41ba437871c30f1762e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibTgl.c

================================================================================ 
Commit: 52c36550d76b7c93de32ece6505ba4fb79235625 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:25:52 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Aug 16 12:25:30 2020 -0700
Change-Id: Ib8431973c047467d22b8511917e00361e82a9602
Original commit hash: 9bf971c70419c0fb5ada33ca05ad063526979213

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 1a9e749a879a16017c7ebe042d82dd38d3d25ab6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:25:48 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3337_00

Hsd-es-id: no sighting
Original commit date: Sun Aug 16 09:39:23 2020 -0700
Change-Id: I182e7a8bc171c46c0e742eaa7f1d869690056d55
Original commit hash: 14565b5d4d036b75da06be56b655cd9ba2785d06

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 94148ca25fa06e3960b2c34085015f26d63b191d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:25:43 2020 -0700 
-------------------------------------------------------------------------------- 
Tigerlake B0 Unified (uCode+Punit) Production Patch 0x58

Hsd-es-id: 22011279056
Original commit date: Sat Aug 15 09:30:42 2020 -0700
Change-Id: Ibbf560499a1fab254788d5fa484fb8266e5a75e5
Original commit hash: 0c41ab7777997bd7621cdfba1badbc7963796d94

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: a546ec59fc9ed8e098f38b8c05d5dab1ca14d42d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:25:35 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sat Aug 15 12:13:57 2020 -0700
Change-Id: Ifbeb6425c6f3c905a26f37caf1c62378c37a06b1
Original commit hash: e57bee8e7376f0f418c2da3b5add9ec9ac669c88

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 4f463c7bf1093e8185eca296efab11be62d36a25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:25:31 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3336_00

Hsd-es-id: no sighting
Original commit date: Sat Aug 15 09:31:01 2020 -0700
Change-Id: I5a12994dbb5cff6996e5a85995917dac34b02141
Original commit hash: cf9cc7ca598c147fe98fe60ef45f989da11a0bd3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6e67677a061959037035fdecf1db3757874f048d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:25:23 2020 -0700 
-------------------------------------------------------------------------------- 
Added new PM override support ww2920

Hsd-es-id: 14012127682
Original commit date: Tue Jul 28 12:08:02 2020 -0700
Change-Id: Ie3a7034ad3568ac69040f9c17c833c2200466539
Original commit hash: e88bf9b2def19dbe43e8d2d075fa24d82e92fe85

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: f5032bef22ca72eba171261abf607cce6b91b1eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:25:19 2020 -0700 
-------------------------------------------------------------------------------- 
Implement FSP Events API defined by FSP 2.2

Implement FSP 2.2 API mode FspDebugHandler and FspEventHandler.

Hsd-es-id: 14011496772
Original commit date: Tue May 19 17:33:29 2020 +0800
Change-Id: Ib1d209d76af8f28ab13b52d58f9df7d9687b39c1
Original commit hash: 79b132db7b589409f258690df89d2147a0ca2245

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeFspPkg/FspDebugInit/Pei/FspDebugServicePei.c
TigerLakeFspPkg/FspDebugInit/Pei/FspDebugServicePei.inf
TigerLakeFspPkg/FspInit/Pei/FspMpServiceWrapper.c
TigerLakeFspPkg/Include/SwitchStack.h
TigerLakeFspPkg/Library/DebugLibDebugPort/Pei/DebugLibDebugPort.c
TigerLakeFspPkg/Library/DebugLibDebugPort/Pei/DebugLibDebugPort.inf
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakeFspPkg/Upd/FsptUpd.dsc
TigerLakePlatSamplePkg/FspWrapper/DebugEventHandler/DebugEventHandler.c
TigerLakePlatSamplePkg/FspWrapper/DebugEventHandler/DebugEventHandler.inf
TigerLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/FspWrapperPlatformSecLib.c
TigerLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecRamInitData.c
TigerLakePlatSamplePkg/Include/Ppi/DebugEventHandler.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 7bac238e1acca018a9735b4d7b85b5f5eeea7731 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:25:13 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] EC KW Issues identified with Tigerlake-Master branch Revision  3333.00
Initialized BNStatus and Status variable to avoid KW issues

Hsd-es-id: 22011276291
Original commit date: Fri Aug 14 18:39:29 2020 +0530
Change-Id: I803f2d20ce19bb3585d1a17ed72efc439dfcc90e
Original commit hash: 966fcfee9784449d2067a6edf88f365be8912d55

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/TrustedDeviceSetup/TrustedDeviceSetup.c

================================================================================ 
Commit: bea161aa3db0b8b01eb7b688c81979af42cf3f51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:25:09 2020 -0700 
-------------------------------------------------------------------------------- 
SA PCIe Speed menu don't work for external BIOS

Hsd-es-id: 1508236163
Original commit date: Tue Aug 11 23:22:44 2020 +0530
Change-Id: I3a07f387b76ff7140ab9bad034c42ba7cdbc229d
Original commit hash: 9f22b7596254bd39791471fbe8da802363b0fb50

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 700336fed77837e4fe0e1e3a2eed6a26e59df195 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:25:04 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Aug 14 11:41:43 2020 -0700
Change-Id: I29eec76538ade9e999d4e7111a7c37b9ceaacf8e
Original commit hash: 29e26b4f062266651767cea46ca634f482c5d29e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: f8369be44aad2dd6b660e92f863115e7febac7f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:24:59 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3335_00

Hsd-es-id: no sighting
Original commit date: Fri Aug 14 11:41:23 2020 -0700
Change-Id: Ic1059e3cf33bec9ffe84603f388859f6225417c3
Original commit hash: a08b6398e12dfded177bd29203005d79ef8f7617

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 78fbcb5c6e97464596b7528e1c97af53ef362aba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:24:55 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL_GC][UP3][B0][CORP][20H1][Manageability]:  PCR[01] does not match error reported by SVT in DC Power mode

Follow SMBIOS spec - chapter7.23 Portable Battery(Type 22)
"PortableBatteryRecord->DevCapacity" should be extracting the design capacity (static data), not the remaining capacity (dynamic data)
"PortableBatteryRecord->Voltage" should be extracting design voltage, not resolution voltage

Hsd-es-id: 22011203104
Original commit date: Wed Aug 12 17:26:36 2020 +0800
Change-Id: Id2e6a63589c75a5b0224fef6db7e019c6a494117
Original commit hash: 98476aad5a6f2dbd80492a1cf4fdcc823b2d5823

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Include/Library/EcCommands.h
TigerLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c

================================================================================ 
Commit: 931aa2636e9d46a029fd93b160def60ad4b56694 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:24:50 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: Update partial header file

Add "ITbtPcieTunnelingForUsb4" Upd to partial header.

Hsd-es-id: 22010454718
Original commit date: Thu Aug 13 15:38:22 2020 +0530
Change-Id: I044b1e3cfdbebb1ecaf0638343fe2b5617fc9442
Original commit hash: 0252b1cdf2514fd7c6dc827313a627bc1e4ae24d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPS.txt

================================================================================ 
Commit: 787c36231aedf1184801bc8df198cac2b3eeb20a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:24:41 2020 -0700 
-------------------------------------------------------------------------------- 
[SATA] INTERNAL_POWER_ERROR (a0) BSOD during entry to S4 on TGLU with OS on RAID0 volume from 2 SATA drives

When VMD is enabled the the prower resources of SATA ports should be not be exposed.

Hsd-es-id: 18012345322
Original commit date: Fri Jul 31 13:52:24 2020 +0530
Change-Id: I3f7c9c177c6fb288640b7fa59e71c3439842f55f
Original commit hash: 01c3a55b5049676715e1fa58ae603569c0817d19

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchSata.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglUErbRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: b671259a9b193b17d1b414d5e3a8914e68c91569 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:24:34 2020 -0700 
-------------------------------------------------------------------------------- 
Removing placeholder for VMD RST PEIM.

Dummy binary was added to reserve the space for RST VMD PEIM in the BIOS.
Removing this placeholder binary as PEIM is alreday integreated in the BIOS.

Hsd-es-id: 14012258858
Original commit date: Thu Aug 13 14:58:35 2020 -0700
Change-Id: I4edd6de7b0554c4fc45be66d1279620c133ea451
Original commit hash: 1ab0274f1e8d69ee4a444ed90e63f8043d24a021

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 2faf7da84c8d22b7536c028406dd7def98e3c50b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:24:25 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Thu Aug 13 11:27:56 2020 -0700
Change-Id: Ib8479079b8cb11721bc3ed5abfe4a186ea21dee9
Original commit hash: 609d454077b05dbba0b77c68408ba464cda8c029

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: de8d0e483960b2fd46f9ba33cc01a0e3f5f39bbe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:24:20 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3334_00

Hsd-es-id: no sighting
Original commit date: Thu Aug 13 11:26:40 2020 -0700
Change-Id: Ifbb19660f14a3383e360d3a24ad17466e61f1262
Original commit hash: c898d295ef2ebd2cbc7f1ea39dbe6b1fda2bdfab

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ec84034ee14137c2676cc8e5e997194fd3d0e544 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 1 13:24:16 2020 -0700 
-------------------------------------------------------------------------------- 
USB3_COMPLIANCE_MODE_EN

Clear bit 19 in IOM_TYPEC_SW_CONFIGURATION_1

Hsd-es-id: 22011232315
Original commit date: Thu Aug 13 18:07:30 2020 +0200
Change-Id: I5d87e0c3e5902891e0066ddda4d2803d9efd47be
Original commit hash: 2434ed317955c4c63369d2c869cb54df0675e2c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/IomRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/TcssPeiConfig.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
TigerLakePlatSamplePkg/Setup/PlatformSetup.uni
