#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x198fe00 .scope module, "Enabler_tb" "Enabler_tb" 2 37;
 .timescale 0 0;
P_0x19b3278 .param/l "WIDTH" 2 38, +C4<01000>;
P_0x19b32a0 .param/l "clock_period" 2 39, +C4<010100>;
v0x19c9220_0 .var "clk", 0 0;
v0x19c92e0_0 .var "enable", 0 0;
RS_0x7fe142939378/0/0 .resolv tri, L_0x19c94c0, L_0x19c9750, L_0x19c99e0, L_0x19c9ca0;
RS_0x7fe142939378/0/4 .resolv tri, L_0x19c9f70, L_0x19ca210, L_0x19ca470, L_0x19ca850;
RS_0x7fe142939378 .resolv tri, RS_0x7fe142939378/0/0, RS_0x7fe142939378/0/4, C4<zzzzzzzz>, C4<zzzzzzzz>;
v0x19c9360_0 .net8 "out", 7 0, RS_0x7fe142939378; 8 drivers
v0x19c9410_0 .var "reset", 0 0;
S_0x198ff50 .scope module, "dut" "Enabler" 2 48, 2 7, S_0x198fe00;
 .timescale 0 0;
P_0x19b2bb8 .param/l "BUFFER" 2 9, +C4<0>;
P_0x19b2be0 .param/l "WIDTH" 2 8, +C4<01000>;
v0x19c8a20_0 .net *"_s0", 0 0, L_0x19c9560; 1 drivers
v0x19c8ae0_0 .net *"_s12", 0 0, L_0x19ca010; 1 drivers
v0x19c8b80_0 .net *"_s15", 0 0, L_0x19ca2b0; 1 drivers
v0x19c8c20_0 .net *"_s18", 0 0, L_0x19ca1b0; 1 drivers
v0x19c8cd0_0 .net *"_s21", 0 0, L_0x19ca8f0; 1 drivers
v0x19c8d70_0 .net *"_s3", 0 0, L_0x19c97f0; 1 drivers
v0x19c8e50_0 .net *"_s6", 0 0, L_0x19c9b10; 1 drivers
v0x19c8ef0_0 .net *"_s9", 0 0, L_0x19c9d40; 1 drivers
v0x19c8fe0_0 .net "enable", 0 0, v0x19c92e0_0; 1 drivers
v0x19c9080_0 .net "in", 7 0, C4<10101011>; 1 drivers
v0x19c9180_0 .alias "out", 7 0, v0x19c9360_0;
L_0x19c94c0 .part/pv L_0x19c9560, 0, 1, 8;
L_0x19c9660 .part C4<10101011>, 0, 1;
L_0x19c9750 .part/pv L_0x19c97f0, 1, 1, 8;
L_0x19c98a0 .part C4<10101011>, 1, 1;
L_0x19c99e0 .part/pv L_0x19c9b10, 2, 1, 8;
L_0x19c9c00 .part C4<10101011>, 2, 1;
L_0x19c9ca0 .part/pv L_0x19c9d40, 3, 1, 8;
L_0x19c9df0 .part C4<10101011>, 3, 1;
L_0x19c9f70 .part/pv L_0x19ca010, 4, 1, 8;
L_0x19ca0c0 .part C4<10101011>, 4, 1;
L_0x19ca210 .part/pv L_0x19ca2b0, 5, 1, 8;
L_0x19ca310 .part C4<10101011>, 5, 1;
L_0x19ca470 .part/pv L_0x19ca1b0, 6, 1, 8;
L_0x19ca730 .part C4<10101011>, 6, 1;
L_0x19ca850 .part/pv L_0x19ca8f0, 7, 1, 8;
L_0x19ca9a0 .part C4<10101011>, 7, 1;
S_0x19c87d0 .scope generate, "AndGates[0]" "AndGates[0]" 2 29, 2 29, S_0x198ff50;
 .timescale 0 0;
P_0x19c88c8 .param/l "i" 2 29, +C4<00>;
L_0x19c9560 .functor AND 1, L_0x19c9660, v0x19c92e0_0, C4<1>, C4<1>;
v0x19c8980_0 .net *"_s0", 0 0, L_0x19c9660; 1 drivers
S_0x19c8580 .scope generate, "AndGates[1]" "AndGates[1]" 2 29, 2 29, S_0x198ff50;
 .timescale 0 0;
P_0x19c8678 .param/l "i" 2 29, +C4<01>;
L_0x19c97f0 .functor AND 1, L_0x19c98a0, v0x19c92e0_0, C4<1>, C4<1>;
v0x19c8730_0 .net *"_s0", 0 0, L_0x19c98a0; 1 drivers
S_0x19c8330 .scope generate, "AndGates[2]" "AndGates[2]" 2 29, 2 29, S_0x198ff50;
 .timescale 0 0;
P_0x19c8428 .param/l "i" 2 29, +C4<010>;
L_0x19c9b10 .functor AND 1, L_0x19c9c00, v0x19c92e0_0, C4<1>, C4<1>;
v0x19c84e0_0 .net *"_s0", 0 0, L_0x19c9c00; 1 drivers
S_0x19c80e0 .scope generate, "AndGates[3]" "AndGates[3]" 2 29, 2 29, S_0x198ff50;
 .timescale 0 0;
P_0x19c81d8 .param/l "i" 2 29, +C4<011>;
L_0x19c9d40 .functor AND 1, L_0x19c9df0, v0x19c92e0_0, C4<1>, C4<1>;
v0x19c8290_0 .net *"_s0", 0 0, L_0x19c9df0; 1 drivers
S_0x19c7e90 .scope generate, "AndGates[4]" "AndGates[4]" 2 29, 2 29, S_0x198ff50;
 .timescale 0 0;
P_0x19c7f88 .param/l "i" 2 29, +C4<0100>;
L_0x19ca010 .functor AND 1, L_0x19ca0c0, v0x19c92e0_0, C4<1>, C4<1>;
v0x19c8040_0 .net *"_s0", 0 0, L_0x19ca0c0; 1 drivers
S_0x19c7c40 .scope generate, "AndGates[5]" "AndGates[5]" 2 29, 2 29, S_0x198ff50;
 .timescale 0 0;
P_0x19c7d38 .param/l "i" 2 29, +C4<0101>;
L_0x19ca2b0 .functor AND 1, L_0x19ca310, v0x19c92e0_0, C4<1>, C4<1>;
v0x19c7df0_0 .net *"_s0", 0 0, L_0x19ca310; 1 drivers
S_0x19c79f0 .scope generate, "AndGates[6]" "AndGates[6]" 2 29, 2 29, S_0x198ff50;
 .timescale 0 0;
P_0x19c7ae8 .param/l "i" 2 29, +C4<0110>;
L_0x19ca1b0 .functor AND 1, L_0x19ca730, v0x19c92e0_0, C4<1>, C4<1>;
v0x19c7ba0_0 .net *"_s0", 0 0, L_0x19ca730; 1 drivers
S_0x197c690 .scope generate, "AndGates[7]" "AndGates[7]" 2 29, 2 29, S_0x198ff50;
 .timescale 0 0;
P_0x19b2df8 .param/l "i" 2 29, +C4<0111>;
L_0x19ca8f0 .functor AND 1, L_0x19ca9a0, v0x19c92e0_0, C4<1>, C4<1>;
v0x197c780_0 .net *"_s0", 0 0, L_0x19ca9a0; 1 drivers
    .scope S_0x198fe00;
T_0 ;
    %set/v v0x19c9220_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x198fe00;
T_1 ;
    %delay 20, 0;
    %load/v 8, v0x19c9220_0, 1;
    %inv 8, 1;
    %set/v v0x19c9220_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x198fe00;
T_2 ;
    %vpi_call 2 67 "$dumpfile", "Enabler.vcd";
    %vpi_call 2 68 "$dumpvars", 1'sb0, S_0x198ff50;
    %end;
    .thread T_2;
    .scope S_0x198fe00;
T_3 ;
    %delay 10, 0;
    %set/v v0x19c9410_0, 1, 1;
    %set/v v0x19c92e0_0, 0, 1;
    %delay 80, 0;
    %set/v v0x19c9410_0, 0, 1;
    %set/v v0x19c92e0_0, 1, 1;
    %delay 80, 0;
    %vpi_call 2 84 "$finish";
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Enabler.sv";
