// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_24 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_318_p2;
reg   [0:0] icmp_ln86_reg_1240;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1240_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1240_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1240_pp0_iter3_reg;
wire   [0:0] icmp_ln86_681_fu_324_p2;
reg   [0:0] icmp_ln86_681_reg_1249;
reg   [0:0] icmp_ln86_681_reg_1249_pp0_iter1_reg;
wire   [0:0] icmp_ln86_682_fu_330_p2;
reg   [0:0] icmp_ln86_682_reg_1255;
wire   [0:0] icmp_ln86_683_fu_336_p2;
reg   [0:0] icmp_ln86_683_reg_1261;
reg   [0:0] icmp_ln86_683_reg_1261_pp0_iter1_reg;
wire   [0:0] icmp_ln86_684_fu_342_p2;
reg   [0:0] icmp_ln86_684_reg_1267;
reg   [0:0] icmp_ln86_684_reg_1267_pp0_iter1_reg;
reg   [0:0] icmp_ln86_684_reg_1267_pp0_iter2_reg;
reg   [0:0] icmp_ln86_684_reg_1267_pp0_iter3_reg;
wire   [0:0] icmp_ln86_685_fu_348_p2;
reg   [0:0] icmp_ln86_685_reg_1273;
reg   [0:0] icmp_ln86_685_reg_1273_pp0_iter1_reg;
reg   [0:0] icmp_ln86_685_reg_1273_pp0_iter2_reg;
reg   [0:0] icmp_ln86_685_reg_1273_pp0_iter3_reg;
wire   [0:0] icmp_ln86_686_fu_354_p2;
reg   [0:0] icmp_ln86_686_reg_1279;
reg   [0:0] icmp_ln86_686_reg_1279_pp0_iter1_reg;
reg   [0:0] icmp_ln86_686_reg_1279_pp0_iter2_reg;
reg   [0:0] icmp_ln86_686_reg_1279_pp0_iter3_reg;
wire   [0:0] icmp_ln86_687_fu_360_p2;
reg   [0:0] icmp_ln86_687_reg_1285;
reg   [0:0] icmp_ln86_687_reg_1285_pp0_iter1_reg;
wire   [0:0] icmp_ln86_688_fu_366_p2;
reg   [0:0] icmp_ln86_688_reg_1291;
reg   [0:0] icmp_ln86_688_reg_1291_pp0_iter1_reg;
reg   [0:0] icmp_ln86_688_reg_1291_pp0_iter2_reg;
wire   [0:0] icmp_ln86_689_fu_372_p2;
reg   [0:0] icmp_ln86_689_reg_1297;
reg   [0:0] icmp_ln86_689_reg_1297_pp0_iter1_reg;
reg   [0:0] icmp_ln86_689_reg_1297_pp0_iter2_reg;
reg   [0:0] icmp_ln86_689_reg_1297_pp0_iter3_reg;
wire   [0:0] icmp_ln86_690_fu_378_p2;
reg   [0:0] icmp_ln86_690_reg_1303;
reg   [0:0] icmp_ln86_690_reg_1303_pp0_iter1_reg;
reg   [0:0] icmp_ln86_690_reg_1303_pp0_iter2_reg;
reg   [0:0] icmp_ln86_690_reg_1303_pp0_iter3_reg;
wire   [0:0] icmp_ln86_691_fu_384_p2;
reg   [0:0] icmp_ln86_691_reg_1309;
reg   [0:0] icmp_ln86_691_reg_1309_pp0_iter1_reg;
reg   [0:0] icmp_ln86_691_reg_1309_pp0_iter2_reg;
reg   [0:0] icmp_ln86_691_reg_1309_pp0_iter3_reg;
reg   [0:0] icmp_ln86_691_reg_1309_pp0_iter4_reg;
wire   [0:0] icmp_ln86_692_fu_390_p2;
reg   [0:0] icmp_ln86_692_reg_1315;
reg   [0:0] icmp_ln86_692_reg_1315_pp0_iter1_reg;
reg   [0:0] icmp_ln86_692_reg_1315_pp0_iter2_reg;
reg   [0:0] icmp_ln86_692_reg_1315_pp0_iter3_reg;
reg   [0:0] icmp_ln86_692_reg_1315_pp0_iter4_reg;
reg   [0:0] icmp_ln86_692_reg_1315_pp0_iter5_reg;
wire   [0:0] icmp_ln86_693_fu_396_p2;
reg   [0:0] icmp_ln86_693_reg_1321;
reg   [0:0] icmp_ln86_693_reg_1321_pp0_iter1_reg;
reg   [0:0] icmp_ln86_693_reg_1321_pp0_iter2_reg;
reg   [0:0] icmp_ln86_693_reg_1321_pp0_iter3_reg;
reg   [0:0] icmp_ln86_693_reg_1321_pp0_iter4_reg;
reg   [0:0] icmp_ln86_693_reg_1321_pp0_iter5_reg;
reg   [0:0] icmp_ln86_693_reg_1321_pp0_iter6_reg;
wire   [0:0] icmp_ln86_694_fu_402_p2;
reg   [0:0] icmp_ln86_694_reg_1327;
reg   [0:0] icmp_ln86_694_reg_1327_pp0_iter1_reg;
wire   [0:0] icmp_ln86_695_fu_408_p2;
reg   [0:0] icmp_ln86_695_reg_1332;
reg   [0:0] icmp_ln86_695_reg_1332_pp0_iter1_reg;
wire   [0:0] icmp_ln86_696_fu_414_p2;
reg   [0:0] icmp_ln86_696_reg_1337;
reg   [0:0] icmp_ln86_696_reg_1337_pp0_iter1_reg;
reg   [0:0] icmp_ln86_696_reg_1337_pp0_iter2_reg;
wire   [0:0] icmp_ln86_697_fu_420_p2;
reg   [0:0] icmp_ln86_697_reg_1342;
reg   [0:0] icmp_ln86_697_reg_1342_pp0_iter1_reg;
reg   [0:0] icmp_ln86_697_reg_1342_pp0_iter2_reg;
wire   [0:0] icmp_ln86_698_fu_426_p2;
reg   [0:0] icmp_ln86_698_reg_1347;
reg   [0:0] icmp_ln86_698_reg_1347_pp0_iter1_reg;
reg   [0:0] icmp_ln86_698_reg_1347_pp0_iter2_reg;
wire   [0:0] icmp_ln86_699_fu_432_p2;
reg   [0:0] icmp_ln86_699_reg_1352;
reg   [0:0] icmp_ln86_699_reg_1352_pp0_iter1_reg;
reg   [0:0] icmp_ln86_699_reg_1352_pp0_iter2_reg;
reg   [0:0] icmp_ln86_699_reg_1352_pp0_iter3_reg;
wire   [0:0] icmp_ln86_700_fu_438_p2;
reg   [0:0] icmp_ln86_700_reg_1357;
reg   [0:0] icmp_ln86_700_reg_1357_pp0_iter1_reg;
reg   [0:0] icmp_ln86_700_reg_1357_pp0_iter2_reg;
reg   [0:0] icmp_ln86_700_reg_1357_pp0_iter3_reg;
wire   [0:0] icmp_ln86_701_fu_444_p2;
reg   [0:0] icmp_ln86_701_reg_1362;
reg   [0:0] icmp_ln86_701_reg_1362_pp0_iter1_reg;
reg   [0:0] icmp_ln86_701_reg_1362_pp0_iter2_reg;
reg   [0:0] icmp_ln86_701_reg_1362_pp0_iter3_reg;
wire   [0:0] icmp_ln86_702_fu_450_p2;
reg   [0:0] icmp_ln86_702_reg_1367;
reg   [0:0] icmp_ln86_702_reg_1367_pp0_iter1_reg;
reg   [0:0] icmp_ln86_702_reg_1367_pp0_iter2_reg;
reg   [0:0] icmp_ln86_702_reg_1367_pp0_iter3_reg;
reg   [0:0] icmp_ln86_702_reg_1367_pp0_iter4_reg;
wire   [0:0] icmp_ln86_703_fu_456_p2;
reg   [0:0] icmp_ln86_703_reg_1372;
reg   [0:0] icmp_ln86_703_reg_1372_pp0_iter1_reg;
reg   [0:0] icmp_ln86_703_reg_1372_pp0_iter2_reg;
reg   [0:0] icmp_ln86_703_reg_1372_pp0_iter3_reg;
reg   [0:0] icmp_ln86_703_reg_1372_pp0_iter4_reg;
wire   [0:0] icmp_ln86_704_fu_462_p2;
reg   [0:0] icmp_ln86_704_reg_1377;
reg   [0:0] icmp_ln86_704_reg_1377_pp0_iter1_reg;
reg   [0:0] icmp_ln86_704_reg_1377_pp0_iter2_reg;
reg   [0:0] icmp_ln86_704_reg_1377_pp0_iter3_reg;
reg   [0:0] icmp_ln86_704_reg_1377_pp0_iter4_reg;
wire   [0:0] icmp_ln86_705_fu_468_p2;
reg   [0:0] icmp_ln86_705_reg_1382;
reg   [0:0] icmp_ln86_705_reg_1382_pp0_iter1_reg;
reg   [0:0] icmp_ln86_705_reg_1382_pp0_iter2_reg;
reg   [0:0] icmp_ln86_705_reg_1382_pp0_iter3_reg;
reg   [0:0] icmp_ln86_705_reg_1382_pp0_iter4_reg;
reg   [0:0] icmp_ln86_705_reg_1382_pp0_iter5_reg;
wire   [0:0] icmp_ln86_706_fu_474_p2;
reg   [0:0] icmp_ln86_706_reg_1387;
reg   [0:0] icmp_ln86_706_reg_1387_pp0_iter1_reg;
reg   [0:0] icmp_ln86_706_reg_1387_pp0_iter2_reg;
reg   [0:0] icmp_ln86_706_reg_1387_pp0_iter3_reg;
reg   [0:0] icmp_ln86_706_reg_1387_pp0_iter4_reg;
reg   [0:0] icmp_ln86_706_reg_1387_pp0_iter5_reg;
wire   [0:0] icmp_ln86_707_fu_480_p2;
reg   [0:0] icmp_ln86_707_reg_1392;
reg   [0:0] icmp_ln86_707_reg_1392_pp0_iter1_reg;
reg   [0:0] icmp_ln86_707_reg_1392_pp0_iter2_reg;
reg   [0:0] icmp_ln86_707_reg_1392_pp0_iter3_reg;
reg   [0:0] icmp_ln86_707_reg_1392_pp0_iter4_reg;
reg   [0:0] icmp_ln86_707_reg_1392_pp0_iter5_reg;
reg   [0:0] icmp_ln86_707_reg_1392_pp0_iter6_reg;
wire   [0:0] xor_ln104_fu_486_p2;
reg   [0:0] xor_ln104_reg_1397;
wire   [0:0] and_ln102_fu_492_p2;
reg   [0:0] and_ln102_reg_1403;
wire   [0:0] and_ln102_656_fu_496_p2;
reg   [0:0] and_ln102_656_reg_1409;
reg   [0:0] and_ln102_656_reg_1409_pp0_iter2_reg;
reg   [0:0] and_ln102_656_reg_1409_pp0_iter3_reg;
wire   [0:0] and_ln104_135_fu_505_p2;
reg   [0:0] and_ln104_135_reg_1415;
reg   [0:0] and_ln104_135_reg_1415_pp0_iter2_reg;
reg   [0:0] and_ln104_135_reg_1415_pp0_iter3_reg;
wire   [0:0] and_ln102_657_fu_510_p2;
reg   [0:0] and_ln102_657_reg_1421;
wire   [0:0] and_ln102_659_fu_515_p2;
reg   [0:0] and_ln102_659_reg_1427;
reg   [0:0] and_ln102_659_reg_1427_pp0_iter2_reg;
reg   [0:0] and_ln102_659_reg_1427_pp0_iter3_reg;
wire   [0:0] and_ln102_661_fu_520_p2;
reg   [0:0] and_ln102_661_reg_1433;
wire   [0:0] and_ln102_664_fu_525_p2;
reg   [0:0] and_ln102_664_reg_1439;
reg   [0:0] and_ln102_664_reg_1439_pp0_iter2_reg;
reg   [0:0] and_ln102_664_reg_1439_pp0_iter3_reg;
wire   [0:0] and_ln104_fu_535_p2;
reg   [0:0] and_ln104_reg_1449;
reg   [0:0] and_ln104_reg_1449_pp0_iter3_reg;
wire   [0:0] and_ln104_136_fu_545_p2;
reg   [0:0] and_ln104_136_reg_1454;
wire   [0:0] and_ln102_658_fu_550_p2;
reg   [0:0] and_ln102_658_reg_1459;
reg   [0:0] and_ln102_658_reg_1459_pp0_iter3_reg;
wire   [0:0] and_ln102_662_fu_560_p2;
reg   [0:0] and_ln102_662_reg_1466;
wire   [0:0] or_ln117_624_fu_623_p2;
reg   [0:0] or_ln117_624_reg_1471;
wire   [2:0] select_ln117_662_fu_635_p3;
reg   [2:0] select_ln117_662_reg_1476;
wire   [0:0] or_ln117_626_fu_643_p2;
reg   [0:0] or_ln117_626_reg_1481;
wire   [0:0] or_ln117_628_fu_649_p2;
reg   [0:0] or_ln117_628_reg_1487;
wire   [0:0] or_ln117_630_fu_729_p2;
reg   [0:0] or_ln117_630_reg_1495;
wire   [3:0] select_ln117_668_fu_742_p3;
reg   [3:0] select_ln117_668_reg_1500;
wire   [0:0] or_ln117_632_fu_750_p2;
reg   [0:0] or_ln117_632_reg_1505;
wire   [0:0] and_ln104_137_fu_764_p2;
reg   [0:0] and_ln104_137_reg_1511;
wire   [0:0] and_ln102_660_fu_769_p2;
reg   [0:0] and_ln102_660_reg_1516;
reg   [0:0] and_ln102_660_reg_1516_pp0_iter5_reg;
wire   [0:0] and_ln104_138_fu_778_p2;
reg   [0:0] and_ln104_138_reg_1523;
reg   [0:0] and_ln104_138_reg_1523_pp0_iter5_reg;
reg   [0:0] and_ln104_138_reg_1523_pp0_iter6_reg;
wire   [0:0] and_ln102_665_fu_793_p2;
reg   [0:0] and_ln102_665_reg_1529;
wire   [0:0] or_ln117_636_fu_882_p2;
reg   [0:0] or_ln117_636_reg_1534;
wire   [4:0] select_ln117_674_fu_894_p3;
reg   [4:0] select_ln117_674_reg_1539;
wire   [0:0] or_ln117_638_fu_902_p2;
reg   [0:0] or_ln117_638_reg_1544;
wire   [0:0] or_ln117_640_fu_908_p2;
reg   [0:0] or_ln117_640_reg_1550;
reg   [0:0] or_ln117_640_reg_1550_pp0_iter5_reg;
wire   [0:0] or_ln117_642_fu_984_p2;
reg   [0:0] or_ln117_642_reg_1558;
wire   [4:0] select_ln117_680_fu_997_p3;
reg   [4:0] select_ln117_680_reg_1563;
wire   [0:0] or_ln117_646_fu_1059_p2;
reg   [0:0] or_ln117_646_reg_1568;
wire   [4:0] select_ln117_684_fu_1073_p3;
reg   [4:0] select_ln117_684_reg_1573;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_330_fu_500_p2;
wire   [0:0] xor_ln104_329_fu_530_p2;
wire   [0:0] xor_ln104_331_fu_540_p2;
wire   [0:0] xor_ln104_335_fu_555_p2;
wire   [0:0] and_ln102_669_fu_569_p2;
wire   [0:0] and_ln102_668_fu_565_p2;
wire   [0:0] xor_ln117_fu_584_p2;
wire   [0:0] or_ln117_fu_579_p2;
wire   [1:0] zext_ln117_fu_589_p1;
wire   [0:0] or_ln117_622_fu_593_p2;
wire   [0:0] and_ln102_670_fu_574_p2;
wire   [1:0] select_ln117_fu_597_p3;
wire   [1:0] select_ln117_660_fu_611_p3;
wire   [0:0] or_ln117_623_fu_605_p2;
wire   [2:0] zext_ln117_73_fu_619_p1;
wire   [2:0] select_ln117_661_fu_627_p3;
wire   [0:0] xor_ln104_336_fu_653_p2;
wire   [0:0] and_ln102_683_fu_666_p2;
wire   [0:0] and_ln102_663_fu_658_p2;
wire   [0:0] and_ln102_671_fu_662_p2;
wire   [0:0] or_ln117_625_fu_681_p2;
wire   [0:0] and_ln102_672_fu_671_p2;
wire   [2:0] select_ln117_663_fu_686_p3;
wire   [2:0] select_ln117_664_fu_698_p3;
wire   [0:0] or_ln117_627_fu_693_p2;
wire   [3:0] zext_ln117_74_fu_705_p1;
wire   [0:0] and_ln102_673_fu_676_p2;
wire   [3:0] select_ln117_665_fu_709_p3;
wire   [0:0] or_ln117_629_fu_717_p2;
wire   [3:0] select_ln117_666_fu_722_p3;
wire   [3:0] select_ln117_667_fu_734_p3;
wire   [0:0] xor_ln104_333_fu_759_p2;
wire   [0:0] xor_ln104_334_fu_773_p2;
wire   [0:0] xor_ln104_337_fu_783_p2;
wire   [0:0] and_ln102_684_fu_798_p2;
wire   [0:0] xor_ln104_332_fu_754_p2;
wire   [0:0] and_ln102_685_fu_808_p2;
wire   [0:0] xor_ln104_338_fu_788_p2;
wire   [0:0] and_ln102_686_fu_818_p2;
wire   [0:0] and_ln102_674_fu_803_p2;
wire   [0:0] or_ln117_631_fu_828_p2;
wire   [0:0] and_ln102_675_fu_813_p2;
wire   [3:0] select_ln117_669_fu_833_p3;
wire   [0:0] or_ln117_633_fu_840_p2;
wire   [3:0] select_ln117_670_fu_845_p3;
wire   [3:0] select_ln117_671_fu_856_p3;
wire   [0:0] or_ln117_634_fu_852_p2;
wire   [0:0] and_ln102_676_fu_823_p2;
wire   [4:0] zext_ln117_75_fu_864_p1;
wire   [0:0] or_ln117_635_fu_868_p2;
wire   [4:0] select_ln117_672_fu_874_p3;
wire   [4:0] select_ln117_673_fu_886_p3;
wire   [0:0] xor_ln104_339_fu_912_p2;
wire   [0:0] and_ln102_687_fu_925_p2;
wire   [0:0] and_ln102_666_fu_917_p2;
wire   [0:0] and_ln102_677_fu_921_p2;
wire   [0:0] or_ln117_637_fu_940_p2;
wire   [0:0] and_ln102_678_fu_930_p2;
wire   [4:0] select_ln117_675_fu_945_p3;
wire   [0:0] or_ln117_639_fu_952_p2;
wire   [4:0] select_ln117_676_fu_957_p3;
wire   [0:0] and_ln102_679_fu_935_p2;
wire   [4:0] select_ln117_677_fu_964_p3;
wire   [0:0] or_ln117_641_fu_972_p2;
wire   [4:0] select_ln117_678_fu_977_p3;
wire   [4:0] select_ln117_679_fu_989_p3;
wire   [0:0] xor_ln104_340_fu_1005_p2;
wire   [0:0] and_ln102_688_fu_1014_p2;
wire   [0:0] and_ln102_667_fu_1010_p2;
wire   [0:0] and_ln102_680_fu_1019_p2;
wire   [0:0] or_ln117_643_fu_1029_p2;
wire   [0:0] or_ln117_644_fu_1034_p2;
wire   [0:0] and_ln102_681_fu_1024_p2;
wire   [4:0] select_ln117_681_fu_1038_p3;
wire   [0:0] or_ln117_645_fu_1045_p2;
wire   [4:0] select_ln117_682_fu_1051_p3;
wire   [4:0] select_ln117_683_fu_1065_p3;
wire   [0:0] xor_ln104_341_fu_1081_p2;
wire   [0:0] and_ln102_689_fu_1086_p2;
wire   [0:0] and_ln102_682_fu_1091_p2;
wire   [0:0] or_ln117_647_fu_1096_p2;
wire   [12:0] agg_result_fu_1108_p63;
wire   [4:0] agg_result_fu_1108_p64;
wire   [12:0] agg_result_fu_1108_p65;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
wire   [4:0] agg_result_fu_1108_p1;
wire   [4:0] agg_result_fu_1108_p3;
wire   [4:0] agg_result_fu_1108_p5;
wire   [4:0] agg_result_fu_1108_p7;
wire   [4:0] agg_result_fu_1108_p9;
wire   [4:0] agg_result_fu_1108_p11;
wire   [4:0] agg_result_fu_1108_p13;
wire   [4:0] agg_result_fu_1108_p15;
wire   [4:0] agg_result_fu_1108_p17;
wire   [4:0] agg_result_fu_1108_p19;
wire   [4:0] agg_result_fu_1108_p21;
wire   [4:0] agg_result_fu_1108_p23;
wire   [4:0] agg_result_fu_1108_p25;
wire   [4:0] agg_result_fu_1108_p27;
wire   [4:0] agg_result_fu_1108_p29;
wire   [4:0] agg_result_fu_1108_p31;
wire  signed [4:0] agg_result_fu_1108_p33;
wire  signed [4:0] agg_result_fu_1108_p35;
wire  signed [4:0] agg_result_fu_1108_p37;
wire  signed [4:0] agg_result_fu_1108_p39;
wire  signed [4:0] agg_result_fu_1108_p41;
wire  signed [4:0] agg_result_fu_1108_p43;
wire  signed [4:0] agg_result_fu_1108_p45;
wire  signed [4:0] agg_result_fu_1108_p47;
wire  signed [4:0] agg_result_fu_1108_p49;
wire  signed [4:0] agg_result_fu_1108_p51;
wire  signed [4:0] agg_result_fu_1108_p53;
wire  signed [4:0] agg_result_fu_1108_p55;
wire  signed [4:0] agg_result_fu_1108_p57;
wire  signed [4:0] agg_result_fu_1108_p59;
wire  signed [4:0] agg_result_fu_1108_p61;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_63_5_13_1_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 13 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_63_5_13_1_1_x_U1011(
    .din0(13'd7914),
    .din1(13'd8191),
    .din2(13'd128),
    .din3(13'd8044),
    .din4(13'd5),
    .din5(13'd7742),
    .din6(13'd8021),
    .din7(13'd3),
    .din8(13'd8116),
    .din9(13'd58),
    .din10(13'd275),
    .din11(13'd7438),
    .din12(13'd8097),
    .din13(13'd8034),
    .din14(13'd19),
    .din15(13'd1548),
    .din16(13'd361),
    .din17(13'd1873),
    .din18(13'd210),
    .din19(13'd445),
    .din20(13'd96),
    .din21(13'd8108),
    .din22(13'd939),
    .din23(13'd8103),
    .din24(13'd131),
    .din25(13'd3334),
    .din26(13'd646),
    .din27(13'd7826),
    .din28(13'd409),
    .din29(13'd376),
    .din30(13'd8080),
    .def(agg_result_fu_1108_p63),
    .sel(agg_result_fu_1108_p64),
    .dout(agg_result_fu_1108_p65)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_656_reg_1409 <= and_ln102_656_fu_496_p2;
        and_ln102_656_reg_1409_pp0_iter2_reg <= and_ln102_656_reg_1409;
        and_ln102_656_reg_1409_pp0_iter3_reg <= and_ln102_656_reg_1409_pp0_iter2_reg;
        and_ln102_657_reg_1421 <= and_ln102_657_fu_510_p2;
        and_ln102_658_reg_1459 <= and_ln102_658_fu_550_p2;
        and_ln102_658_reg_1459_pp0_iter3_reg <= and_ln102_658_reg_1459;
        and_ln102_659_reg_1427 <= and_ln102_659_fu_515_p2;
        and_ln102_659_reg_1427_pp0_iter2_reg <= and_ln102_659_reg_1427;
        and_ln102_659_reg_1427_pp0_iter3_reg <= and_ln102_659_reg_1427_pp0_iter2_reg;
        and_ln102_660_reg_1516 <= and_ln102_660_fu_769_p2;
        and_ln102_660_reg_1516_pp0_iter5_reg <= and_ln102_660_reg_1516;
        and_ln102_661_reg_1433 <= and_ln102_661_fu_520_p2;
        and_ln102_662_reg_1466 <= and_ln102_662_fu_560_p2;
        and_ln102_664_reg_1439 <= and_ln102_664_fu_525_p2;
        and_ln102_664_reg_1439_pp0_iter2_reg <= and_ln102_664_reg_1439;
        and_ln102_664_reg_1439_pp0_iter3_reg <= and_ln102_664_reg_1439_pp0_iter2_reg;
        and_ln102_665_reg_1529 <= and_ln102_665_fu_793_p2;
        and_ln102_reg_1403 <= and_ln102_fu_492_p2;
        and_ln104_135_reg_1415 <= and_ln104_135_fu_505_p2;
        and_ln104_135_reg_1415_pp0_iter2_reg <= and_ln104_135_reg_1415;
        and_ln104_135_reg_1415_pp0_iter3_reg <= and_ln104_135_reg_1415_pp0_iter2_reg;
        and_ln104_136_reg_1454 <= and_ln104_136_fu_545_p2;
        and_ln104_137_reg_1511 <= and_ln104_137_fu_764_p2;
        and_ln104_138_reg_1523 <= and_ln104_138_fu_778_p2;
        and_ln104_138_reg_1523_pp0_iter5_reg <= and_ln104_138_reg_1523;
        and_ln104_138_reg_1523_pp0_iter6_reg <= and_ln104_138_reg_1523_pp0_iter5_reg;
        and_ln104_reg_1449 <= and_ln104_fu_535_p2;
        and_ln104_reg_1449_pp0_iter3_reg <= and_ln104_reg_1449;
        icmp_ln86_681_reg_1249 <= icmp_ln86_681_fu_324_p2;
        icmp_ln86_681_reg_1249_pp0_iter1_reg <= icmp_ln86_681_reg_1249;
        icmp_ln86_682_reg_1255 <= icmp_ln86_682_fu_330_p2;
        icmp_ln86_683_reg_1261 <= icmp_ln86_683_fu_336_p2;
        icmp_ln86_683_reg_1261_pp0_iter1_reg <= icmp_ln86_683_reg_1261;
        icmp_ln86_684_reg_1267 <= icmp_ln86_684_fu_342_p2;
        icmp_ln86_684_reg_1267_pp0_iter1_reg <= icmp_ln86_684_reg_1267;
        icmp_ln86_684_reg_1267_pp0_iter2_reg <= icmp_ln86_684_reg_1267_pp0_iter1_reg;
        icmp_ln86_684_reg_1267_pp0_iter3_reg <= icmp_ln86_684_reg_1267_pp0_iter2_reg;
        icmp_ln86_685_reg_1273 <= icmp_ln86_685_fu_348_p2;
        icmp_ln86_685_reg_1273_pp0_iter1_reg <= icmp_ln86_685_reg_1273;
        icmp_ln86_685_reg_1273_pp0_iter2_reg <= icmp_ln86_685_reg_1273_pp0_iter1_reg;
        icmp_ln86_685_reg_1273_pp0_iter3_reg <= icmp_ln86_685_reg_1273_pp0_iter2_reg;
        icmp_ln86_686_reg_1279 <= icmp_ln86_686_fu_354_p2;
        icmp_ln86_686_reg_1279_pp0_iter1_reg <= icmp_ln86_686_reg_1279;
        icmp_ln86_686_reg_1279_pp0_iter2_reg <= icmp_ln86_686_reg_1279_pp0_iter1_reg;
        icmp_ln86_686_reg_1279_pp0_iter3_reg <= icmp_ln86_686_reg_1279_pp0_iter2_reg;
        icmp_ln86_687_reg_1285 <= icmp_ln86_687_fu_360_p2;
        icmp_ln86_687_reg_1285_pp0_iter1_reg <= icmp_ln86_687_reg_1285;
        icmp_ln86_688_reg_1291 <= icmp_ln86_688_fu_366_p2;
        icmp_ln86_688_reg_1291_pp0_iter1_reg <= icmp_ln86_688_reg_1291;
        icmp_ln86_688_reg_1291_pp0_iter2_reg <= icmp_ln86_688_reg_1291_pp0_iter1_reg;
        icmp_ln86_689_reg_1297 <= icmp_ln86_689_fu_372_p2;
        icmp_ln86_689_reg_1297_pp0_iter1_reg <= icmp_ln86_689_reg_1297;
        icmp_ln86_689_reg_1297_pp0_iter2_reg <= icmp_ln86_689_reg_1297_pp0_iter1_reg;
        icmp_ln86_689_reg_1297_pp0_iter3_reg <= icmp_ln86_689_reg_1297_pp0_iter2_reg;
        icmp_ln86_690_reg_1303 <= icmp_ln86_690_fu_378_p2;
        icmp_ln86_690_reg_1303_pp0_iter1_reg <= icmp_ln86_690_reg_1303;
        icmp_ln86_690_reg_1303_pp0_iter2_reg <= icmp_ln86_690_reg_1303_pp0_iter1_reg;
        icmp_ln86_690_reg_1303_pp0_iter3_reg <= icmp_ln86_690_reg_1303_pp0_iter2_reg;
        icmp_ln86_691_reg_1309 <= icmp_ln86_691_fu_384_p2;
        icmp_ln86_691_reg_1309_pp0_iter1_reg <= icmp_ln86_691_reg_1309;
        icmp_ln86_691_reg_1309_pp0_iter2_reg <= icmp_ln86_691_reg_1309_pp0_iter1_reg;
        icmp_ln86_691_reg_1309_pp0_iter3_reg <= icmp_ln86_691_reg_1309_pp0_iter2_reg;
        icmp_ln86_691_reg_1309_pp0_iter4_reg <= icmp_ln86_691_reg_1309_pp0_iter3_reg;
        icmp_ln86_692_reg_1315 <= icmp_ln86_692_fu_390_p2;
        icmp_ln86_692_reg_1315_pp0_iter1_reg <= icmp_ln86_692_reg_1315;
        icmp_ln86_692_reg_1315_pp0_iter2_reg <= icmp_ln86_692_reg_1315_pp0_iter1_reg;
        icmp_ln86_692_reg_1315_pp0_iter3_reg <= icmp_ln86_692_reg_1315_pp0_iter2_reg;
        icmp_ln86_692_reg_1315_pp0_iter4_reg <= icmp_ln86_692_reg_1315_pp0_iter3_reg;
        icmp_ln86_692_reg_1315_pp0_iter5_reg <= icmp_ln86_692_reg_1315_pp0_iter4_reg;
        icmp_ln86_693_reg_1321 <= icmp_ln86_693_fu_396_p2;
        icmp_ln86_693_reg_1321_pp0_iter1_reg <= icmp_ln86_693_reg_1321;
        icmp_ln86_693_reg_1321_pp0_iter2_reg <= icmp_ln86_693_reg_1321_pp0_iter1_reg;
        icmp_ln86_693_reg_1321_pp0_iter3_reg <= icmp_ln86_693_reg_1321_pp0_iter2_reg;
        icmp_ln86_693_reg_1321_pp0_iter4_reg <= icmp_ln86_693_reg_1321_pp0_iter3_reg;
        icmp_ln86_693_reg_1321_pp0_iter5_reg <= icmp_ln86_693_reg_1321_pp0_iter4_reg;
        icmp_ln86_693_reg_1321_pp0_iter6_reg <= icmp_ln86_693_reg_1321_pp0_iter5_reg;
        icmp_ln86_694_reg_1327 <= icmp_ln86_694_fu_402_p2;
        icmp_ln86_694_reg_1327_pp0_iter1_reg <= icmp_ln86_694_reg_1327;
        icmp_ln86_695_reg_1332 <= icmp_ln86_695_fu_408_p2;
        icmp_ln86_695_reg_1332_pp0_iter1_reg <= icmp_ln86_695_reg_1332;
        icmp_ln86_696_reg_1337 <= icmp_ln86_696_fu_414_p2;
        icmp_ln86_696_reg_1337_pp0_iter1_reg <= icmp_ln86_696_reg_1337;
        icmp_ln86_696_reg_1337_pp0_iter2_reg <= icmp_ln86_696_reg_1337_pp0_iter1_reg;
        icmp_ln86_697_reg_1342 <= icmp_ln86_697_fu_420_p2;
        icmp_ln86_697_reg_1342_pp0_iter1_reg <= icmp_ln86_697_reg_1342;
        icmp_ln86_697_reg_1342_pp0_iter2_reg <= icmp_ln86_697_reg_1342_pp0_iter1_reg;
        icmp_ln86_698_reg_1347 <= icmp_ln86_698_fu_426_p2;
        icmp_ln86_698_reg_1347_pp0_iter1_reg <= icmp_ln86_698_reg_1347;
        icmp_ln86_698_reg_1347_pp0_iter2_reg <= icmp_ln86_698_reg_1347_pp0_iter1_reg;
        icmp_ln86_699_reg_1352 <= icmp_ln86_699_fu_432_p2;
        icmp_ln86_699_reg_1352_pp0_iter1_reg <= icmp_ln86_699_reg_1352;
        icmp_ln86_699_reg_1352_pp0_iter2_reg <= icmp_ln86_699_reg_1352_pp0_iter1_reg;
        icmp_ln86_699_reg_1352_pp0_iter3_reg <= icmp_ln86_699_reg_1352_pp0_iter2_reg;
        icmp_ln86_700_reg_1357 <= icmp_ln86_700_fu_438_p2;
        icmp_ln86_700_reg_1357_pp0_iter1_reg <= icmp_ln86_700_reg_1357;
        icmp_ln86_700_reg_1357_pp0_iter2_reg <= icmp_ln86_700_reg_1357_pp0_iter1_reg;
        icmp_ln86_700_reg_1357_pp0_iter3_reg <= icmp_ln86_700_reg_1357_pp0_iter2_reg;
        icmp_ln86_701_reg_1362 <= icmp_ln86_701_fu_444_p2;
        icmp_ln86_701_reg_1362_pp0_iter1_reg <= icmp_ln86_701_reg_1362;
        icmp_ln86_701_reg_1362_pp0_iter2_reg <= icmp_ln86_701_reg_1362_pp0_iter1_reg;
        icmp_ln86_701_reg_1362_pp0_iter3_reg <= icmp_ln86_701_reg_1362_pp0_iter2_reg;
        icmp_ln86_702_reg_1367 <= icmp_ln86_702_fu_450_p2;
        icmp_ln86_702_reg_1367_pp0_iter1_reg <= icmp_ln86_702_reg_1367;
        icmp_ln86_702_reg_1367_pp0_iter2_reg <= icmp_ln86_702_reg_1367_pp0_iter1_reg;
        icmp_ln86_702_reg_1367_pp0_iter3_reg <= icmp_ln86_702_reg_1367_pp0_iter2_reg;
        icmp_ln86_702_reg_1367_pp0_iter4_reg <= icmp_ln86_702_reg_1367_pp0_iter3_reg;
        icmp_ln86_703_reg_1372 <= icmp_ln86_703_fu_456_p2;
        icmp_ln86_703_reg_1372_pp0_iter1_reg <= icmp_ln86_703_reg_1372;
        icmp_ln86_703_reg_1372_pp0_iter2_reg <= icmp_ln86_703_reg_1372_pp0_iter1_reg;
        icmp_ln86_703_reg_1372_pp0_iter3_reg <= icmp_ln86_703_reg_1372_pp0_iter2_reg;
        icmp_ln86_703_reg_1372_pp0_iter4_reg <= icmp_ln86_703_reg_1372_pp0_iter3_reg;
        icmp_ln86_704_reg_1377 <= icmp_ln86_704_fu_462_p2;
        icmp_ln86_704_reg_1377_pp0_iter1_reg <= icmp_ln86_704_reg_1377;
        icmp_ln86_704_reg_1377_pp0_iter2_reg <= icmp_ln86_704_reg_1377_pp0_iter1_reg;
        icmp_ln86_704_reg_1377_pp0_iter3_reg <= icmp_ln86_704_reg_1377_pp0_iter2_reg;
        icmp_ln86_704_reg_1377_pp0_iter4_reg <= icmp_ln86_704_reg_1377_pp0_iter3_reg;
        icmp_ln86_705_reg_1382 <= icmp_ln86_705_fu_468_p2;
        icmp_ln86_705_reg_1382_pp0_iter1_reg <= icmp_ln86_705_reg_1382;
        icmp_ln86_705_reg_1382_pp0_iter2_reg <= icmp_ln86_705_reg_1382_pp0_iter1_reg;
        icmp_ln86_705_reg_1382_pp0_iter3_reg <= icmp_ln86_705_reg_1382_pp0_iter2_reg;
        icmp_ln86_705_reg_1382_pp0_iter4_reg <= icmp_ln86_705_reg_1382_pp0_iter3_reg;
        icmp_ln86_705_reg_1382_pp0_iter5_reg <= icmp_ln86_705_reg_1382_pp0_iter4_reg;
        icmp_ln86_706_reg_1387 <= icmp_ln86_706_fu_474_p2;
        icmp_ln86_706_reg_1387_pp0_iter1_reg <= icmp_ln86_706_reg_1387;
        icmp_ln86_706_reg_1387_pp0_iter2_reg <= icmp_ln86_706_reg_1387_pp0_iter1_reg;
        icmp_ln86_706_reg_1387_pp0_iter3_reg <= icmp_ln86_706_reg_1387_pp0_iter2_reg;
        icmp_ln86_706_reg_1387_pp0_iter4_reg <= icmp_ln86_706_reg_1387_pp0_iter3_reg;
        icmp_ln86_706_reg_1387_pp0_iter5_reg <= icmp_ln86_706_reg_1387_pp0_iter4_reg;
        icmp_ln86_707_reg_1392 <= icmp_ln86_707_fu_480_p2;
        icmp_ln86_707_reg_1392_pp0_iter1_reg <= icmp_ln86_707_reg_1392;
        icmp_ln86_707_reg_1392_pp0_iter2_reg <= icmp_ln86_707_reg_1392_pp0_iter1_reg;
        icmp_ln86_707_reg_1392_pp0_iter3_reg <= icmp_ln86_707_reg_1392_pp0_iter2_reg;
        icmp_ln86_707_reg_1392_pp0_iter4_reg <= icmp_ln86_707_reg_1392_pp0_iter3_reg;
        icmp_ln86_707_reg_1392_pp0_iter5_reg <= icmp_ln86_707_reg_1392_pp0_iter4_reg;
        icmp_ln86_707_reg_1392_pp0_iter6_reg <= icmp_ln86_707_reg_1392_pp0_iter5_reg;
        icmp_ln86_reg_1240 <= icmp_ln86_fu_318_p2;
        icmp_ln86_reg_1240_pp0_iter1_reg <= icmp_ln86_reg_1240;
        icmp_ln86_reg_1240_pp0_iter2_reg <= icmp_ln86_reg_1240_pp0_iter1_reg;
        icmp_ln86_reg_1240_pp0_iter3_reg <= icmp_ln86_reg_1240_pp0_iter2_reg;
        or_ln117_624_reg_1471 <= or_ln117_624_fu_623_p2;
        or_ln117_626_reg_1481 <= or_ln117_626_fu_643_p2;
        or_ln117_628_reg_1487 <= or_ln117_628_fu_649_p2;
        or_ln117_630_reg_1495 <= or_ln117_630_fu_729_p2;
        or_ln117_632_reg_1505 <= or_ln117_632_fu_750_p2;
        or_ln117_636_reg_1534 <= or_ln117_636_fu_882_p2;
        or_ln117_638_reg_1544 <= or_ln117_638_fu_902_p2;
        or_ln117_640_reg_1550 <= or_ln117_640_fu_908_p2;
        or_ln117_640_reg_1550_pp0_iter5_reg <= or_ln117_640_reg_1550;
        or_ln117_642_reg_1558 <= or_ln117_642_fu_984_p2;
        or_ln117_646_reg_1568 <= or_ln117_646_fu_1059_p2;
        select_ln117_662_reg_1476 <= select_ln117_662_fu_635_p3;
        select_ln117_668_reg_1500 <= select_ln117_668_fu_742_p3;
        select_ln117_674_reg_1539 <= select_ln117_674_fu_894_p3;
        select_ln117_680_reg_1563 <= select_ln117_680_fu_997_p3;
        select_ln117_684_reg_1573 <= select_ln117_684_fu_1073_p3;
        xor_ln104_reg_1397 <= xor_ln104_fu_486_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1108_p63 = 'bx;

assign agg_result_fu_1108_p64 = ((or_ln117_647_fu_1096_p2[0:0] == 1'b1) ? select_ln117_684_reg_1573 : 5'd30);

assign and_ln102_656_fu_496_p2 = (xor_ln104_reg_1397 & icmp_ln86_682_reg_1255);

assign and_ln102_657_fu_510_p2 = (icmp_ln86_683_reg_1261 & and_ln102_fu_492_p2);

assign and_ln102_658_fu_550_p2 = (icmp_ln86_684_reg_1267_pp0_iter1_reg & and_ln104_fu_535_p2);

assign and_ln102_659_fu_515_p2 = (icmp_ln86_685_reg_1273 & and_ln102_656_fu_496_p2);

assign and_ln102_660_fu_769_p2 = (icmp_ln86_686_reg_1279_pp0_iter3_reg & and_ln104_135_reg_1415_pp0_iter3_reg);

assign and_ln102_661_fu_520_p2 = (icmp_ln86_687_reg_1285 & and_ln102_657_fu_510_p2);

assign and_ln102_662_fu_560_p2 = (icmp_ln86_688_reg_1291_pp0_iter1_reg & and_ln104_136_fu_545_p2);

assign and_ln102_663_fu_658_p2 = (icmp_ln86_689_reg_1297_pp0_iter2_reg & and_ln102_658_reg_1459);

assign and_ln102_664_fu_525_p2 = (icmp_ln86_690_reg_1303 & and_ln102_659_fu_515_p2);

assign and_ln102_665_fu_793_p2 = (icmp_ln86_691_reg_1309_pp0_iter3_reg & and_ln104_137_fu_764_p2);

assign and_ln102_666_fu_917_p2 = (icmp_ln86_692_reg_1315_pp0_iter4_reg & and_ln102_660_reg_1516);

assign and_ln102_667_fu_1010_p2 = (icmp_ln86_693_reg_1321_pp0_iter5_reg & and_ln104_138_reg_1523_pp0_iter5_reg);

assign and_ln102_668_fu_565_p2 = (icmp_ln86_694_reg_1327_pp0_iter1_reg & and_ln102_661_reg_1433);

assign and_ln102_669_fu_569_p2 = (xor_ln104_335_fu_555_p2 & icmp_ln86_695_reg_1332_pp0_iter1_reg);

assign and_ln102_670_fu_574_p2 = (and_ln102_669_fu_569_p2 & and_ln102_657_reg_1421);

assign and_ln102_671_fu_662_p2 = (icmp_ln86_696_reg_1337_pp0_iter2_reg & and_ln102_662_reg_1466);

assign and_ln102_672_fu_671_p2 = (and_ln104_136_reg_1454 & and_ln102_683_fu_666_p2);

assign and_ln102_673_fu_676_p2 = (icmp_ln86_698_reg_1347_pp0_iter2_reg & and_ln102_663_fu_658_p2);

assign and_ln102_674_fu_803_p2 = (and_ln102_684_fu_798_p2 & and_ln102_658_reg_1459_pp0_iter3_reg);

assign and_ln102_675_fu_813_p2 = (and_ln104_reg_1449_pp0_iter3_reg & and_ln102_685_fu_808_p2);

assign and_ln102_676_fu_823_p2 = (and_ln102_686_fu_818_p2 & and_ln102_659_reg_1427_pp0_iter3_reg);

assign and_ln102_677_fu_921_p2 = (icmp_ln86_702_reg_1367_pp0_iter4_reg & and_ln102_665_reg_1529);

assign and_ln102_678_fu_930_p2 = (and_ln104_137_reg_1511 & and_ln102_687_fu_925_p2);

assign and_ln102_679_fu_935_p2 = (icmp_ln86_704_reg_1377_pp0_iter4_reg & and_ln102_666_fu_917_p2);

assign and_ln102_680_fu_1019_p2 = (and_ln102_688_fu_1014_p2 & and_ln102_660_reg_1516_pp0_iter5_reg);

assign and_ln102_681_fu_1024_p2 = (icmp_ln86_706_reg_1387_pp0_iter5_reg & and_ln102_667_fu_1010_p2);

assign and_ln102_682_fu_1091_p2 = (and_ln104_138_reg_1523_pp0_iter6_reg & and_ln102_689_fu_1086_p2);

assign and_ln102_683_fu_666_p2 = (xor_ln104_336_fu_653_p2 & icmp_ln86_697_reg_1342_pp0_iter2_reg);

assign and_ln102_684_fu_798_p2 = (xor_ln104_337_fu_783_p2 & icmp_ln86_699_reg_1352_pp0_iter3_reg);

assign and_ln102_685_fu_808_p2 = (xor_ln104_332_fu_754_p2 & icmp_ln86_700_reg_1357_pp0_iter3_reg);

assign and_ln102_686_fu_818_p2 = (xor_ln104_338_fu_788_p2 & icmp_ln86_701_reg_1362_pp0_iter3_reg);

assign and_ln102_687_fu_925_p2 = (xor_ln104_339_fu_912_p2 & icmp_ln86_703_reg_1372_pp0_iter4_reg);

assign and_ln102_688_fu_1014_p2 = (xor_ln104_340_fu_1005_p2 & icmp_ln86_705_reg_1382_pp0_iter5_reg);

assign and_ln102_689_fu_1086_p2 = (xor_ln104_341_fu_1081_p2 & icmp_ln86_707_reg_1392_pp0_iter6_reg);

assign and_ln102_fu_492_p2 = (icmp_ln86_reg_1240 & icmp_ln86_681_reg_1249);

assign and_ln104_135_fu_505_p2 = (xor_ln104_reg_1397 & xor_ln104_330_fu_500_p2);

assign and_ln104_136_fu_545_p2 = (xor_ln104_331_fu_540_p2 & and_ln102_reg_1403);

assign and_ln104_137_fu_764_p2 = (xor_ln104_333_fu_759_p2 & and_ln102_656_reg_1409_pp0_iter3_reg);

assign and_ln104_138_fu_778_p2 = (xor_ln104_334_fu_773_p2 & and_ln104_135_reg_1415_pp0_iter3_reg);

assign and_ln104_fu_535_p2 = (xor_ln104_329_fu_530_p2 & icmp_ln86_reg_1240_pp0_iter1_reg);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1108_p65;

assign icmp_ln86_681_fu_324_p2 = (($signed(p_read10_int_reg) < $signed(18'd983)) ? 1'b1 : 1'b0);

assign icmp_ln86_682_fu_330_p2 = (($signed(p_read1_int_reg) < $signed(18'd260170)) ? 1'b1 : 1'b0);

assign icmp_ln86_683_fu_336_p2 = (($signed(p_read9_int_reg) < $signed(18'd771)) ? 1'b1 : 1'b0);

assign icmp_ln86_684_fu_342_p2 = (($signed(p_read9_int_reg) < $signed(18'd883)) ? 1'b1 : 1'b0);

assign icmp_ln86_685_fu_348_p2 = (($signed(p_read8_int_reg) < $signed(18'd1009)) ? 1'b1 : 1'b0);

assign icmp_ln86_686_fu_354_p2 = (($signed(p_read11_int_reg) < $signed(18'd260922)) ? 1'b1 : 1'b0);

assign icmp_ln86_687_fu_360_p2 = (($signed(p_read11_int_reg) < $signed(18'd1872)) ? 1'b1 : 1'b0);

assign icmp_ln86_688_fu_366_p2 = (($signed(p_read7_int_reg) < $signed(18'd201)) ? 1'b1 : 1'b0);

assign icmp_ln86_689_fu_372_p2 = (($signed(p_read11_int_reg) < $signed(18'd2357)) ? 1'b1 : 1'b0);

assign icmp_ln86_690_fu_378_p2 = (($signed(p_read5_int_reg) < $signed(18'd1947)) ? 1'b1 : 1'b0);

assign icmp_ln86_691_fu_384_p2 = (($signed(p_read2_int_reg) < $signed(18'd996)) ? 1'b1 : 1'b0);

assign icmp_ln86_692_fu_390_p2 = (($signed(p_read4_int_reg) < $signed(18'd261283)) ? 1'b1 : 1'b0);

assign icmp_ln86_693_fu_396_p2 = (($signed(p_read3_int_reg) < $signed(18'd261025)) ? 1'b1 : 1'b0);

assign icmp_ln86_694_fu_402_p2 = (($signed(p_read11_int_reg) < $signed(18'd1758)) ? 1'b1 : 1'b0);

assign icmp_ln86_695_fu_408_p2 = (($signed(p_read3_int_reg) < $signed(18'd2038)) ? 1'b1 : 1'b0);

assign icmp_ln86_696_fu_414_p2 = (($signed(p_read2_int_reg) < $signed(18'd216)) ? 1'b1 : 1'b0);

assign icmp_ln86_697_fu_420_p2 = (($signed(p_read11_int_reg) < $signed(18'd261981)) ? 1'b1 : 1'b0);

assign icmp_ln86_698_fu_426_p2 = (($signed(p_read12_int_reg) < $signed(18'd359)) ? 1'b1 : 1'b0);

assign icmp_ln86_699_fu_432_p2 = (($signed(p_read2_int_reg) < $signed(18'd439)) ? 1'b1 : 1'b0);

assign icmp_ln86_700_fu_438_p2 = (($signed(p_read2_int_reg) < $signed(18'd261062)) ? 1'b1 : 1'b0);

assign icmp_ln86_701_fu_444_p2 = (($signed(p_read11_int_reg) < $signed(18'd1798)) ? 1'b1 : 1'b0);

assign icmp_ln86_702_fu_450_p2 = (($signed(p_read9_int_reg) < $signed(18'd1459)) ? 1'b1 : 1'b0);

assign icmp_ln86_703_fu_456_p2 = (($signed(p_read6_int_reg) < $signed(18'd5689)) ? 1'b1 : 1'b0);

assign icmp_ln86_704_fu_462_p2 = (($signed(p_read6_int_reg) < $signed(18'd261511)) ? 1'b1 : 1'b0);

assign icmp_ln86_705_fu_468_p2 = (($signed(p_read4_int_reg) < $signed(18'd261284)) ? 1'b1 : 1'b0);

assign icmp_ln86_706_fu_474_p2 = (($signed(p_read11_int_reg) < $signed(18'd261050)) ? 1'b1 : 1'b0);

assign icmp_ln86_707_fu_480_p2 = (($signed(p_read11_int_reg) < $signed(18'd260944)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_318_p2 = (($signed(p_read9_int_reg) < $signed(18'd1378)) ? 1'b1 : 1'b0);

assign or_ln117_622_fu_593_p2 = (and_ln102_664_reg_1439 | and_ln102_661_reg_1433);

assign or_ln117_623_fu_605_p2 = (or_ln117_622_fu_593_p2 | and_ln102_670_fu_574_p2);

assign or_ln117_624_fu_623_p2 = (and_ln102_664_reg_1439 | and_ln102_657_reg_1421);

assign or_ln117_625_fu_681_p2 = (or_ln117_624_reg_1471 | and_ln102_671_fu_662_p2);

assign or_ln117_626_fu_643_p2 = (or_ln117_624_fu_623_p2 | and_ln102_662_fu_560_p2);

assign or_ln117_627_fu_693_p2 = (or_ln117_626_reg_1481 | and_ln102_672_fu_671_p2);

assign or_ln117_628_fu_649_p2 = (and_ln102_reg_1403 | and_ln102_664_reg_1439);

assign or_ln117_629_fu_717_p2 = (or_ln117_628_reg_1487 | and_ln102_673_fu_676_p2);

assign or_ln117_630_fu_729_p2 = (or_ln117_628_reg_1487 | and_ln102_663_fu_658_p2);

assign or_ln117_631_fu_828_p2 = (or_ln117_630_reg_1495 | and_ln102_674_fu_803_p2);

assign or_ln117_632_fu_750_p2 = (or_ln117_628_reg_1487 | and_ln102_658_reg_1459);

assign or_ln117_633_fu_840_p2 = (or_ln117_632_reg_1505 | and_ln102_675_fu_813_p2);

assign or_ln117_634_fu_852_p2 = (icmp_ln86_reg_1240_pp0_iter3_reg | and_ln102_664_reg_1439_pp0_iter3_reg);

assign or_ln117_635_fu_868_p2 = (or_ln117_634_fu_852_p2 | and_ln102_676_fu_823_p2);

assign or_ln117_636_fu_882_p2 = (icmp_ln86_reg_1240_pp0_iter3_reg | and_ln102_659_reg_1427_pp0_iter3_reg);

assign or_ln117_637_fu_940_p2 = (or_ln117_636_reg_1534 | and_ln102_677_fu_921_p2);

assign or_ln117_638_fu_902_p2 = (or_ln117_636_fu_882_p2 | and_ln102_665_fu_793_p2);

assign or_ln117_639_fu_952_p2 = (or_ln117_638_reg_1544 | and_ln102_678_fu_930_p2);

assign or_ln117_640_fu_908_p2 = (icmp_ln86_reg_1240_pp0_iter3_reg | and_ln102_656_reg_1409_pp0_iter3_reg);

assign or_ln117_641_fu_972_p2 = (or_ln117_640_reg_1550 | and_ln102_679_fu_935_p2);

assign or_ln117_642_fu_984_p2 = (or_ln117_640_reg_1550 | and_ln102_666_fu_917_p2);

assign or_ln117_643_fu_1029_p2 = (or_ln117_642_reg_1558 | and_ln102_680_fu_1019_p2);

assign or_ln117_644_fu_1034_p2 = (or_ln117_640_reg_1550_pp0_iter5_reg | and_ln102_660_reg_1516_pp0_iter5_reg);

assign or_ln117_645_fu_1045_p2 = (or_ln117_644_fu_1034_p2 | and_ln102_681_fu_1024_p2);

assign or_ln117_646_fu_1059_p2 = (or_ln117_644_fu_1034_p2 | and_ln102_667_fu_1010_p2);

assign or_ln117_647_fu_1096_p2 = (or_ln117_646_reg_1568 | and_ln102_682_fu_1091_p2);

assign or_ln117_fu_579_p2 = (and_ln102_668_fu_565_p2 | and_ln102_664_reg_1439);

assign select_ln117_660_fu_611_p3 = ((or_ln117_622_fu_593_p2[0:0] == 1'b1) ? select_ln117_fu_597_p3 : 2'd3);

assign select_ln117_661_fu_627_p3 = ((or_ln117_623_fu_605_p2[0:0] == 1'b1) ? zext_ln117_73_fu_619_p1 : 3'd4);

assign select_ln117_662_fu_635_p3 = ((or_ln117_624_fu_623_p2[0:0] == 1'b1) ? select_ln117_661_fu_627_p3 : 3'd5);

assign select_ln117_663_fu_686_p3 = ((or_ln117_625_fu_681_p2[0:0] == 1'b1) ? select_ln117_662_reg_1476 : 3'd6);

assign select_ln117_664_fu_698_p3 = ((or_ln117_626_reg_1481[0:0] == 1'b1) ? select_ln117_663_fu_686_p3 : 3'd7);

assign select_ln117_665_fu_709_p3 = ((or_ln117_627_fu_693_p2[0:0] == 1'b1) ? zext_ln117_74_fu_705_p1 : 4'd8);

assign select_ln117_666_fu_722_p3 = ((or_ln117_628_reg_1487[0:0] == 1'b1) ? select_ln117_665_fu_709_p3 : 4'd9);

assign select_ln117_667_fu_734_p3 = ((or_ln117_629_fu_717_p2[0:0] == 1'b1) ? select_ln117_666_fu_722_p3 : 4'd10);

assign select_ln117_668_fu_742_p3 = ((or_ln117_630_fu_729_p2[0:0] == 1'b1) ? select_ln117_667_fu_734_p3 : 4'd11);

assign select_ln117_669_fu_833_p3 = ((or_ln117_631_fu_828_p2[0:0] == 1'b1) ? select_ln117_668_reg_1500 : 4'd12);

assign select_ln117_670_fu_845_p3 = ((or_ln117_632_reg_1505[0:0] == 1'b1) ? select_ln117_669_fu_833_p3 : 4'd13);

assign select_ln117_671_fu_856_p3 = ((or_ln117_633_fu_840_p2[0:0] == 1'b1) ? select_ln117_670_fu_845_p3 : 4'd14);

assign select_ln117_672_fu_874_p3 = ((or_ln117_634_fu_852_p2[0:0] == 1'b1) ? zext_ln117_75_fu_864_p1 : 5'd17);

assign select_ln117_673_fu_886_p3 = ((or_ln117_635_fu_868_p2[0:0] == 1'b1) ? select_ln117_672_fu_874_p3 : 5'd18);

assign select_ln117_674_fu_894_p3 = ((or_ln117_636_fu_882_p2[0:0] == 1'b1) ? select_ln117_673_fu_886_p3 : 5'd19);

assign select_ln117_675_fu_945_p3 = ((or_ln117_637_fu_940_p2[0:0] == 1'b1) ? select_ln117_674_reg_1539 : 5'd20);

assign select_ln117_676_fu_957_p3 = ((or_ln117_638_reg_1544[0:0] == 1'b1) ? select_ln117_675_fu_945_p3 : 5'd21);

assign select_ln117_677_fu_964_p3 = ((or_ln117_639_fu_952_p2[0:0] == 1'b1) ? select_ln117_676_fu_957_p3 : 5'd22);

assign select_ln117_678_fu_977_p3 = ((or_ln117_640_reg_1550[0:0] == 1'b1) ? select_ln117_677_fu_964_p3 : 5'd23);

assign select_ln117_679_fu_989_p3 = ((or_ln117_641_fu_972_p2[0:0] == 1'b1) ? select_ln117_678_fu_977_p3 : 5'd24);

assign select_ln117_680_fu_997_p3 = ((or_ln117_642_fu_984_p2[0:0] == 1'b1) ? select_ln117_679_fu_989_p3 : 5'd25);

assign select_ln117_681_fu_1038_p3 = ((or_ln117_643_fu_1029_p2[0:0] == 1'b1) ? select_ln117_680_reg_1563 : 5'd26);

assign select_ln117_682_fu_1051_p3 = ((or_ln117_644_fu_1034_p2[0:0] == 1'b1) ? select_ln117_681_fu_1038_p3 : 5'd27);

assign select_ln117_683_fu_1065_p3 = ((or_ln117_645_fu_1045_p2[0:0] == 1'b1) ? select_ln117_682_fu_1051_p3 : 5'd28);

assign select_ln117_684_fu_1073_p3 = ((or_ln117_646_fu_1059_p2[0:0] == 1'b1) ? select_ln117_683_fu_1065_p3 : 5'd29);

assign select_ln117_fu_597_p3 = ((or_ln117_fu_579_p2[0:0] == 1'b1) ? zext_ln117_fu_589_p1 : 2'd2);

assign xor_ln104_329_fu_530_p2 = (icmp_ln86_681_reg_1249_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_330_fu_500_p2 = (icmp_ln86_682_reg_1255 ^ 1'd1);

assign xor_ln104_331_fu_540_p2 = (icmp_ln86_683_reg_1261_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_332_fu_754_p2 = (icmp_ln86_684_reg_1267_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_333_fu_759_p2 = (icmp_ln86_685_reg_1273_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_334_fu_773_p2 = (icmp_ln86_686_reg_1279_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_335_fu_555_p2 = (icmp_ln86_687_reg_1285_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_336_fu_653_p2 = (icmp_ln86_688_reg_1291_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_337_fu_783_p2 = (icmp_ln86_689_reg_1297_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_338_fu_788_p2 = (icmp_ln86_690_reg_1303_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_339_fu_912_p2 = (icmp_ln86_691_reg_1309_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_340_fu_1005_p2 = (icmp_ln86_692_reg_1315_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_341_fu_1081_p2 = (icmp_ln86_693_reg_1321_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_486_p2 = (icmp_ln86_fu_318_p2 ^ 1'd1);

assign xor_ln117_fu_584_p2 = (1'd1 ^ and_ln102_664_reg_1439);

assign zext_ln117_73_fu_619_p1 = select_ln117_660_fu_611_p3;

assign zext_ln117_74_fu_705_p1 = select_ln117_664_fu_698_p3;

assign zext_ln117_75_fu_864_p1 = select_ln117_671_fu_856_p3;

assign zext_ln117_fu_589_p1 = xor_ln117_fu_584_p2;

endmodule //conifer_jettag_accelerator_decision_function_24
