

================================================================
== Vivado HLS Report for 'ov7670_interface'
================================================================
* Date:           Wed Apr  7 00:55:09 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        OV7670_INTERFACE
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.321|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.32>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %data_in_V), !map !35"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %href_V), !map !41"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %vsync_V), !map !45"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %data_out_V), !map !49"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %line_valid_V), !map !55"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %frame_valid_V), !map !59"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @ov7670_interface_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%vsync_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %vsync_V)" [OV7670_INTERFACE/ov7670_interface.cpp:4]   --->   Operation 9 'read' 'vsync_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%href_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %href_V)" [OV7670_INTERFACE/ov7670_interface.cpp:4]   --->   Operation 10 'read' 'href_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_in_V_read = call i8 @_ssdm_op_Read.ap_none.i8(i8 %data_in_V)" [OV7670_INTERFACE/ov7670_interface.cpp:4]   --->   Operation 11 'read' 'data_in_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %data_in_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [OV7670_INTERFACE/ov7670_interface.cpp:6]   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %href_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [OV7670_INTERFACE/ov7670_interface.cpp:7]   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %vsync_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [OV7670_INTERFACE/ov7670_interface.cpp:8]   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_out_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [OV7670_INTERFACE/ov7670_interface.cpp:9]   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %line_valid_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [OV7670_INTERFACE/ov7670_interface.cpp:10]   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %frame_valid_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [OV7670_INTERFACE/ov7670_interface.cpp:11]   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @count_lines, i32 1, [1 x i8]* @p_str1) nounwind" [OV7670_INTERFACE/ov7670_interface.cpp:17]   --->   Operation 18 'specreset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @count_readings, i32 1, [1 x i8]* @p_str1) nounwind" [OV7670_INTERFACE/ov7670_interface.cpp:18]   --->   Operation 19 'specreset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i1* @first, i32 1, [1 x i8]* @p_str1) nounwind" [OV7670_INTERFACE/ov7670_interface.cpp:19]   --->   Operation 20 'specreset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %vsync_V_read, label %._crit_edge, label %1" [OV7670_INTERFACE/ov7670_interface.cpp:21]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%first_load = load i1* @first, align 1" [OV7670_INTERFACE/ov7670_interface.cpp:21]   --->   Operation 22 'load' 'first_load' <Predicate = (!vsync_V_read)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %first_load, label %2, label %._crit_edge" [OV7670_INTERFACE/ov7670_interface.cpp:21]   --->   Operation 23 'br' <Predicate = (!vsync_V_read)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %frame_valid_V, i1 false)" [OV7670_INTERFACE/ov7670_interface.cpp:23]   --->   Operation 24 'write' <Predicate = (!vsync_V_read & first_load)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %line_valid_V, i1 false)" [OV7670_INTERFACE/ov7670_interface.cpp:24]   --->   Operation 25 'write' <Predicate = (!vsync_V_read & first_load)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i8P(i8* %data_out_V, i8 0)" [OV7670_INTERFACE/ov7670_interface.cpp:25]   --->   Operation 26 'write' <Predicate = (!vsync_V_read & first_load)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "br label %13" [OV7670_INTERFACE/ov7670_interface.cpp:26]   --->   Operation 27 'br' <Predicate = (!vsync_V_read & first_load)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "store i1 false, i1* @first, align 1" [OV7670_INTERFACE/ov7670_interface.cpp:28]   --->   Operation 28 'store' <Predicate = (!first_load) | (vsync_V_read)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.97ns)   --->   "%xor_ln30 = xor i1 %vsync_V_read, true" [OV7670_INTERFACE/ov7670_interface.cpp:30]   --->   Operation 29 'xor' 'xor_ln30' <Predicate = (!first_load) | (vsync_V_read)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%count_lines_load = load i32* @count_lines, align 4" [OV7670_INTERFACE/ov7670_interface.cpp:30]   --->   Operation 30 'load' 'count_lines_load' <Predicate = (!first_load) | (vsync_V_read)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.47ns)   --->   "%icmp_ln30 = icmp ult i32 %count_lines_load, 480" [OV7670_INTERFACE/ov7670_interface.cpp:30]   --->   Operation 31 'icmp' 'icmp_ln30' <Predicate = (!first_load) | (vsync_V_read)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.97ns)   --->   "%and_ln30 = and i1 %icmp_ln30, %xor_ln30" [OV7670_INTERFACE/ov7670_interface.cpp:30]   --->   Operation 32 'and' 'and_ln30' <Predicate = (!first_load) | (vsync_V_read)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %and_ln30, label %3, label %9" [OV7670_INTERFACE/ov7670_interface.cpp:30]   --->   Operation 33 'br' <Predicate = (!first_load) | (vsync_V_read)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.47ns)   --->   "%icmp_ln49 = icmp eq i32 %count_lines_load, 480" [OV7670_INTERFACE/ov7670_interface.cpp:49]   --->   Operation 34 'icmp' 'icmp_ln49' <Predicate = (!first_load & !and_ln30) | (vsync_V_read & !and_ln30)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.97ns)   --->   "%and_ln49 = and i1 %icmp_ln49, %xor_ln30" [OV7670_INTERFACE/ov7670_interface.cpp:49]   --->   Operation 35 'and' 'and_ln49' <Predicate = (!first_load & !and_ln30) | (vsync_V_read & !and_ln30)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %frame_valid_V, i1 false)" [OV7670_INTERFACE/ov7670_interface.cpp:49]   --->   Operation 36 'write' <Predicate = (!first_load & !and_ln30) | (vsync_V_read & !and_ln30)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %and_ln49, label %11, label %10" [OV7670_INTERFACE/ov7670_interface.cpp:49]   --->   Operation 37 'br' <Predicate = (!first_load & !and_ln30) | (vsync_V_read & !and_ln30)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.76ns)   --->   "store i32 0, i32* @count_lines, align 4" [OV7670_INTERFACE/ov7670_interface.cpp:53]   --->   Operation 38 'store' <Predicate = (!first_load & !and_ln30 & !and_ln49) | (vsync_V_read & !and_ln30 & !and_ln49)> <Delay = 1.76>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "br label %11"   --->   Operation 39 'br' <Predicate = (!first_load & !and_ln30 & !and_ln49) | (vsync_V_read & !and_ln30 & !and_ln49)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "br label %12"   --->   Operation 40 'br' <Predicate = (!first_load & !and_ln30) | (vsync_V_read & !and_ln30)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %frame_valid_V, i1 true)" [OV7670_INTERFACE/ov7670_interface.cpp:33]   --->   Operation 41 'write' <Predicate = (!first_load & and_ln30) | (vsync_V_read & and_ln30)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%count_readings_load = load i32* @count_readings, align 4" [OV7670_INTERFACE/ov7670_interface.cpp:38]   --->   Operation 42 'load' 'count_readings_load' <Predicate = (!first_load & and_ln30) | (vsync_V_read & and_ln30)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %href_V_read, label %4, label %5" [OV7670_INTERFACE/ov7670_interface.cpp:34]   --->   Operation 43 'br' <Predicate = (!first_load & and_ln30) | (vsync_V_read & and_ln30)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (2.47ns)   --->   "%icmp_ln40 = icmp eq i32 %count_readings_load, 1280" [OV7670_INTERFACE/ov7670_interface.cpp:40]   --->   Operation 44 'icmp' 'icmp_ln40' <Predicate = (!first_load & and_ln30 & !href_V_read) | (vsync_V_read & and_ln30 & !href_V_read)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %line_valid_V, i1 false)" [OV7670_INTERFACE/ov7670_interface.cpp:42]   --->   Operation 45 'write' <Predicate = (!first_load & and_ln30 & !href_V_read) | (vsync_V_read & and_ln30 & !href_V_read)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln40, label %6, label %7" [OV7670_INTERFACE/ov7670_interface.cpp:40]   --->   Operation 46 'br' <Predicate = (!first_load & and_ln30 & !href_V_read) | (vsync_V_read & and_ln30 & !href_V_read)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.76ns)   --->   "store i32 0, i32* @count_readings, align 4" [OV7670_INTERFACE/ov7670_interface.cpp:43]   --->   Operation 47 'store' <Predicate = (!first_load & and_ln30 & !href_V_read & icmp_ln40) | (vsync_V_read & and_ln30 & !href_V_read & icmp_ln40)> <Delay = 1.76>
ST_1 : Operation 48 [1/1] (2.55ns)   --->   "%add_ln44 = add i32 %count_lines_load, 1" [OV7670_INTERFACE/ov7670_interface.cpp:44]   --->   Operation 48 'add' 'add_ln44' <Predicate = (!first_load & and_ln30 & !href_V_read & icmp_ln40) | (vsync_V_read & and_ln30 & !href_V_read & icmp_ln40)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.76ns)   --->   "store i32 %add_ln44, i32* @count_lines, align 4" [OV7670_INTERFACE/ov7670_interface.cpp:44]   --->   Operation 49 'store' <Predicate = (!first_load & and_ln30 & !href_V_read & icmp_ln40) | (vsync_V_read & and_ln30 & !href_V_read & icmp_ln40)> <Delay = 1.76>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "br label %7" [OV7670_INTERFACE/ov7670_interface.cpp:45]   --->   Operation 50 'br' <Predicate = (!first_load & and_ln30 & !href_V_read & icmp_ln40) | (vsync_V_read & and_ln30 & !href_V_read & icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 51 'br' <Predicate = (!first_load & and_ln30 & !href_V_read) | (vsync_V_read & and_ln30 & !href_V_read)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i8P(i8* %data_out_V, i8 %data_in_V_read)" [OV7670_INTERFACE/ov7670_interface.cpp:36]   --->   Operation 52 'write' <Predicate = (!first_load & and_ln30 & href_V_read) | (vsync_V_read & and_ln30 & href_V_read)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %line_valid_V, i1 true)" [OV7670_INTERFACE/ov7670_interface.cpp:37]   --->   Operation 53 'write' <Predicate = (!first_load & and_ln30 & href_V_read) | (vsync_V_read & and_ln30 & href_V_read)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (2.55ns)   --->   "%add_ln38 = add i32 %count_readings_load, 1" [OV7670_INTERFACE/ov7670_interface.cpp:38]   --->   Operation 54 'add' 'add_ln38' <Predicate = (!first_load & and_ln30 & href_V_read) | (vsync_V_read & and_ln30 & href_V_read)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.76ns)   --->   "store i32 %add_ln38, i32* @count_readings, align 4" [OV7670_INTERFACE/ov7670_interface.cpp:38]   --->   Operation 55 'store' <Predicate = (!first_load & and_ln30 & href_V_read) | (vsync_V_read & and_ln30 & href_V_read)> <Delay = 1.76>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "br label %8" [OV7670_INTERFACE/ov7670_interface.cpp:39]   --->   Operation 56 'br' <Predicate = (!first_load & and_ln30 & href_V_read) | (vsync_V_read & and_ln30 & href_V_read)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "br label %12" [OV7670_INTERFACE/ov7670_interface.cpp:48]   --->   Operation 57 'br' <Predicate = (!first_load & and_ln30) | (vsync_V_read & and_ln30)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "br label %13" [OV7670_INTERFACE/ov7670_interface.cpp:56]   --->   Operation 58 'br' <Predicate = (!first_load) | (vsync_V_read)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "ret void" [OV7670_INTERFACE/ov7670_interface.cpp:57]   --->   Operation 59 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.32ns
The critical path consists of the following:
	'load' operation ('count_lines_load', OV7670_INTERFACE/ov7670_interface.cpp:30) on static variable 'count_lines' [41]  (0 ns)
	'add' operation ('add_ln44', OV7670_INTERFACE/ov7670_interface.cpp:44) [65]  (2.55 ns)
	'store' operation ('store_ln44', OV7670_INTERFACE/ov7670_interface.cpp:44) of variable 'add_ln44', OV7670_INTERFACE/ov7670_interface.cpp:44 on static variable 'count_lines' [66]  (1.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
