{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 31 19:46:40 2014 " "Info: Processing started: Fri Jan 31 19:46:40 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off arinc_429_tx -c arinc_429_tx --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off arinc_429_tx -c arinc_429_tx --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk register A429_ctrl_ff\[3\] register scfifo:ARINC_429_wr_fifo\|scfifo_1i81:auto_generated\|a_dpfifo_k981:dpfifo\|empty_dff 4.202 ns " "Info: Slack time is 4.202 ns for clock \"clk\" between source register \"A429_ctrl_ff\[3\]\" and destination register \"scfifo:ARINC_429_wr_fifo\|scfifo_1i81:auto_generated\|a_dpfifo_k981:dpfifo\|empty_dff\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "172.47 MHz 5.798 ns " "Info: Fmax is 172.47 MHz (period= 5.798 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.749 ns + Largest register register " "Info: + Largest register to register requirement is 9.749 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns + Largest " "Info: + Largest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.043 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.043 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns clk~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'clk~input'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { clk clk~input } "NODE_NAME" } } { "arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.185 ns) + CELL(0.000 ns) 1.109 ns clk~inputclkctrl 3 COMB CLKCTRL_G4 330 " "Info: 3: + IC(0.185 ns) + CELL(0.000 ns) = 1.109 ns; Loc. = CLKCTRL_G4; Fanout = 330; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.185 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.690 ns) 3.043 ns scfifo:ARINC_429_wr_fifo\|scfifo_1i81:auto_generated\|a_dpfifo_k981:dpfifo\|empty_dff 4 REG FF_X26_Y14_N19 13 " "Info: 4: + IC(1.244 ns) + CELL(0.690 ns) = 3.043 ns; Loc. = FF_X26_Y14_N19; Fanout = 13; REG Node = 'scfifo:ARINC_429_wr_fifo\|scfifo_1i81:auto_generated\|a_dpfifo_k981:dpfifo\|empty_dff'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.934 ns" { clk~inputclkctrl scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_k981.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/db/a_dpfifo_k981.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.614 ns ( 53.04 % ) " "Info: Total cell delay = 1.614 ns ( 53.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.429 ns ( 46.96 % ) " "Info: Total interconnect delay = 1.429 ns ( 46.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.043 ns" { clk clk~input clk~inputclkctrl scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|empty_dff } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.043 ns" { clk clk~input clk~inputclkctrl scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|empty_dff } { 0.000ns 0.000ns 0.185ns 1.244ns } { 0.000ns 0.924ns 0.000ns 0.690ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.041 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.041 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns clk~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'clk~input'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { clk clk~input } "NODE_NAME" } } { "arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.185 ns) + CELL(0.000 ns) 1.109 ns clk~inputclkctrl 3 COMB CLKCTRL_G4 330 " "Info: 3: + IC(0.185 ns) + CELL(0.000 ns) = 1.109 ns; Loc. = CLKCTRL_G4; Fanout = 330; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.185 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.690 ns) 3.041 ns A429_ctrl_ff\[3\] 4 REG FF_X26_Y13_N9 46 " "Info: 4: + IC(1.242 ns) + CELL(0.690 ns) = 3.041 ns; Loc. = FF_X26_Y13_N9; Fanout = 46; REG Node = 'A429_ctrl_ff\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { clk~inputclkctrl A429_ctrl_ff[3] } "NODE_NAME" } } { "arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.614 ns ( 53.07 % ) " "Info: Total cell delay = 1.614 ns ( 53.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.427 ns ( 46.93 % ) " "Info: Total interconnect delay = 1.427 ns ( 46.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.041 ns" { clk clk~input clk~inputclkctrl A429_ctrl_ff[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.041 ns" { clk clk~input clk~inputclkctrl A429_ctrl_ff[3] } { 0.000ns 0.000ns 0.185ns 1.242ns } { 0.000ns 0.924ns 0.000ns 0.690ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.043 ns" { clk clk~input clk~inputclkctrl scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|empty_dff } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.043 ns" { clk clk~input clk~inputclkctrl scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|empty_dff } { 0.000ns 0.000ns 0.185ns 1.244ns } { 0.000ns 0.924ns 0.000ns 0.690ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.041 ns" { clk clk~input clk~inputclkctrl A429_ctrl_ff[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.041 ns" { clk clk~input clk~inputclkctrl A429_ctrl_ff[3] } { 0.000ns 0.000ns 0.185ns 1.242ns } { 0.000ns 0.924ns 0.000ns 0.690ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.279 ns - " "Info: - Micro clock to output delay of source is 0.279 ns" {  } { { "arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 217 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.026 ns - " "Info: - Micro setup delay of destination is -0.026 ns" {  } { { "db/a_dpfifo_k981.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/db/a_dpfifo_k981.tdf" 44 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.043 ns" { clk clk~input clk~inputclkctrl scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|empty_dff } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.043 ns" { clk clk~input clk~inputclkctrl scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|empty_dff } { 0.000ns 0.000ns 0.185ns 1.244ns } { 0.000ns 0.924ns 0.000ns 0.690ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.041 ns" { clk clk~input clk~inputclkctrl A429_ctrl_ff[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.041 ns" { clk clk~input clk~inputclkctrl A429_ctrl_ff[3] } { 0.000ns 0.000ns 0.185ns 1.242ns } { 0.000ns 0.924ns 0.000ns 0.690ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.547 ns - Longest register register " "Info: - Longest register to register delay is 5.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns A429_ctrl_ff\[3\] 1 REG FF_X26_Y13_N9 46 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X26_Y13_N9; Fanout = 46; REG Node = 'A429_ctrl_ff\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { A429_ctrl_ff[3] } "NODE_NAME" } } { "arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.234 ns) + CELL(0.496 ns) 2.730 ns scfifo:ARINC_429_wr_fifo\|scfifo_1i81:auto_generated\|a_dpfifo_k981:dpfifo\|usedw_will_be_2~300 2 COMB LCCOMB_X25_Y13_N14 1 " "Info: 2: + IC(2.234 ns) + CELL(0.496 ns) = 2.730 ns; Loc. = LCCOMB_X25_Y13_N14; Fanout = 1; COMB Node = 'scfifo:ARINC_429_wr_fifo\|scfifo_1i81:auto_generated\|a_dpfifo_k981:dpfifo\|usedw_will_be_2~300'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { A429_ctrl_ff[3] scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|usedw_will_be_2~300 } "NODE_NAME" } } { "db/a_dpfifo_k981.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/db/a_dpfifo_k981.tdf" 74 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.128 ns) + CELL(0.180 ns) 4.038 ns scfifo:ARINC_429_wr_fifo\|scfifo_1i81:auto_generated\|a_dpfifo_k981:dpfifo\|usedw_will_be_2~303 3 COMB LCCOMB_X26_Y14_N20 1 " "Info: 3: + IC(1.128 ns) + CELL(0.180 ns) = 4.038 ns; Loc. = LCCOMB_X26_Y14_N20; Fanout = 1; COMB Node = 'scfifo:ARINC_429_wr_fifo\|scfifo_1i81:auto_generated\|a_dpfifo_k981:dpfifo\|usedw_will_be_2~303'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|usedw_will_be_2~300 scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|usedw_will_be_2~303 } "NODE_NAME" } } { "db/a_dpfifo_k981.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/db/a_dpfifo_k981.tdf" 74 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.180 ns) 4.498 ns scfifo:ARINC_429_wr_fifo\|scfifo_1i81:auto_generated\|a_dpfifo_k981:dpfifo\|usedw_will_be_2~305 4 COMB LCCOMB_X26_Y14_N24 2 " "Info: 4: + IC(0.280 ns) + CELL(0.180 ns) = 4.498 ns; Loc. = LCCOMB_X26_Y14_N24; Fanout = 2; COMB Node = 'scfifo:ARINC_429_wr_fifo\|scfifo_1i81:auto_generated\|a_dpfifo_k981:dpfifo\|usedw_will_be_2~305'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.460 ns" { scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|usedw_will_be_2~303 scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|usedw_will_be_2~305 } "NODE_NAME" } } { "db/a_dpfifo_k981.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/db/a_dpfifo_k981.tdf" 74 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.180 ns) 4.962 ns scfifo:ARINC_429_wr_fifo\|scfifo_1i81:auto_generated\|a_dpfifo_k981:dpfifo\|empty_dff~151 5 COMB LCCOMB_X26_Y14_N16 1 " "Info: 5: + IC(0.284 ns) + CELL(0.180 ns) = 4.962 ns; Loc. = LCCOMB_X26_Y14_N16; Fanout = 1; COMB Node = 'scfifo:ARINC_429_wr_fifo\|scfifo_1i81:auto_generated\|a_dpfifo_k981:dpfifo\|empty_dff~151'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.464 ns" { scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|usedw_will_be_2~305 scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|empty_dff~151 } "NODE_NAME" } } { "db/a_dpfifo_k981.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/db/a_dpfifo_k981.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.180 ns) 5.427 ns scfifo:ARINC_429_wr_fifo\|scfifo_1i81:auto_generated\|a_dpfifo_k981:dpfifo\|empty_dff~152 6 COMB LCCOMB_X26_Y14_N18 1 " "Info: 6: + IC(0.285 ns) + CELL(0.180 ns) = 5.427 ns; Loc. = LCCOMB_X26_Y14_N18; Fanout = 1; COMB Node = 'scfifo:ARINC_429_wr_fifo\|scfifo_1i81:auto_generated\|a_dpfifo_k981:dpfifo\|empty_dff~152'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|empty_dff~151 scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|empty_dff~152 } "NODE_NAME" } } { "db/a_dpfifo_k981.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/db/a_dpfifo_k981.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.120 ns) 5.547 ns scfifo:ARINC_429_wr_fifo\|scfifo_1i81:auto_generated\|a_dpfifo_k981:dpfifo\|empty_dff 7 REG FF_X26_Y14_N19 13 " "Info: 7: + IC(0.000 ns) + CELL(0.120 ns) = 5.547 ns; Loc. = FF_X26_Y14_N19; Fanout = 13; REG Node = 'scfifo:ARINC_429_wr_fifo\|scfifo_1i81:auto_generated\|a_dpfifo_k981:dpfifo\|empty_dff'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.120 ns" { scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|empty_dff~152 scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_k981.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/db/a_dpfifo_k981.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.336 ns ( 24.09 % ) " "Info: Total cell delay = 1.336 ns ( 24.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.211 ns ( 75.91 % ) " "Info: Total interconnect delay = 4.211 ns ( 75.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.547 ns" { A429_ctrl_ff[3] scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|usedw_will_be_2~300 scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|usedw_will_be_2~303 scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|usedw_will_be_2~305 scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|empty_dff~151 scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|empty_dff~152 scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|empty_dff } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.547 ns" { A429_ctrl_ff[3] scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|usedw_will_be_2~300 scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|usedw_will_be_2~303 scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|usedw_will_be_2~305 scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|empty_dff~151 scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|empty_dff~152 scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|empty_dff } { 0.000ns 2.234ns 1.128ns 0.280ns 0.284ns 0.285ns 0.000ns } { 0.000ns 0.496ns 0.180ns 0.180ns 0.180ns 0.180ns 0.120ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.043 ns" { clk clk~input clk~inputclkctrl scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|empty_dff } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.043 ns" { clk clk~input clk~inputclkctrl scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|empty_dff } { 0.000ns 0.000ns 0.185ns 1.244ns } { 0.000ns 0.924ns 0.000ns 0.690ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.041 ns" { clk clk~input clk~inputclkctrl A429_ctrl_ff[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.041 ns" { clk clk~input clk~inputclkctrl A429_ctrl_ff[3] } { 0.000ns 0.000ns 0.185ns 1.242ns } { 0.000ns 0.924ns 0.000ns 0.690ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.547 ns" { A429_ctrl_ff[3] scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|usedw_will_be_2~300 scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|usedw_will_be_2~303 scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|usedw_will_be_2~305 scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|empty_dff~151 scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|empty_dff~152 scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|empty_dff } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.547 ns" { A429_ctrl_ff[3] scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|usedw_will_be_2~300 scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|usedw_will_be_2~303 scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|usedw_will_be_2~305 scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|empty_dff~151 scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|empty_dff~152 scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|empty_dff } { 0.000ns 2.234ns 1.128ns 0.280ns 0.284ns 0.285ns 0.000ns } { 0.000ns 0.496ns 0.180ns 0.180ns 0.180ns 0.180ns 0.120ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk register scfifo:ARINC_429_wr_fifo\|scfifo_1i81:auto_generated\|a_dpfifo_k981:dpfifo\|cntr_qmb:wr_ptr\|counter_reg_bit\[0\] memory scfifo:ARINC_429_wr_fifo\|scfifo_1i81:auto_generated\|a_dpfifo_k981:dpfifo\|altsyncram_rsf1:FIFOram\|ram_block1a0~porta_address_reg0 603 ps " "Info: Minimum slack time is 603 ps for clock \"clk\" between source register \"scfifo:ARINC_429_wr_fifo\|scfifo_1i81:auto_generated\|a_dpfifo_k981:dpfifo\|cntr_qmb:wr_ptr\|counter_reg_bit\[0\]\" and destination memory \"scfifo:ARINC_429_wr_fifo\|scfifo_1i81:auto_generated\|a_dpfifo_k981:dpfifo\|altsyncram_rsf1:FIFOram\|ram_block1a0~porta_address_reg0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.011 ns + Shortest register memory " "Info: + Shortest register to memory delay is 1.011 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scfifo:ARINC_429_wr_fifo\|scfifo_1i81:auto_generated\|a_dpfifo_k981:dpfifo\|cntr_qmb:wr_ptr\|counter_reg_bit\[0\] 1 REG FF_X19_Y13_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X19_Y13_N3; Fanout = 3; REG Node = 'scfifo:ARINC_429_wr_fifo\|scfifo_1i81:auto_generated\|a_dpfifo_k981:dpfifo\|cntr_qmb:wr_ptr\|counter_reg_bit\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_qmb.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/db/cntr_qmb.tdf" 74 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.087 ns) 1.011 ns scfifo:ARINC_429_wr_fifo\|scfifo_1i81:auto_generated\|a_dpfifo_k981:dpfifo\|altsyncram_rsf1:FIFOram\|ram_block1a0~porta_address_reg0 2 MEM M9K_X22_Y13_N0 0 " "Info: 2: + IC(0.924 ns) + CELL(0.087 ns) = 1.011 ns; Loc. = M9K_X22_Y13_N0; Fanout = 0; MEM Node = 'scfifo:ARINC_429_wr_fifo\|scfifo_1i81:auto_generated\|a_dpfifo_k981:dpfifo\|altsyncram_rsf1:FIFOram\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0] scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_rsf1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/db/altsyncram_rsf1.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.087 ns ( 8.61 % ) " "Info: Total cell delay = 0.087 ns ( 8.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.924 ns ( 91.39 % ) " "Info: Total interconnect delay = 0.924 ns ( 91.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0] scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.011 ns" { scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0] scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_address_reg0 } { 0.000ns 0.924ns } { 0.000ns 0.087ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.408 ns - Smallest register memory " "Info: - Smallest register to memory requirement is 0.408 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.431 ns + Smallest " "Info: + Smallest clock skew is 0.431 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.469 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 3.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns clk~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'clk~input'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { clk clk~input } "NODE_NAME" } } { "arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.185 ns) + CELL(0.000 ns) 1.109 ns clk~inputclkctrl 3 COMB CLKCTRL_G4 330 " "Info: 3: + IC(0.185 ns) + CELL(0.000 ns) = 1.109 ns; Loc. = CLKCTRL_G4; Fanout = 330; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.185 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(1.118 ns) 3.469 ns scfifo:ARINC_429_wr_fifo\|scfifo_1i81:auto_generated\|a_dpfifo_k981:dpfifo\|altsyncram_rsf1:FIFOram\|ram_block1a0~porta_address_reg0 4 MEM M9K_X22_Y13_N0 0 " "Info: 4: + IC(1.242 ns) + CELL(1.118 ns) = 3.469 ns; Loc. = M9K_X22_Y13_N0; Fanout = 0; MEM Node = 'scfifo:ARINC_429_wr_fifo\|scfifo_1i81:auto_generated\|a_dpfifo_k981:dpfifo\|altsyncram_rsf1:FIFOram\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.360 ns" { clk~inputclkctrl scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_rsf1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/db/altsyncram_rsf1.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.042 ns ( 58.86 % ) " "Info: Total cell delay = 2.042 ns ( 58.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.427 ns ( 41.14 % ) " "Info: Total interconnect delay = 1.427 ns ( 41.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.469 ns" { clk clk~input clk~inputclkctrl scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.469 ns" { clk clk~input clk~inputclkctrl scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.185ns 1.242ns } { 0.000ns 0.924ns 0.000ns 1.118ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.038 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.038 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns clk~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'clk~input'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { clk clk~input } "NODE_NAME" } } { "arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.185 ns) + CELL(0.000 ns) 1.109 ns clk~inputclkctrl 3 COMB CLKCTRL_G4 330 " "Info: 3: + IC(0.185 ns) + CELL(0.000 ns) = 1.109 ns; Loc. = CLKCTRL_G4; Fanout = 330; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.185 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.690 ns) 3.038 ns scfifo:ARINC_429_wr_fifo\|scfifo_1i81:auto_generated\|a_dpfifo_k981:dpfifo\|cntr_qmb:wr_ptr\|counter_reg_bit\[0\] 4 REG FF_X19_Y13_N3 3 " "Info: 4: + IC(1.239 ns) + CELL(0.690 ns) = 3.038 ns; Loc. = FF_X19_Y13_N3; Fanout = 3; REG Node = 'scfifo:ARINC_429_wr_fifo\|scfifo_1i81:auto_generated\|a_dpfifo_k981:dpfifo\|cntr_qmb:wr_ptr\|counter_reg_bit\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.929 ns" { clk~inputclkctrl scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_qmb.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/db/cntr_qmb.tdf" 74 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.614 ns ( 53.13 % ) " "Info: Total cell delay = 1.614 ns ( 53.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.424 ns ( 46.87 % ) " "Info: Total interconnect delay = 1.424 ns ( 46.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.038 ns" { clk clk~input clk~inputclkctrl scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.038 ns" { clk clk~input clk~inputclkctrl scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0] } { 0.000ns 0.000ns 0.185ns 1.239ns } { 0.000ns 0.924ns 0.000ns 0.690ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.469 ns" { clk clk~input clk~inputclkctrl scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.469 ns" { clk clk~input clk~inputclkctrl scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.185ns 1.242ns } { 0.000ns 0.924ns 0.000ns 1.118ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.038 ns" { clk clk~input clk~inputclkctrl scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.038 ns" { clk clk~input clk~inputclkctrl scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0] } { 0.000ns 0.000ns 0.185ns 1.239ns } { 0.000ns 0.924ns 0.000ns 0.690ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.279 ns - " "Info: - Micro clock to output delay of source is 0.279 ns" {  } { { "db/cntr_qmb.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/db/cntr_qmb.tdf" 74 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.256 ns + " "Info: + Micro hold delay of destination is 0.256 ns" {  } { { "db/altsyncram_rsf1.tdf" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/db/altsyncram_rsf1.tdf" 48 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.469 ns" { clk clk~input clk~inputclkctrl scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.469 ns" { clk clk~input clk~inputclkctrl scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.185ns 1.242ns } { 0.000ns 0.924ns 0.000ns 1.118ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.038 ns" { clk clk~input clk~inputclkctrl scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.038 ns" { clk clk~input clk~inputclkctrl scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0] } { 0.000ns 0.000ns 0.185ns 1.239ns } { 0.000ns 0.924ns 0.000ns 0.690ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0] scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.011 ns" { scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0] scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_address_reg0 } { 0.000ns 0.924ns } { 0.000ns 0.087ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.469 ns" { clk clk~input clk~inputclkctrl scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.469 ns" { clk clk~input clk~inputclkctrl scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|altsyncram_rsf1:FIFOram|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.185ns 1.242ns } { 0.000ns 0.924ns 0.000ns 1.118ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.038 ns" { clk clk~input clk~inputclkctrl scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.038 ns" { clk clk~input clk~inputclkctrl scfifo:ARINC_429_wr_fifo|scfifo_1i81:auto_generated|a_dpfifo_k981:dpfifo|cntr_qmb:wr_ptr|counter_reg_bit[0] } { 0.000ns 0.000ns 0.185ns 1.239ns } { 0.000ns 0.924ns 0.000ns 0.690ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "A429_ctrl_ff\[62\] wren_1 clk 5.292 ns register " "Info: tsu for register \"A429_ctrl_ff\[62\]\" (data pin = \"wren_1\", clock pin = \"clk\") is 5.292 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.361 ns + Longest pin register " "Info: + Longest pin to register delay is 8.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wren_1 1 PIN PIN_P10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_P10; Fanout = 1; PIN Node = 'wren_1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { wren_1 } "NODE_NAME" } } { "arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.921 ns) 0.921 ns wren_1~input 2 COMB IOIBUF_X34_Y0_N1 4 " "Info: 2: + IC(0.000 ns) + CELL(0.921 ns) = 0.921 ns; Loc. = IOIBUF_X34_Y0_N1; Fanout = 4; COMB Node = 'wren_1~input'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { wren_1 wren_1~input } "NODE_NAME" } } { "arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.295 ns) + CELL(0.333 ns) 5.549 ns A429_ctrl_ff\[56\]~1390 3 COMB LCCOMB_X32_Y13_N16 8 " "Info: 3: + IC(4.295 ns) + CELL(0.333 ns) = 5.549 ns; Loc. = LCCOMB_X32_Y13_N16; Fanout = 8; COMB Node = 'A429_ctrl_ff\[56\]~1390'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.628 ns" { wren_1~input A429_ctrl_ff[56]~1390 } "NODE_NAME" } } { "arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.003 ns) + CELL(0.809 ns) 8.361 ns A429_ctrl_ff\[62\] 4 REG FF_X23_Y14_N1 2 " "Info: 4: + IC(2.003 ns) + CELL(0.809 ns) = 8.361 ns; Loc. = FF_X23_Y14_N1; Fanout = 2; REG Node = 'A429_ctrl_ff\[62\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { A429_ctrl_ff[56]~1390 A429_ctrl_ff[62] } "NODE_NAME" } } { "arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.063 ns ( 24.67 % ) " "Info: Total cell delay = 2.063 ns ( 24.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.298 ns ( 75.33 % ) " "Info: Total interconnect delay = 6.298 ns ( 75.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.361 ns" { wren_1 wren_1~input A429_ctrl_ff[56]~1390 A429_ctrl_ff[62] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.361 ns" { wren_1 wren_1~input A429_ctrl_ff[56]~1390 A429_ctrl_ff[62] } { 0.000ns 0.000ns 4.295ns 2.003ns } { 0.000ns 0.921ns 0.333ns 0.809ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.026 ns + " "Info: + Micro setup delay of destination is -0.026 ns" {  } { { "arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 217 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.043 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.043 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns clk~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'clk~input'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { clk clk~input } "NODE_NAME" } } { "arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.185 ns) + CELL(0.000 ns) 1.109 ns clk~inputclkctrl 3 COMB CLKCTRL_G4 330 " "Info: 3: + IC(0.185 ns) + CELL(0.000 ns) = 1.109 ns; Loc. = CLKCTRL_G4; Fanout = 330; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.185 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.690 ns) 3.043 ns A429_ctrl_ff\[62\] 4 REG FF_X23_Y14_N1 2 " "Info: 4: + IC(1.244 ns) + CELL(0.690 ns) = 3.043 ns; Loc. = FF_X23_Y14_N1; Fanout = 2; REG Node = 'A429_ctrl_ff\[62\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.934 ns" { clk~inputclkctrl A429_ctrl_ff[62] } "NODE_NAME" } } { "arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.614 ns ( 53.04 % ) " "Info: Total cell delay = 1.614 ns ( 53.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.429 ns ( 46.96 % ) " "Info: Total interconnect delay = 1.429 ns ( 46.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.043 ns" { clk clk~input clk~inputclkctrl A429_ctrl_ff[62] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.043 ns" { clk clk~input clk~inputclkctrl A429_ctrl_ff[62] } { 0.000ns 0.000ns 0.185ns 1.244ns } { 0.000ns 0.924ns 0.000ns 0.690ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.361 ns" { wren_1 wren_1~input A429_ctrl_ff[56]~1390 A429_ctrl_ff[62] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.361 ns" { wren_1 wren_1~input A429_ctrl_ff[56]~1390 A429_ctrl_ff[62] } { 0.000ns 0.000ns 4.295ns 2.003ns } { 0.000ns 0.921ns 0.333ns 0.809ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.043 ns" { clk clk~input clk~inputclkctrl A429_ctrl_ff[62] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.043 ns" { clk clk~input clk~inputclkctrl A429_ctrl_ff[62] } { 0.000ns 0.000ns 0.185ns 1.244ns } { 0.000ns 0.924ns 0.000ns 0.690ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk txd_1 s_txd_1_reg 7.999 ns register " "Info: tco from clock \"clk\" to destination pin \"txd_1\" through register \"s_txd_1_reg\" is 7.999 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.041 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.041 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns clk~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'clk~input'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { clk clk~input } "NODE_NAME" } } { "arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.185 ns) + CELL(0.000 ns) 1.109 ns clk~inputclkctrl 3 COMB CLKCTRL_G4 330 " "Info: 3: + IC(0.185 ns) + CELL(0.000 ns) = 1.109 ns; Loc. = CLKCTRL_G4; Fanout = 330; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.185 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.690 ns) 3.041 ns s_txd_1_reg 4 REG FF_X20_Y14_N15 1 " "Info: 4: + IC(1.242 ns) + CELL(0.690 ns) = 3.041 ns; Loc. = FF_X20_Y14_N15; Fanout = 1; REG Node = 's_txd_1_reg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { clk~inputclkctrl s_txd_1_reg } "NODE_NAME" } } { "arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 408 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.614 ns ( 53.07 % ) " "Info: Total cell delay = 1.614 ns ( 53.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.427 ns ( 46.93 % ) " "Info: Total interconnect delay = 1.427 ns ( 46.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.041 ns" { clk clk~input clk~inputclkctrl s_txd_1_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.041 ns" { clk clk~input clk~inputclkctrl s_txd_1_reg } { 0.000ns 0.000ns 0.185ns 1.242ns } { 0.000ns 0.924ns 0.000ns 0.690ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.279 ns + " "Info: + Micro clock to output delay of source is 0.279 ns" {  } { { "arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 408 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.679 ns + Longest register pin " "Info: + Longest register to pin delay is 4.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns s_txd_1_reg 1 REG FF_X20_Y14_N15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X20_Y14_N15; Fanout = 1; REG Node = 's_txd_1_reg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { s_txd_1_reg } "NODE_NAME" } } { "arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 408 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.078 ns) + CELL(2.601 ns) 4.679 ns txd_1~output 2 COMB IOOBUF_X18_Y0_N2 1 " "Info: 2: + IC(2.078 ns) + CELL(2.601 ns) = 4.679 ns; Loc. = IOOBUF_X18_Y0_N2; Fanout = 1; COMB Node = 'txd_1~output'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.679 ns" { s_txd_1_reg txd_1~output } "NODE_NAME" } } { "arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 4.679 ns txd_1 3 PIN PIN_U6 0 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 4.679 ns; Loc. = PIN_U6; Fanout = 0; PIN Node = 'txd_1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { txd_1~output txd_1 } "NODE_NAME" } } { "arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.601 ns ( 55.59 % ) " "Info: Total cell delay = 2.601 ns ( 55.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.078 ns ( 44.41 % ) " "Info: Total interconnect delay = 2.078 ns ( 44.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.679 ns" { s_txd_1_reg txd_1~output txd_1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.679 ns" { s_txd_1_reg txd_1~output txd_1 } { 0.000ns 2.078ns 0.000ns } { 0.000ns 2.601ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.041 ns" { clk clk~input clk~inputclkctrl s_txd_1_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.041 ns" { clk clk~input clk~inputclkctrl s_txd_1_reg } { 0.000ns 0.000ns 0.185ns 1.242ns } { 0.000ns 0.924ns 0.000ns 0.690ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.679 ns" { s_txd_1_reg txd_1~output txd_1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.679 ns" { s_txd_1_reg txd_1~output txd_1 } { 0.000ns 2.078ns 0.000ns } { 0.000ns 2.601ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "fifo_data\[16\] wr_data_0\[16\] clk 2.514 ns register " "Info: th for register \"fifo_data\[16\]\" (data pin = \"wr_data_0\[16\]\", clock pin = \"clk\") is 2.514 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.041 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.041 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns clk~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'clk~input'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { clk clk~input } "NODE_NAME" } } { "arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.185 ns) + CELL(0.000 ns) 1.109 ns clk~inputclkctrl 3 COMB CLKCTRL_G4 330 " "Info: 3: + IC(0.185 ns) + CELL(0.000 ns) = 1.109 ns; Loc. = CLKCTRL_G4; Fanout = 330; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.185 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.690 ns) 3.041 ns fifo_data\[16\] 4 REG FF_X25_Y13_N21 2 " "Info: 4: + IC(1.242 ns) + CELL(0.690 ns) = 3.041 ns; Loc. = FF_X25_Y13_N21; Fanout = 2; REG Node = 'fifo_data\[16\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { clk~inputclkctrl fifo_data[16] } "NODE_NAME" } } { "arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 335 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.614 ns ( 53.07 % ) " "Info: Total cell delay = 1.614 ns ( 53.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.427 ns ( 46.93 % ) " "Info: Total interconnect delay = 1.427 ns ( 46.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.041 ns" { clk clk~input clk~inputclkctrl fifo_data[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.041 ns" { clk clk~input clk~inputclkctrl fifo_data[16] } { 0.000ns 0.000ns 0.185ns 1.242ns } { 0.000ns 0.924ns 0.000ns 0.690ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.228 ns + " "Info: + Micro hold delay of destination is 0.228 ns" {  } { { "arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 335 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.755 ns - Shortest pin register " "Info: - Shortest pin to register delay is 0.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wr_data_0\[16\] 1 PIN LCCOMB_X25_Y12_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y12_N0; Fanout = 1; PIN Node = 'wr_data_0\[16\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr_data_0[16] } "NODE_NAME" } } { "arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.180 ns) 0.635 ns fifo_data~1660 2 COMB LCCOMB_X25_Y13_N20 1 " "Info: 2: + IC(0.455 ns) + CELL(0.180 ns) = 0.635 ns; Loc. = LCCOMB_X25_Y13_N20; Fanout = 1; COMB Node = 'fifo_data~1660'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { wr_data_0[16] fifo_data~1660 } "NODE_NAME" } } { "arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.120 ns) 0.755 ns fifo_data\[16\] 3 REG FF_X25_Y13_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.120 ns) = 0.755 ns; Loc. = FF_X25_Y13_N21; Fanout = 2; REG Node = 'fifo_data\[16\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.120 ns" { fifo_data~1660 fifo_data[16] } "NODE_NAME" } } { "arinc_429_tx.vhd" "" { Text "D:/_WORK_/SKIT/REPOS/AVIONICS/mavim3_fpga_project/INCLUDE/ARINC_429_TX/arinc_429_tx.vhd" 335 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.300 ns ( 39.74 % ) " "Info: Total cell delay = 0.300 ns ( 39.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.455 ns ( 60.26 % ) " "Info: Total interconnect delay = 0.455 ns ( 60.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { wr_data_0[16] fifo_data~1660 fifo_data[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.755 ns" { wr_data_0[16] fifo_data~1660 fifo_data[16] } { 0.000ns 0.455ns 0.000ns } { 0.000ns 0.180ns 0.120ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.041 ns" { clk clk~input clk~inputclkctrl fifo_data[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.041 ns" { clk clk~input clk~inputclkctrl fifo_data[16] } { 0.000ns 0.000ns 0.185ns 1.242ns } { 0.000ns 0.924ns 0.000ns 0.690ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { wr_data_0[16] fifo_data~1660 fifo_data[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.755 ns" { wr_data_0[16] fifo_data~1660 fifo_data[16] } { 0.000ns 0.455ns 0.000ns } { 0.000ns 0.180ns 0.120ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Allocated 165 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 31 19:46:41 2014 " "Info: Processing ended: Fri Jan 31 19:46:41 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
