<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" >

<title>FPGA | WuWanQiang&#39;s Blog</title>
<meta name="description" content="记录，但不限于生活、心情、学习。始于2018年9月18日。">

<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1, user-scalable=no">

<link rel="shortcut icon" href="https://m.ruifree.top/favicon.ico">
<link rel="stylesheet" href="https://m.ruifree.top/styles/main.css">



<script src="https://cdn.jsdelivr.net/npm/vue/dist/vue.js"></script>
<script src="https://cdn.bootcss.com/highlight.js/9.12.0/highlight.min.js"></script>

<link rel="stylesheet" href="https://unpkg.com/aos@next/dist/aos.css" />


  </head>
  <body>
    <div id="app" class="main">

      <div class="sidebar" :class="{ 'full-height': menuVisible }">
  <div class="top-container" data-aos="fade-right">
    <div class="top-header-container">
      <a class="site-title-container" href="https://m.ruifree.top">
        <img src="https://m.ruifree.top/images/avatar.png" class="site-logo">
        <h1 class="site-title">WuWanQiang&#39;s Blog</h1>
      </a>
      <div class="menu-btn" @click="menuVisible = !menuVisible">
        <div class="line"></div>
      </div>
    </div>
    <div>
      
        
          <a href="https://m.ruifree.top" class="site-nav">
            首页
          </a>
        
      
        
          <a href="https://m.ruifree.top/archives" class="site-nav">
            归档
          </a>
        
      
        
          <a href="https://m.ruifree.top/tags" class="site-nav">
            标签
          </a>
        
      
        
          <a href="https://m.ruifree.top/post/about-me" class="site-nav">
            关于
          </a>
        
      
        
          <a href="https://github.com/ruifree" class="site-nav" target="_blank">
            My Github
          </a>
        
      
        
          <a href="https://music.ruifree.top" class="site-nav" target="_blank">
            YD在线音乐
          </a>
        
      
        
          <a href="https://n.ruifree.top" class="site-nav" target="_blank">
            原点导航
          </a>
        
      
    </div>
  </div>
  <div class="bottom-container" data-aos="flip-up" data-aos-offset="0">
    <div class="site-description">
      记录，但不限于生活、心情、学习。始于2018年9月18日。
    </div>
    <div class="site-footer">
      Powered by Gridea.  © 2018 - 2019 Copyright WuWanqiang. All Rights Reserved
    </div>
  </div>
</div>


      <div class="main-container">
        <div class="content-container" data-aos="fade-up">
          <h2 class="current-tag">标签: FPGA</h2>
          
            <article class="post-item">
              <div class="left">
                <a href="https://m.ruifree.top/post/verilog-bian-yan-jian-ce0">
                  <h2 class="post-title">Verilog —— 边沿检测</h2>
                </a>
                <div class="post-date">
                  2019-07-26
                </div>
                <div class="post-abstract">
                  <p>//边沿检测电路<br>
//方法一：打一拍后，看前后是否相反</p>

                </div>
              </div>
              
            </article>
          
            <article class="post-item">
              <div class="left">
                <a href="https://m.ruifree.top/post/2019040601">
                  <h2 class="post-title">常见数字IC设计、FPGA工程师面试题</h2>
                </a>
                <div class="post-date">
                  2019-04-06
                </div>
                <div class="post-abstract">
                  <h3 id="1什么是同步逻辑和异步逻辑汉王">1：什么是同步逻辑和异步逻辑？（汉王）</h3>
<blockquote>
<p>同步逻辑是时钟之间有固定的因果关系。异步逻辑是各时钟之间没有固定的因果关系。 答案应该与上面问题一致</p>
</blockquote>

                </div>
              </div>
              
            </article>
          
            <article class="post-item">
              <div class="left">
                <a href="https://m.ruifree.top/post/2019033101">
                  <h2 class="post-title">使用matlab生成rom初始化文件.coe</h2>
                </a>
                <div class="post-date">
                  2019-03-31
                </div>
                <div class="post-abstract">
                  <p>在进行FPGA设计时，经常要对rom模块进行初始化。Vivado ISE或Quartus II软件本身具备的初始化功能对于较小的rom是行之有效的，但面对大容量的rom时就显得捉襟见肘了。而matlab作为一神器，在这时就有了用武之地。使用它生成.coe或.mif文件，可以起到事半功倍的效果。</p>

                </div>
              </div>
              
            </article>
          
            <article class="post-item">
              <div class="left">
                <a href="https://m.ruifree.top/post/2019033002">
                  <h2 class="post-title">Verilog和综合工具设计ASIC或者复杂FPGA的基本流程</h2>
                </a>
                <div class="post-date">
                  2019-03-30
                </div>
                <div class="post-abstract">
                  <h3 id="1系统分析和指标的确定">（1）系统分析和指标的确定。</h3>
<h3 id="2系统划分">（2）系统划分：</h3>
<ul>
<li>顶级模块；</li>
<li>模块大小估计；</li>
<li>预布局。</li>
</ul>

                </div>
              </div>
              
            </article>
          

          <div class="pagination-container">
  
  
</div>

        </div>
      </div>
    </div>

    <script src="https://unpkg.com/aos@next/dist/aos.js"></script>

<script type="application/javascript">

AOS.init();

hljs.initHighlightingOnLoad()

var app = new Vue({
  el: '#app',
  data: {
    menuVisible: false,
  },
})

</script>




  </body>
</html>
