// Seed: 1482738923
module module_0 (
    output wire id_0,
    output supply0 id_1,
    output uwire id_2,
    output wor id_3,
    output supply1 id_4,
    output tri1 id_5
    , id_10,
    input wor id_6,
    input wire id_7,
    output tri module_0
);
  tri1 id_11 = id_7 + (id_6);
  assign module_1.type_5 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    output uwire id_6,
    output tri1 id_7,
    input uwire id_8,
    input supply1 id_9
    , id_12,
    output tri0 id_10
);
  always @(1) id_12 = 1 == 1;
  assign id_10 = 1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_2,
      id_6,
      id_6,
      id_7,
      id_5,
      id_9,
      id_6
  );
endmodule
