#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x5604ace58370 .scope module, "testbench_sa_2threads_4cells_2neighbors" "testbench_sa_2threads_4cells_2neighbors" 2 3;
 .timescale 0 0;
v0x5604acfd8d10_0 .var "clk", 0 0;
v0x5604acfd8db0_0 .var "rst", 0 0;
v0x5604acfd8e70_0 .var "start", 0 0;
S_0x5604acf3d530 .scope module, "sa_2threads_4cells_2neighbors" "sa_2threads_4cells_2neighbors" 2 13, 2 50 0, S_0x5604ace58370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
v0x5604acfd8120_0 .net "ce0_flag_ch_out", 0 0, L_0x5604acfe0350;  1 drivers
v0x5604acfd81e0_0 .net "ce0_sa", 2 0, L_0x5604acfe0f30;  1 drivers
v0x5604acfd8280_0 .net "ce0_sb", 2 0, L_0x5604acfe0e20;  1 drivers
v0x5604acfd8320_0 .net "ce0_th_cell0_out", 1 0, L_0x5604acfe07d0;  1 drivers
v0x5604acfd83c0_0 .net "ce0_th_cell1_out", 1 0, L_0x5604acfe0650;  1 drivers
v0x5604acfd8460_0 .net "ce0_th_ch_out", 0 0, L_0x5604acfe0490;  1 drivers
v0x5604acfd8500_0 .net "ce0_th_done_out", 0 0, L_0x5604acfe0c20;  1 drivers
v0x5604acfd85a0_0 .net "ce0_th_out", 0 0, L_0x5604acfe0950;  1 drivers
v0x5604acfd8640_0 .net "ce0_th_v_out", 0 0, L_0x5604acfe0a40;  1 drivers
v0x5604acfd86e0_0 .net "clk", 0 0, v0x5604acfd8d10_0;  1 drivers
v0x5604acfd8780_0 .net "rst", 0 0, v0x5604acfd8db0_0;  1 drivers
v0x5604acfd8820_0 .net "start", 0 0, v0x5604acfd8e70_0;  1 drivers
v0x5604acfd88c0_0 .net "th", 0 0, L_0x5604acf78ef0;  1 drivers
v0x5604acfd8960_0 .net "th_cell0", 1 0, L_0x5604acfd9410;  1 drivers
v0x5604acfd8a00_0 .net "th_cell1", 1 0, L_0x5604acfd9140;  1 drivers
v0x5604acfd8aa0_0 .net "th_done", 0 0, v0x5604acfd77a0_0;  1 drivers
v0x5604acfd8b40_0 .net "th_v", 0 0, L_0x5604acfa2e90;  1 drivers
S_0x5604acf98e40 .scope module, "cell0_exec_2threads_4cells_2neighbors" "cell0_exec_2threads_4cells_2neighbors" 2 87, 2 247 0, S_0x5604acf3d530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "th_done_in";
    .port_info 2 /INPUT 1 "th_v_in";
    .port_info 3 /INPUT 1 "th_in";
    .port_info 4 /INPUT 2 "th_cell0_in";
    .port_info 5 /INPUT 2 "th_cell1_in";
    .port_info 6 /OUTPUT 1 "th_done_out";
    .port_info 7 /OUTPUT 1 "th_v_out";
    .port_info 8 /OUTPUT 1 "th_out";
    .port_info 9 /OUTPUT 2 "th_cell0_out";
    .port_info 10 /OUTPUT 2 "th_cell1_out";
    .port_info 11 /OUTPUT 1 "th_ch_out";
    .port_info 12 /OUTPUT 1 "flag_ch_out";
    .port_info 13 /OUTPUT 3 "sb";
    .port_info 14 /OUTPUT 3 "sa";
L_0x5604acfe0e20 .functor BUFZ 3, v0x5604acf9f720_0, C4<000>, C4<000>, C4<000>;
L_0x5604acfe0f30 .functor BUFZ 3, v0x5604acf56200_0, C4<000>, C4<000>, C4<000>;
v0x5604acfd20d0_0 .net *"_ivl_130", 0 0, L_0x5604acfdfe30;  1 drivers
v0x5604acfd21b0_0 .net *"_ivl_132", 0 0, L_0x5604acfdff00;  1 drivers
v0x5604acfd2290_0 .net *"_ivl_138", 0 0, L_0x5604acfdfd90;  1 drivers
v0x5604acfd2350_0 .net "clk", 0 0, v0x5604acfd8d10_0;  alias, 1 drivers
o0x7fb227cbab48 .functor BUFZ 1, C4<z>; HiZ drive
v0x5604acfd23f0_0 .net "cn_flag_ch_in", 0 0, o0x7fb227cbab48;  0 drivers
v0x5604acfd24e0_0 .net "cn_flag_ch_out", 0 0, v0x5604ace75ce0_0;  1 drivers
v0x5604acfd25d0_0 .net "cn_node0", 2 0, L_0x5604acfd9ae0;  1 drivers
v0x5604acfd26c0_0 .net "cn_node1", 2 0, L_0x5604acfd9c70;  1 drivers
v0x5604acfd27d0_0 .net "cn_th_cell0_out", 1 0, v0x5604ace65ea0_0;  1 drivers
v0x5604acfd2890_0 .net "cn_th_cell1_out", 1 0, v0x5604ace66210_0;  1 drivers
o0x7fb227cb9e28 .functor BUFZ 1, C4<z>; HiZ drive
v0x5604acfd29a0_0 .net "cn_th_ch_in", 0 0, o0x7fb227cb9e28;  0 drivers
v0x5604acfd2ab0_0 .net "cn_th_ch_out", 0 0, v0x5604ace63120_0;  1 drivers
v0x5604acfd2bc0_0 .net "cn_th_done_out", 0 0, v0x5604ace632a0_0;  1 drivers
v0x5604acfd2cb0_0 .net "cn_th_out", 0 0, v0x5604ace63440_0;  1 drivers
v0x5604acfd2dc0_0 .net "cn_th_v_out", 0 0, v0x5604ace6b100_0;  1 drivers
v0x5604acfd2eb0 .array "cs_opa0", 1 0;
v0x5604acfd2eb0_0 .net v0x5604acfd2eb0 0, 1 0, L_0x5604acfdc5b0; 1 drivers
v0x5604acfd2eb0_1 .net v0x5604acfd2eb0 1, 1 0, L_0x5604acfdf530; 1 drivers
v0x5604acfd3030 .array "cs_opa1", 1 0;
v0x5604acfd3030_0 .net v0x5604acfd3030 0, 1 0, L_0x5604acfdc750; 1 drivers
v0x5604acfd3030_1 .net v0x5604acfd3030 1, 1 0, L_0x5604acfdf6d0; 1 drivers
v0x5604acfd31b0 .array "cs_opb0", 1 0;
v0x5604acfd31b0_0 .net v0x5604acfd31b0 0, 1 0, L_0x5604acfdb850; 1 drivers
v0x5604acfd31b0_1 .net v0x5604acfd31b0 1, 1 0, L_0x5604acfded00; 1 drivers
v0x5604acfd3330 .array "cs_opb1", 1 0;
v0x5604acfd3330_0 .net v0x5604acfd3330 0, 1 0, L_0x5604acfdc4f0; 1 drivers
v0x5604acfd3330_1 .net v0x5604acfd3330 1, 1 0, L_0x5604acfde6a0; 1 drivers
v0x5604acfd34b0_0 .net "cs_v", 1 0, L_0x5604acfdfa00;  1 drivers
v0x5604acfd3590 .array "dm_d0", 1 0;
v0x5604acfd3590_0 .net v0x5604acfd3590 0, 2 0, v0x5604acefc9c0_0; 1 drivers
v0x5604acfd3590_1 .net v0x5604acfd3590 1, 2 0, v0x5604acfae570_0; 1 drivers
v0x5604acfd3710 .array "dm_d1", 1 0;
v0x5604acfd3710_0 .net v0x5604acfd3710 0, 2 0, v0x5604ace6b3e0_0; 1 drivers
v0x5604acfd3710_1 .net v0x5604acfd3710 1, 2 0, v0x5604acfae660_0; 1 drivers
v0x5604acfd3890_0 .net "flag_ch_out", 0 0, L_0x5604acfe0350;  alias, 1 drivers
v0x5604acfd3950_0 .net "n_flag_ch_out", 1 0, L_0x5604acfdd880;  1 drivers
v0x5604acfd3a30 .array "n_neighbor", 1 0;
v0x5604acfd3a30_0 .net v0x5604acfd3a30 0, 2 0, L_0x5604acfda950; 1 drivers
v0x5604acfd3a30_1 .net v0x5604acfd3a30 1, 2 0, L_0x5604acfdd060; 1 drivers
v0x5604acfd3b10 .array "n_th_cell0_out", 1 0;
v0x5604acfd3b10_0 .net v0x5604acfd3b10 0, 1 0, v0x5604acfb09c0_0; 1 drivers
v0x5604acfd3b10_1 .net v0x5604acfd3b10 1, 1 0, v0x5604acfb3240_0; 1 drivers
v0x5604acfd3c00 .array "n_th_cell1_out", 1 0;
v0x5604acfd3c00_0 .net v0x5604acfd3c00 0, 1 0, v0x5604acfb0c00_0; 1 drivers
v0x5604acfd3c00_1 .net v0x5604acfd3c00 1, 1 0, v0x5604acfb3480_0; 1 drivers
v0x5604acfd3d30 .array "n_th_ch_out", 1 0;
v0x5604acfd3d30_0 .net v0x5604acfd3d30 0, 0 0, v0x5604acfb0db0_0; 1 drivers
v0x5604acfd3d30_1 .net v0x5604acfd3d30 1, 0 0, v0x5604acfb3630_0; 1 drivers
v0x5604acfd3e10_0 .net "n_th_done_out", 1 0, L_0x5604acfdd510;  1 drivers
v0x5604acfd3ef0 .array "n_th_node0_out", 1 0;
v0x5604acfd3ef0_0 .net v0x5604acfd3ef0 0, 2 0, v0x5604acfb11a0_0; 1 drivers
v0x5604acfd3ef0_1 .net v0x5604acfd3ef0 1, 2 0, v0x5604acfb3b40_0; 1 drivers
v0x5604acfd4020 .array "n_th_node1_out", 1 0;
v0x5604acfd4020_0 .net v0x5604acfd4020 0, 2 0, v0x5604acfb1350_0; 1 drivers
v0x5604acfd4020_1 .net v0x5604acfd4020 1, 2 0, v0x5604acfb3cc0_0; 1 drivers
v0x5604acfd4190 .array "n_th_out", 1 0;
v0x5604acfd4190_0 .net v0x5604acfd4190 0, 0 0, v0x5604acfb1410_0; 1 drivers
v0x5604acfd4190_1 .net v0x5604acfd4190 1, 0 0, v0x5604acfb3da0_0; 1 drivers
v0x5604acfd42c0_0 .net "n_th_v_out", 1 0, L_0x5604acfdd600;  1 drivers
v0x5604acfd45b0 .array "nc_neighbor_cell", 1 0;
v0x5604acfd45b0_0 .net v0x5604acfd45b0 0, 2 0, L_0x5604acfdb3b0; 1 drivers
v0x5604acfd45b0_1 .net v0x5604acfd45b0 1, 2 0, L_0x5604acfde190; 1 drivers
v0x5604acfd4730_0 .net "nc_node0_v", 1 0, L_0x5604acfdf0b0;  1 drivers
v0x5604acfd4810 .array "nc_th_cell0_out", 1 0;
v0x5604acfd4810_0 .net v0x5604acfd4810 0, 1 0, v0x5604acfba340_0; 1 drivers
v0x5604acfd4810_1 .net v0x5604acfd4810 1, 1 0, v0x5604acfc0c10_0; 1 drivers
v0x5604acfd4990 .array "nc_th_cell1_out", 1 0;
v0x5604acfd4990_0 .net v0x5604acfd4990 0, 1 0, v0x5604acfba4d0_0; 1 drivers
v0x5604acfd4990_1 .net v0x5604acfd4990 1, 1 0, v0x5604acfc0db0_0; 1 drivers
v0x5604acfd4b10_0 .net "reg_pipe_in", 8 0, L_0x5604acfe00b0;  1 drivers
v0x5604acfc1ee0_2 .array/port v0x5604acfc1ee0, 2;
v0x5604acfd4bd0_0 .net "reg_pipe_out", 8 0, v0x5604acfc1ee0_2;  1 drivers
v0x5604acfd4c70 .array "s_sa", 1 0;
v0x5604acfd4c70_0 .net v0x5604acfd4c70 0, 2 0, v0x5604acf4d3f0_0; 1 drivers
v0x5604acfd4c70_1 .net v0x5604acfd4c70 1, 2 0, v0x5604acf56200_0; 1 drivers
v0x5604acfd4d80 .array "s_sb", 1 0;
v0x5604acfd4d80_0 .net v0x5604acfd4d80 0, 2 0, v0x5604acfa00a0_0; 1 drivers
v0x5604acfd4d80_1 .net v0x5604acfd4d80 1, 2 0, v0x5604acf9f720_0; 1 drivers
v0x5604acfd4e90_0 .net "sa", 2 0, L_0x5604acfe0f30;  alias, 1 drivers
v0x5604acfd4f50_0 .net "sb", 2 0, L_0x5604acfe0e20;  alias, 1 drivers
v0x5604acfd5030_0 .net "th_cell0_in", 1 0, L_0x5604acfd9410;  alias, 1 drivers
v0x5604acfd50f0_0 .net "th_cell0_out", 1 0, L_0x5604acfe07d0;  alias, 1 drivers
v0x5604acfd51b0_0 .net "th_cell1_in", 1 0, L_0x5604acfd9140;  alias, 1 drivers
v0x5604acfd5270_0 .net "th_cell1_out", 1 0, L_0x5604acfe0650;  alias, 1 drivers
v0x5604acfd5330_0 .net "th_ch_out", 0 0, L_0x5604acfe0490;  alias, 1 drivers
v0x5604acfd5410_0 .net "th_done_in", 0 0, v0x5604acfd77a0_0;  alias, 1 drivers
v0x5604acfd54b0_0 .net "th_done_out", 0 0, L_0x5604acfe0c20;  alias, 1 drivers
v0x5604acfd5550_0 .net "th_in", 0 0, L_0x5604acf78ef0;  alias, 1 drivers
v0x5604acfd5610_0 .net "th_out", 0 0, L_0x5604acfe0950;  alias, 1 drivers
v0x5604acfd56d0_0 .net "th_v_in", 0 0, L_0x5604acfa2e90;  alias, 1 drivers
v0x5604acfd5770_0 .net "th_v_out", 0 0, L_0x5604acfe0a40;  alias, 1 drivers
L_0x5604acfdbe60 .part L_0x5604acfdd510, 0, 1;
L_0x5604acfdbf60 .part L_0x5604acfdd600, 0, 1;
L_0x5604acfdc060 .part L_0x5604acfdd880, 0, 1;
L_0x5604acfdc950 .part L_0x5604acfdf0b0, 0, 1;
L_0x5604acfdcea0 .part L_0x5604acfdfa00, 0, 1;
L_0x5604acfdd2c0 .part L_0x5604acfdd510, 0, 1;
L_0x5604acfdd420 .part L_0x5604acfdd600, 0, 1;
L_0x5604acfdd510 .concat8 [ 1 1 0 0], v0x5604acfb0f40_0, v0x5604acfb37b0_0;
L_0x5604acfdd600 .concat8 [ 1 1 0 0], v0x5604acfb15c0_0, v0x5604acfb3f40_0;
L_0x5604acfdd700 .part L_0x5604acfdd880, 0, 1;
L_0x5604acfdd880 .concat8 [ 1 1 0 0], v0x5604acfb06d0_0, v0x5604acfb2f40_0;
L_0x5604acfdeba0 .part L_0x5604acfdd510, 1, 1;
L_0x5604acfded70 .part L_0x5604acfdd600, 1, 1;
L_0x5604acfdeed0 .part L_0x5604acfdd880, 1, 1;
L_0x5604acfdf0b0 .concat8 [ 1 1 0 0], L_0x5604acfa3ef0, L_0x5604acfde450;
L_0x5604acfdf8d0 .part L_0x5604acfdf0b0, 1, 1;
L_0x5604acfdfa00 .concat8 [ 1 1 0 0], L_0x5604acfdc3d0, L_0x5604acfdf3c0;
L_0x5604acfdfcc0 .part L_0x5604acfdfa00, 1, 1;
L_0x5604acfdfe30 .part L_0x5604acfdd510, 1, 1;
L_0x5604acfdff00 .part L_0x5604acfdd600, 1, 1;
L_0x5604acfdfd90 .part L_0x5604acfdd880, 1, 1;
LS_0x5604acfe00b0_0_0 .concat [ 1 1 2 2], L_0x5604acfdfd90, v0x5604acfb3630_0, v0x5604acfb3480_0, v0x5604acfb3240_0;
LS_0x5604acfe00b0_0_4 .concat [ 1 1 1 0], v0x5604acfb3da0_0, L_0x5604acfdff00, L_0x5604acfdfe30;
L_0x5604acfe00b0 .concat [ 6 3 0 0], LS_0x5604acfe00b0_0_0, LS_0x5604acfe00b0_0_4;
L_0x5604acfe0350 .part v0x5604acfc1ee0_2, 0, 1;
L_0x5604acfe0490 .part v0x5604acfc1ee0_2, 1, 1;
L_0x5604acfe0650 .part v0x5604acfc1ee0_2, 2, 2;
L_0x5604acfe07d0 .part v0x5604acfc1ee0_2, 4, 2;
L_0x5604acfe0950 .part v0x5604acfc1ee0_2, 6, 1;
L_0x5604acfe0a40 .part v0x5604acfc1ee0_2, 7, 1;
L_0x5604acfe0c20 .part v0x5604acfc1ee0_2, 8, 1;
S_0x5604acf991f0 .scope module, "addera_0" "adder" 2 418, 2 1336 0, S_0x5604acf98e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "a";
    .port_info 2 /INPUT 3 "b";
    .port_info 3 /OUTPUT 3 "s";
L_0x7fb227c709f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5604acf4abc0_0 .net "a", 2 0, L_0x7fb227c709f0;  1 drivers
v0x5604acf48360_0 .net "b", 2 0, v0x5604ace6b3e0_0;  alias, 1 drivers
v0x5604acf45960_0 .net "clk", 0 0, v0x5604acfd8d10_0;  alias, 1 drivers
v0x5604acf4d3f0_0 .var "s", 2 0;
E_0x5604acefcd30 .event posedge, v0x5604acf45960_0;
S_0x5604acf98ac0 .scope module, "addera_1" "adder" 2 517, 2 1336 0, S_0x5604acf98e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "a";
    .port_info 2 /INPUT 3 "b";
    .port_info 3 /OUTPUT 3 "s";
v0x5604acfa2ff0_0 .net "a", 2 0, v0x5604acf4d3f0_0;  alias, 1 drivers
v0x5604acf79050_0 .net "b", 2 0, v0x5604acfae660_0;  alias, 1 drivers
v0x5604acfa4050_0 .net "clk", 0 0, v0x5604acfd8d10_0;  alias, 1 drivers
v0x5604acf56200_0 .var "s", 2 0;
S_0x5604acf49770 .scope module, "adderb_0" "adder" 2 408, 2 1336 0, S_0x5604acf98e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "a";
    .port_info 2 /INPUT 3 "b";
    .port_info 3 /OUTPUT 3 "s";
L_0x7fb227c709a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5604acf9c810_0 .net "a", 2 0, L_0x7fb227c709a8;  1 drivers
v0x5604acfa0560_0 .net "b", 2 0, v0x5604acefc9c0_0;  alias, 1 drivers
v0x5604acfa0640_0 .net "clk", 0 0, v0x5604acfd8d10_0;  alias, 1 drivers
v0x5604acfa00a0_0 .var "s", 2 0;
S_0x5604acfaa480 .scope module, "adderb_1" "adder" 2 507, 2 1336 0, S_0x5604acf98e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "a";
    .port_info 2 /INPUT 3 "b";
    .port_info 3 /OUTPUT 3 "s";
v0x5604acf9fbe0_0 .net "a", 2 0, v0x5604acfa00a0_0;  alias, 1 drivers
v0x5604acf9c380_0 .net "b", 2 0, v0x5604acfae570_0;  alias, 1 drivers
v0x5604acf9c440_0 .net "clk", 0 0, v0x5604acfd8d10_0;  alias, 1 drivers
v0x5604acf9f720_0 .var "s", 2 0;
S_0x5604acf3d240 .scope module, "cell_selector_0" "cell_selector" 2 379, 2 1256 0, S_0x5604acf98e40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "th_cell0_in";
    .port_info 1 /INPUT 2 "th_cell1_in";
    .port_info 2 /INPUT 1 "th_node0_v_in";
    .port_info 3 /INPUT 3 "neighbor_cell_in";
    .port_info 4 /OUTPUT 2 "opb0";
    .port_info 5 /OUTPUT 2 "opb1";
    .port_info 6 /OUTPUT 2 "opa0";
    .port_info 7 /OUTPUT 2 "opa1";
    .port_info 8 /OUTPUT 1 "v";
L_0x5604acfdb850 .functor BUFZ 2, v0x5604acfba340_0, C4<00>, C4<00>, C4<00>;
L_0x5604acfdc4f0 .functor BUFZ 2, L_0x5604acfdc230, C4<00>, C4<00>, C4<00>;
L_0x5604acfdc5b0 .functor BUFZ 2, v0x5604acfba4d0_0, C4<00>, C4<00>, C4<00>;
v0x5604acf9eda0_0 .net *"_ivl_14", 0 0, L_0x5604acfdc620;  1 drivers
v0x5604acf9ee80_0 .net *"_ivl_4", 1 0, L_0x5604acfdc300;  1 drivers
v0x5604acf9e8e0_0 .net "neighbor_cell", 1 0, L_0x5604acfdc230;  1 drivers
v0x5604acf9e9a0_0 .net "neighbor_cell_in", 2 0, L_0x5604acfdb3b0;  alias, 1 drivers
v0x5604acf9e420_0 .net "neighbor_v", 0 0, L_0x5604acfdc160;  1 drivers
v0x5604acf9df60_0 .net "opa0", 1 0, L_0x5604acfdc5b0;  alias, 1 drivers
v0x5604acf9e040_0 .net "opa1", 1 0, L_0x5604acfdc750;  alias, 1 drivers
v0x5604acf9daa0_0 .net "opb0", 1 0, L_0x5604acfdb850;  alias, 1 drivers
v0x5604acf9db60_0 .net "opb1", 1 0, L_0x5604acfdc4f0;  alias, 1 drivers
v0x5604acf9d5e0_0 .net "th_cell0_in", 1 0, v0x5604acfba340_0;  alias, 1 drivers
v0x5604acf9d6c0_0 .net "th_cell1_in", 1 0, v0x5604acfba4d0_0;  alias, 1 drivers
v0x5604acf9d120_0 .net "th_node0_v_in", 0 0, L_0x5604acfdc950;  1 drivers
v0x5604acf9d1e0_0 .net "v", 0 0, L_0x5604acfdc3d0;  1 drivers
L_0x5604acfdc160 .part L_0x5604acfdb3b0, 2, 1;
L_0x5604acfdc230 .part L_0x5604acfdb3b0, 0, 2;
L_0x5604acfdc300 .concat [ 1 1 0 0], L_0x5604acfdc160, L_0x5604acfdc950;
L_0x5604acfdc3d0 .reduce/and L_0x5604acfdc300;
L_0x5604acfdc620 .cmp/eq 2, L_0x5604acfdc230, v0x5604acfba4d0_0;
L_0x5604acfdc750 .functor MUXZ 2, L_0x5604acfdc230, v0x5604acfba340_0, L_0x5604acfdc620, C4<>;
S_0x5604acf9bf60 .scope module, "cell_selector_1" "cell_selector" 2 478, 2 1256 0, S_0x5604acf98e40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "th_cell0_in";
    .port_info 1 /INPUT 2 "th_cell1_in";
    .port_info 2 /INPUT 1 "th_node0_v_in";
    .port_info 3 /INPUT 3 "neighbor_cell_in";
    .port_info 4 /OUTPUT 2 "opb0";
    .port_info 5 /OUTPUT 2 "opb1";
    .port_info 6 /OUTPUT 2 "opa0";
    .port_info 7 /OUTPUT 2 "opa1";
    .port_info 8 /OUTPUT 1 "v";
L_0x5604acfded00 .functor BUFZ 2, v0x5604acfc0c10_0, C4<00>, C4<00>, C4<00>;
L_0x5604acfde6a0 .functor BUFZ 2, L_0x5604acfdf280, C4<00>, C4<00>, C4<00>;
L_0x5604acfdf530 .functor BUFZ 2, v0x5604acfc0db0_0, C4<00>, C4<00>, C4<00>;
v0x5604acf72760_0 .net *"_ivl_14", 0 0, L_0x5604acfdf5a0;  1 drivers
v0x5604acf72840_0 .net *"_ivl_4", 1 0, L_0x5604acfdf320;  1 drivers
v0x5604acf76520_0 .net "neighbor_cell", 1 0, L_0x5604acfdf280;  1 drivers
v0x5604acf765e0_0 .net "neighbor_cell_in", 2 0, L_0x5604acfde190;  alias, 1 drivers
v0x5604acf76060_0 .net "neighbor_v", 0 0, L_0x5604acfdf150;  1 drivers
v0x5604acf75ba0_0 .net "opa0", 1 0, L_0x5604acfdf530;  alias, 1 drivers
v0x5604acf75c80_0 .net "opa1", 1 0, L_0x5604acfdf6d0;  alias, 1 drivers
v0x5604acf722a0_0 .net "opb0", 1 0, L_0x5604acfded00;  alias, 1 drivers
v0x5604acf72380_0 .net "opb1", 1 0, L_0x5604acfde6a0;  alias, 1 drivers
v0x5604acf756e0_0 .net "th_cell0_in", 1 0, v0x5604acfc0c10_0;  alias, 1 drivers
v0x5604acf757c0_0 .net "th_cell1_in", 1 0, v0x5604acfc0db0_0;  alias, 1 drivers
v0x5604acf75220_0 .net "th_node0_v_in", 0 0, L_0x5604acfdf8d0;  1 drivers
v0x5604acf752e0_0 .net "v", 0 0, L_0x5604acfdf3c0;  1 drivers
L_0x5604acfdf150 .part L_0x5604acfde190, 2, 1;
L_0x5604acfdf280 .part L_0x5604acfde190, 0, 2;
L_0x5604acfdf320 .concat [ 1 1 0 0], L_0x5604acfdf150, L_0x5604acfdf8d0;
L_0x5604acfdf3c0 .reduce/and L_0x5604acfdf320;
L_0x5604acfdf5a0 .cmp/eq 2, L_0x5604acfdf280, v0x5604acfc0db0_0;
L_0x5604acfdf6d0 .functor MUXZ 2, L_0x5604acfdf280, v0x5604acfc0c10_0, L_0x5604acfdf5a0, C4<>;
S_0x5604acf748a0 .scope module, "cn0_cell_node_pipe_2th_4cells" "cell_node_pipe_2th_4cells" 2 279, 2 557 0, S_0x5604acf98e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "th_done_in";
    .port_info 2 /INPUT 1 "th_v_in";
    .port_info 3 /INPUT 1 "th_in";
    .port_info 4 /INPUT 2 "th_cell0_in";
    .port_info 5 /INPUT 2 "th_cell1_in";
    .port_info 6 /OUTPUT 1 "th_done_out";
    .port_info 7 /OUTPUT 1 "th_v_out";
    .port_info 8 /OUTPUT 1 "th_out";
    .port_info 9 /OUTPUT 2 "th_cell0_out";
    .port_info 10 /OUTPUT 2 "th_cell1_out";
    .port_info 11 /INPUT 1 "th_ch_in";
    .port_info 12 /INPUT 1 "flag_ch_in";
    .port_info 13 /OUTPUT 1 "th_ch_out";
    .port_info 14 /OUTPUT 1 "flag_ch_out";
    .port_info 15 /OUTPUT 3 "node0";
    .port_info 16 /OUTPUT 3 "node1";
v0x5604aceb1540_0 .net "ch_cell0", 1 0, L_0x5604acfda1a0;  1 drivers
v0x5604aceb1640_0 .net "ch_cell1", 1 0, L_0x5604acfda240;  1 drivers
v0x5604aceb1720_0 .net "ch_out", 11 0, v0x5604acf83ed0_0;  1 drivers
v0x5604aceb17c0_0 .var "ch_wr", 0 0;
v0x5604aceb1890_0 .var "ch_wr_addr", 0 0;
v0x5604aceb1930_0 .var "ch_wr_data", 11 0;
v0x5604ace75ba0_0 .net "clk", 0 0, v0x5604acfd8d10_0;  alias, 1 drivers
v0x5604ace75c40_0 .net "flag_ch_in", 0 0, o0x7fb227cbab48;  alias, 0 drivers
v0x5604ace75ce0_0 .var "flag_ch_out", 0 0;
v0x5604ace75d80_0 .net "m0_out0", 2 0, v0x5604ace7bea0_0;  1 drivers
v0x5604ace75e70_0 .net "m0_out1", 2 0, v0x5604ace7bf80_0;  1 drivers
v0x5604ace75f40_0 .var "m0_wr", 0 0;
v0x5604acec3ac0_0 .var "m0_wr_addr", 2 0;
v0x5604acec3b90_0 .var "m0_wr_data", 2 0;
v0x5604acec3c60_0 .net "m1_out0", 2 0, v0x5604acef4ca0_0;  1 drivers
v0x5604acec3d30_0 .net "m1_out1", 2 0, v0x5604acef4d80_0;  1 drivers
v0x5604acec3e00_0 .var "m1_wr", 0 0;
v0x5604acec3ed0_0 .var "m1_wr_addr", 2 0;
v0x5604aced3270_0 .var "m1_wr_data", 2 0;
v0x5604aced3340_0 .net "n0", 2 0, L_0x5604acfd9f90;  1 drivers
v0x5604aced33e0_0 .net "n1", 2 0, L_0x5604acfda0c0;  1 drivers
v0x5604aced3480_0 .net "node0", 2 0, L_0x5604acfd9ae0;  alias, 1 drivers
v0x5604aced3560_0 .net "node1", 2 0, L_0x5604acfd9c70;  alias, 1 drivers
v0x5604aced3640_0 .net "p0", 0 0, L_0x5604acfd9e00;  1 drivers
v0x5604acefea80_0 .net "p1", 0 0, L_0x5604acfd9ef0;  1 drivers
v0x5604acefeb40_0 .net "p_out0", 0 0, v0x5604aceea170_0;  1 drivers
v0x5604acefebe0_0 .net "p_out1", 0 0, v0x5604aceea250_0;  1 drivers
v0x5604acefecb0_0 .var "p_wr1", 0 0;
v0x5604acefed80_0 .var "p_wr_addr1", 2 0;
v0x5604acefee50_0 .var "p_wr_data", 0 0;
v0x5604ace65e00_0 .net "th_cell0_in", 1 0, L_0x5604acfd9410;  alias, 1 drivers
v0x5604ace65ea0_0 .var "th_cell0_out", 1 0;
v0x5604ace65f40_0 .net "th_cell1_in", 1 0, L_0x5604acfd9140;  alias, 1 drivers
v0x5604ace66210_0 .var "th_cell1_out", 1 0;
v0x5604ace63060_0 .net "th_ch_in", 0 0, o0x7fb227cb9e28;  alias, 0 drivers
v0x5604ace63120_0 .var "th_ch_out", 0 0;
v0x5604ace631e0_0 .net "th_done_in", 0 0, v0x5604acfd77a0_0;  alias, 1 drivers
v0x5604ace632a0_0 .var "th_done_out", 0 0;
v0x5604ace63360_0 .net "th_in", 0 0, L_0x5604acf78ef0;  alias, 1 drivers
v0x5604ace63440_0 .var "th_out", 0 0;
v0x5604ace6b040_0 .net "th_v_in", 0 0, L_0x5604acfa2e90;  alias, 1 drivers
v0x5604ace6b100_0 .var "th_v_out", 0 0;
L_0x5604acfd9ae0 .functor MUXZ 3, v0x5604ace7bea0_0, v0x5604acef4ca0_0, v0x5604aceea170_0, C4<>;
L_0x5604acfd9c70 .functor MUXZ 3, v0x5604ace7bf80_0, v0x5604acef4d80_0, v0x5604aceea250_0, C4<>;
L_0x5604acfd9e00 .part v0x5604acf83ed0_0, 0, 1;
L_0x5604acfd9ef0 .part v0x5604acf83ed0_0, 1, 1;
L_0x5604acfd9f90 .part v0x5604acf83ed0_0, 2, 3;
L_0x5604acfda0c0 .part v0x5604acf83ed0_0, 5, 3;
L_0x5604acfda1a0 .part v0x5604acf83ed0_0, 8, 2;
L_0x5604acfda240 .part v0x5604acf83ed0_0, 10, 2;
L_0x5604acfda330 .concat [ 2 1 0 0], L_0x5604acfd9410, L_0x5604acf78ef0;
L_0x5604acfda3d0 .concat [ 2 1 0 0], L_0x5604acfd9140, L_0x5604acf78ef0;
L_0x5604acfda4d0 .concat [ 2 1 0 0], L_0x5604acfd9410, L_0x5604acf78ef0;
L_0x5604acfda570 .concat [ 2 1 0 0], L_0x5604acfd9140, L_0x5604acf78ef0;
L_0x5604acfda790 .concat [ 2 1 0 0], L_0x5604acfd9410, L_0x5604acf78ef0;
L_0x5604acfda830 .concat [ 2 1 0 0], L_0x5604acfd9140, L_0x5604acf78ef0;
S_0x5604acf43630 .scope module, "ch_mem_2r_1w_width12_depth1" "mem_2r_1w_width12_depth1" 2 717, 2 844 0, S_0x5604acf748a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 1 "rd_addr0";
    .port_info 3 /INPUT 1 "rd_addr1";
    .port_info 4 /OUTPUT 12 "out0";
    .port_info 5 /OUTPUT 12 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 1 "wr_addr";
    .port_info 8 /INPUT 12 "wr_data";
P_0x5604acf74eb0 .param/str "init_file" 0 2 846, "mem_file.txt";
v0x5604acf715c0_0 .net "clk", 0 0, v0x5604acfd8d10_0;  alias, 1 drivers
v0x5604acf9b670_0 .var/i "i", 31 0;
v0x5604acf9b750 .array "mem", 1 0, 11 0;
v0x5604acf83ed0_0 .var "out0", 11 0;
v0x5604acf83fb0_0 .var "out1", 11 0;
L_0x7fb227c70210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5604acf978b0_0 .net "rd", 0 0, L_0x7fb227c70210;  1 drivers
v0x5604acf97970_0 .net "rd_addr0", 0 0, o0x7fb227cb9e28;  alias, 0 drivers
o0x7fb227cb9e58 .functor BUFZ 1, C4<z>; HiZ drive
v0x5604acf6d620_0 .net "rd_addr1", 0 0, o0x7fb227cb9e58;  0 drivers
v0x5604acf6d6e0_0 .net "wr", 0 0, v0x5604aceb17c0_0;  1 drivers
v0x5604acf83650_0 .net "wr_addr", 0 0, v0x5604aceb1890_0;  1 drivers
v0x5604acfa6570_0 .net "wr_data", 11 0, v0x5604aceb1930_0;  1 drivers
S_0x5604acfa6350 .scope module, "m0_mem_2r_1w_width3_depth3" "mem_2r_1w_width3_depth3" 2 666, 2 756 0, S_0x5604acf748a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 3 "rd_addr0";
    .port_info 3 /INPUT 3 "rd_addr1";
    .port_info 4 /OUTPUT 3 "out0";
    .port_info 5 /OUTPUT 3 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 3 "wr_addr";
    .port_info 8 /INPUT 3 "wr_data";
P_0x5604acf6d780 .param/str "init_file" 0 2 758, "/home/jeronimo/Documents/GIT/sa_verilog/rom/c_n.rom";
v0x5604acfa5ff0_0 .net "clk", 0 0, v0x5604acfd8d10_0;  alias, 1 drivers
v0x5604ace7bd60_0 .var/i "i", 31 0;
v0x5604ace7be00 .array "mem", 7 0, 2 0;
v0x5604ace7bea0_0 .var "out0", 2 0;
v0x5604ace7bf80_0 .var "out1", 2 0;
L_0x7fb227c70138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5604ace7c060_0 .net "rd", 0 0, L_0x7fb227c70138;  1 drivers
v0x5604ace7c120_0 .net "rd_addr0", 2 0, L_0x5604acfda330;  1 drivers
v0x5604ace9af40_0 .net "rd_addr1", 2 0, L_0x5604acfda3d0;  1 drivers
v0x5604ace9b000_0 .net "wr", 0 0, v0x5604ace75f40_0;  1 drivers
v0x5604ace9b150_0 .net "wr_addr", 2 0, v0x5604acec3ac0_0;  1 drivers
v0x5604ace9b230_0 .net "wr_data", 2 0, v0x5604acec3b90_0;  1 drivers
S_0x5604acef0210 .scope module, "m1_mem_2r_1w_width3_depth3" "mem_2r_1w_width3_depth3" 2 684, 2 756 0, S_0x5604acf748a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 3 "rd_addr0";
    .port_info 3 /INPUT 3 "rd_addr1";
    .port_info 4 /OUTPUT 3 "out0";
    .port_info 5 /OUTPUT 3 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 3 "wr_addr";
    .port_info 8 /INPUT 3 "wr_data";
P_0x5604acfa6090 .param/str "init_file" 0 2 758, "/home/jeronimo/Documents/GIT/sa_verilog/rom/c_n.rom";
v0x5604acef05a0_0 .net "clk", 0 0, v0x5604acfd8d10_0;  alias, 1 drivers
v0x5604acef4b20_0 .var/i "i", 31 0;
v0x5604acef4c00 .array "mem", 7 0, 2 0;
v0x5604acef4ca0_0 .var "out0", 2 0;
v0x5604acef4d80_0 .var "out1", 2 0;
L_0x7fb227c70180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5604acef4e60_0 .net "rd", 0 0, L_0x7fb227c70180;  1 drivers
v0x5604acef4f20_0 .net "rd_addr0", 2 0, L_0x5604acfda4d0;  1 drivers
v0x5604acebd8c0_0 .net "rd_addr1", 2 0, L_0x5604acfda570;  1 drivers
v0x5604acebd9a0_0 .net "wr", 0 0, v0x5604acec3e00_0;  1 drivers
v0x5604acebda60_0 .net "wr_addr", 2 0, v0x5604acec3ed0_0;  1 drivers
v0x5604acebdb40_0 .net "wr_data", 2 0, v0x5604aced3270_0;  1 drivers
S_0x5604aceb76d0 .scope module, "p_mem_2r_1w_width1_depth3" "mem_2r_1w_width1_depth3" 2 702, 2 800 0, S_0x5604acf748a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 3 "rd_addr0";
    .port_info 3 /INPUT 3 "rd_addr1";
    .port_info 4 /OUTPUT 1 "out0";
    .port_info 5 /OUTPUT 1 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 3 "wr_addr";
    .port_info 8 /INPUT 1 "wr_data";
P_0x5604acfa62b0 .param/str "init_file" 0 2 802, "/home/jeronimo/Documents/GIT/sa_verilog/rom/p.rom";
v0x5604aceb7a50_0 .net "clk", 0 0, v0x5604acfd8d10_0;  alias, 1 drivers
v0x5604aceb7af0_0 .var/i "i", 31 0;
v0x5604aceea0d0 .array "mem", 7 0, 0 0;
v0x5604aceea170_0 .var "out0", 0 0;
v0x5604aceea250_0 .var "out1", 0 0;
L_0x7fb227c701c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5604aceea330_0 .net "rd", 0 0, L_0x7fb227c701c8;  1 drivers
v0x5604aceea3f0_0 .net "rd_addr0", 2 0, L_0x5604acfda790;  1 drivers
v0x5604aceea4d0_0 .net "rd_addr1", 2 0, L_0x5604acfda830;  1 drivers
v0x5604acecd110_0 .net "wr", 0 0, v0x5604acefecb0_0;  1 drivers
v0x5604acecd260_0 .net "wr_addr", 2 0, v0x5604acefed80_0;  1 drivers
v0x5604acecd340_0 .net "wr_data", 0 0, v0x5604acefee50_0;  1 drivers
S_0x5604acefc650 .scope module, "distance_rom_2_2_0" "distance_rom_2_2" 2 394, 2 1285 0, S_0x5604acf98e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "v_in";
    .port_info 2 /INPUT 2 "opb0";
    .port_info 3 /INPUT 2 "opb1";
    .port_info 4 /INPUT 2 "opa0";
    .port_info 5 /INPUT 2 "opa1";
    .port_info 6 /OUTPUT 3 "d0";
    .port_info 7 /OUTPUT 3 "d1";
v0x5604acefc900_0 .net "clk", 0 0, v0x5604acfd8d10_0;  alias, 1 drivers
v0x5604acefc9c0_0 .var "d0", 2 0;
v0x5604ace6b3e0_0 .var "d1", 2 0;
L_0x7fb227c70528 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5604acfada10 .array "mem", 15 0;
v0x5604acfada10_0 .net v0x5604acfada10 0, 2 0, L_0x7fb227c70528; 1 drivers
L_0x7fb227c70570 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5604acfada10_1 .net v0x5604acfada10 1, 2 0, L_0x7fb227c70570; 1 drivers
L_0x7fb227c705b8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5604acfada10_2 .net v0x5604acfada10 2, 2 0, L_0x7fb227c705b8; 1 drivers
L_0x7fb227c70600 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5604acfada10_3 .net v0x5604acfada10 3, 2 0, L_0x7fb227c70600; 1 drivers
L_0x7fb227c70648 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5604acfada10_4 .net v0x5604acfada10 4, 2 0, L_0x7fb227c70648; 1 drivers
L_0x7fb227c70690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5604acfada10_5 .net v0x5604acfada10 5, 2 0, L_0x7fb227c70690; 1 drivers
L_0x7fb227c706d8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5604acfada10_6 .net v0x5604acfada10 6, 2 0, L_0x7fb227c706d8; 1 drivers
L_0x7fb227c70720 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5604acfada10_7 .net v0x5604acfada10 7, 2 0, L_0x7fb227c70720; 1 drivers
L_0x7fb227c70768 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5604acfada10_8 .net v0x5604acfada10 8, 2 0, L_0x7fb227c70768; 1 drivers
L_0x7fb227c707b0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5604acfada10_9 .net v0x5604acfada10 9, 2 0, L_0x7fb227c707b0; 1 drivers
L_0x7fb227c707f8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5604acfada10_10 .net v0x5604acfada10 10, 2 0, L_0x7fb227c707f8; 1 drivers
L_0x7fb227c70840 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5604acfada10_11 .net v0x5604acfada10 11, 2 0, L_0x7fb227c70840; 1 drivers
L_0x7fb227c70888 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5604acfada10_12 .net v0x5604acfada10 12, 2 0, L_0x7fb227c70888; 1 drivers
L_0x7fb227c708d0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5604acfada10_13 .net v0x5604acfada10 13, 2 0, L_0x7fb227c708d0; 1 drivers
L_0x7fb227c70918 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5604acfada10_14 .net v0x5604acfada10 14, 2 0, L_0x7fb227c70918; 1 drivers
L_0x7fb227c70960 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5604acfada10_15 .net v0x5604acfada10 15, 2 0, L_0x7fb227c70960; 1 drivers
v0x5604acfadc10_0 .net "opa0", 1 0, L_0x5604acfdc5b0;  alias, 1 drivers
v0x5604acfadd20_0 .net "opa1", 1 0, L_0x5604acfdc750;  alias, 1 drivers
v0x5604acfaddf0_0 .net "opb0", 1 0, L_0x5604acfdb850;  alias, 1 drivers
v0x5604acfadec0_0 .net "opb1", 1 0, L_0x5604acfdc4f0;  alias, 1 drivers
v0x5604acfadf90_0 .net "v_in", 0 0, L_0x5604acfdcea0;  1 drivers
S_0x5604acfae1c0 .scope module, "distance_rom_2_2_1" "distance_rom_2_2" 2 493, 2 1285 0, S_0x5604acf98e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "v_in";
    .port_info 2 /INPUT 2 "opb0";
    .port_info 3 /INPUT 2 "opb1";
    .port_info 4 /INPUT 2 "opa0";
    .port_info 5 /INPUT 2 "opa1";
    .port_info 6 /OUTPUT 3 "d0";
    .port_info 7 /OUTPUT 3 "d1";
v0x5604acfae4b0_0 .net "clk", 0 0, v0x5604acfd8d10_0;  alias, 1 drivers
v0x5604acfae570_0 .var "d0", 2 0;
v0x5604acfae660_0 .var "d1", 2 0;
L_0x7fb227c70d08 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5604acfae760 .array "mem", 15 0;
v0x5604acfae760_0 .net v0x5604acfae760 0, 2 0, L_0x7fb227c70d08; 1 drivers
L_0x7fb227c70d50 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5604acfae760_1 .net v0x5604acfae760 1, 2 0, L_0x7fb227c70d50; 1 drivers
L_0x7fb227c70d98 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5604acfae760_2 .net v0x5604acfae760 2, 2 0, L_0x7fb227c70d98; 1 drivers
L_0x7fb227c70de0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5604acfae760_3 .net v0x5604acfae760 3, 2 0, L_0x7fb227c70de0; 1 drivers
L_0x7fb227c70e28 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5604acfae760_4 .net v0x5604acfae760 4, 2 0, L_0x7fb227c70e28; 1 drivers
L_0x7fb227c70e70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5604acfae760_5 .net v0x5604acfae760 5, 2 0, L_0x7fb227c70e70; 1 drivers
L_0x7fb227c70eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5604acfae760_6 .net v0x5604acfae760 6, 2 0, L_0x7fb227c70eb8; 1 drivers
L_0x7fb227c70f00 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5604acfae760_7 .net v0x5604acfae760 7, 2 0, L_0x7fb227c70f00; 1 drivers
L_0x7fb227c70f48 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5604acfae760_8 .net v0x5604acfae760 8, 2 0, L_0x7fb227c70f48; 1 drivers
L_0x7fb227c70f90 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5604acfae760_9 .net v0x5604acfae760 9, 2 0, L_0x7fb227c70f90; 1 drivers
L_0x7fb227c70fd8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5604acfae760_10 .net v0x5604acfae760 10, 2 0, L_0x7fb227c70fd8; 1 drivers
L_0x7fb227c71020 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5604acfae760_11 .net v0x5604acfae760 11, 2 0, L_0x7fb227c71020; 1 drivers
L_0x7fb227c71068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5604acfae760_12 .net v0x5604acfae760 12, 2 0, L_0x7fb227c71068; 1 drivers
L_0x7fb227c710b0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5604acfae760_13 .net v0x5604acfae760 13, 2 0, L_0x7fb227c710b0; 1 drivers
L_0x7fb227c710f8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5604acfae760_14 .net v0x5604acfae760 14, 2 0, L_0x7fb227c710f8; 1 drivers
L_0x7fb227c71140 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5604acfae760_15 .net v0x5604acfae760 15, 2 0, L_0x7fb227c71140; 1 drivers
v0x5604acfaea70_0 .net "opa0", 1 0, L_0x5604acfdf530;  alias, 1 drivers
v0x5604acfaeb80_0 .net "opa1", 1 0, L_0x5604acfdf6d0;  alias, 1 drivers
v0x5604acfaec50_0 .net "opb0", 1 0, L_0x5604acfded00;  alias, 1 drivers
v0x5604acfaed20_0 .net "opb1", 1 0, L_0x5604acfde6a0;  alias, 1 drivers
v0x5604acfaedf0_0 .net "v_in", 0 0, L_0x5604acfdfcc0;  1 drivers
S_0x5604acfaf020 .scope module, "neighbors_pipe_4cells_2neighbors_0" "neighbors_pipe_4cells_2neighbors" 2 333, 2 888 0, S_0x5604acf98e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "th_done_in";
    .port_info 2 /INPUT 1 "th_v_in";
    .port_info 3 /INPUT 1 "th_in";
    .port_info 4 /INPUT 2 "th_cell0_in";
    .port_info 5 /INPUT 2 "th_cell1_in";
    .port_info 6 /INPUT 3 "th_node0_in";
    .port_info 7 /INPUT 3 "th_node1_in";
    .port_info 8 /OUTPUT 1 "th_done_out";
    .port_info 9 /OUTPUT 1 "th_v_out";
    .port_info 10 /OUTPUT 1 "th_out";
    .port_info 11 /OUTPUT 2 "th_cell0_out";
    .port_info 12 /OUTPUT 2 "th_cell1_out";
    .port_info 13 /OUTPUT 3 "th_node0_out";
    .port_info 14 /OUTPUT 3 "th_node1_out";
    .port_info 15 /INPUT 1 "th_ch_in";
    .port_info 16 /INPUT 1 "flag_ch_in";
    .port_info 17 /OUTPUT 1 "th_ch_out";
    .port_info 18 /OUTPUT 1 "flag_ch_out";
    .port_info 19 /OUTPUT 3 "neighbor";
P_0x5604acfaf1b0 .param/str "init_file" 0 2 890, "/home/jeronimo/Documents/GIT/sa_verilog/rom/n0.rom";
L_0x7fb227c70258 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x5604acfb03b0_0 .net *"_ivl_0", 0 0, L_0x7fb227c70258;  1 drivers
L_0x7fb227c702a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5604acfb04b0_0 .net/2u *"_ivl_2", 2 0, L_0x7fb227c702a0;  1 drivers
v0x5604acfb0590_0 .net "clk", 0 0, v0x5604acfd8d10_0;  alias, 1 drivers
v0x5604acfb0630_0 .net "flag_ch_in", 0 0, v0x5604ace75ce0_0;  alias, 1 drivers
v0x5604acfb06d0_0 .var "flag_ch_out", 0 0;
v0x5604acfb0770_0 .net "m_out0", 2 0, v0x5604acfafb40_0;  1 drivers
v0x5604acfb0810_0 .net "neighbor", 2 0, L_0x5604acfda950;  alias, 1 drivers
v0x5604acfb08d0_0 .net "th_cell0_in", 1 0, v0x5604ace65ea0_0;  alias, 1 drivers
v0x5604acfb09c0_0 .var "th_cell0_out", 1 0;
v0x5604acfb0b10_0 .net "th_cell1_in", 1 0, v0x5604ace66210_0;  alias, 1 drivers
v0x5604acfb0c00_0 .var "th_cell1_out", 1 0;
v0x5604acfb0cc0_0 .net "th_ch_in", 0 0, v0x5604ace63120_0;  alias, 1 drivers
v0x5604acfb0db0_0 .var "th_ch_out", 0 0;
v0x5604acfb0e70_0 .net "th_done_in", 0 0, v0x5604ace632a0_0;  alias, 1 drivers
v0x5604acfb0f40_0 .var "th_done_out", 0 0;
v0x5604acfb0fe0_0 .net "th_in", 0 0, v0x5604ace63440_0;  alias, 1 drivers
v0x5604acfb10d0_0 .net "th_node0_in", 2 0, L_0x5604acfd9ae0;  alias, 1 drivers
v0x5604acfb11a0_0 .var "th_node0_out", 2 0;
v0x5604acfb1260_0 .net "th_node1_in", 2 0, L_0x5604acfd9c70;  alias, 1 drivers
v0x5604acfb1350_0 .var "th_node1_out", 2 0;
v0x5604acfb1410_0 .var "th_out", 0 0;
v0x5604acfb14f0_0 .net "th_v_in", 0 0, v0x5604ace6b100_0;  alias, 1 drivers
v0x5604acfb15c0_0 .var "th_v_out", 0 0;
L_0x5604acfda950 .functor MUXZ 3, L_0x7fb227c702a0, v0x5604acfafb40_0, L_0x7fb227c70258, C4<>;
L_0x5604acfdaa90 .part L_0x5604acfd9ae0, 0, 2;
S_0x5604acfaf560 .scope module, "m_mem_2r_1w_width3_depth2" "mem_2r_1w_width3_depth2" 2 936, 2 965 0, S_0x5604acfaf020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 2 "rd_addr0";
    .port_info 3 /INPUT 2 "rd_addr1";
    .port_info 4 /OUTPUT 3 "out0";
    .port_info 5 /OUTPUT 3 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 2 "wr_addr";
    .port_info 8 /INPUT 3 "wr_data";
P_0x5604acfaf2d0 .param/str "init_file" 0 2 967, "/home/jeronimo/Documents/GIT/sa_verilog/rom/n0.rom";
v0x5604acfaf920_0 .net "clk", 0 0, v0x5604acfd8d10_0;  alias, 1 drivers
v0x5604acfaf9c0_0 .var/i "i", 31 0;
v0x5604acfafaa0 .array "mem", 3 0, 2 0;
v0x5604acfafb40_0 .var "out0", 2 0;
v0x5604acfafc20_0 .var "out1", 2 0;
L_0x7fb227c702e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5604acfafd00_0 .net "rd", 0 0, L_0x7fb227c702e8;  1 drivers
v0x5604acfafdc0_0 .net "rd_addr0", 1 0, L_0x5604acfdaa90;  1 drivers
o0x7fb227cbbc58 .functor BUFZ 2, C4<zz>; HiZ drive
v0x5604acfafea0_0 .net "rd_addr1", 1 0, o0x7fb227cbbc58;  0 drivers
L_0x7fb227c70330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5604acfaff80_0 .net "wr", 0 0, L_0x7fb227c70330;  1 drivers
L_0x7fb227c70378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5604acfb00d0_0 .net "wr_addr", 1 0, L_0x7fb227c70378;  1 drivers
L_0x7fb227c703c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5604acfb01b0_0 .net "wr_data", 2 0, L_0x7fb227c703c0;  1 drivers
S_0x5604acfb18e0 .scope module, "neighbors_pipe_4cells_2neighbors_1" "neighbors_pipe_4cells_2neighbors" 2 432, 2 888 0, S_0x5604acf98e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "th_done_in";
    .port_info 2 /INPUT 1 "th_v_in";
    .port_info 3 /INPUT 1 "th_in";
    .port_info 4 /INPUT 2 "th_cell0_in";
    .port_info 5 /INPUT 2 "th_cell1_in";
    .port_info 6 /INPUT 3 "th_node0_in";
    .port_info 7 /INPUT 3 "th_node1_in";
    .port_info 8 /OUTPUT 1 "th_done_out";
    .port_info 9 /OUTPUT 1 "th_v_out";
    .port_info 10 /OUTPUT 1 "th_out";
    .port_info 11 /OUTPUT 2 "th_cell0_out";
    .port_info 12 /OUTPUT 2 "th_cell1_out";
    .port_info 13 /OUTPUT 3 "th_node0_out";
    .port_info 14 /OUTPUT 3 "th_node1_out";
    .port_info 15 /INPUT 1 "th_ch_in";
    .port_info 16 /INPUT 1 "flag_ch_in";
    .port_info 17 /OUTPUT 1 "th_ch_out";
    .port_info 18 /OUTPUT 1 "flag_ch_out";
    .port_info 19 /OUTPUT 3 "neighbor";
P_0x5604acfb1a70 .param/str "init_file" 0 2 890, "/home/jeronimo/Documents/GIT/sa_verilog/rom/n1.rom";
L_0x7fb227c70a38 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x5604acfb2c20_0 .net *"_ivl_0", 0 0, L_0x7fb227c70a38;  1 drivers
L_0x7fb227c70a80 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5604acfb2d20_0 .net/2u *"_ivl_2", 2 0, L_0x7fb227c70a80;  1 drivers
v0x5604acfb2e00_0 .net "clk", 0 0, v0x5604acfd8d10_0;  alias, 1 drivers
v0x5604acfb2ea0_0 .net "flag_ch_in", 0 0, L_0x5604acfdd700;  1 drivers
v0x5604acfb2f40_0 .var "flag_ch_out", 0 0;
v0x5604acfb3000_0 .net "m_out0", 2 0, v0x5604acfb2440_0;  1 drivers
v0x5604acfb30c0_0 .net "neighbor", 2 0, L_0x5604acfdd060;  alias, 1 drivers
v0x5604acfb3180_0 .net "th_cell0_in", 1 0, v0x5604acfb09c0_0;  alias, 1 drivers
v0x5604acfb3240_0 .var "th_cell0_out", 1 0;
v0x5604acfb3390_0 .net "th_cell1_in", 1 0, v0x5604acfb0c00_0;  alias, 1 drivers
v0x5604acfb3480_0 .var "th_cell1_out", 1 0;
v0x5604acfb3540_0 .net "th_ch_in", 0 0, v0x5604acfb0db0_0;  alias, 1 drivers
v0x5604acfb3630_0 .var "th_ch_out", 0 0;
v0x5604acfb36f0_0 .net "th_done_in", 0 0, L_0x5604acfdd2c0;  1 drivers
v0x5604acfb37b0_0 .var "th_done_out", 0 0;
v0x5604acfb3870_0 .net "th_in", 0 0, v0x5604acfb1410_0;  alias, 1 drivers
v0x5604acfb3960_0 .net "th_node0_in", 2 0, v0x5604acfb1350_0;  alias, 1 drivers
v0x5604acfb3b40_0 .var "th_node0_out", 2 0;
v0x5604acfb3c00_0 .net "th_node1_in", 2 0, v0x5604acfb1350_0;  alias, 1 drivers
v0x5604acfb3cc0_0 .var "th_node1_out", 2 0;
v0x5604acfb3da0_0 .var "th_out", 0 0;
v0x5604acfb3e80_0 .net "th_v_in", 0 0, L_0x5604acfdd420;  1 drivers
v0x5604acfb3f40_0 .var "th_v_out", 0 0;
L_0x5604acfdd060 .functor MUXZ 3, L_0x7fb227c70a80, v0x5604acfb2440_0, L_0x7fb227c70a38, C4<>;
L_0x5604acfdd1f0 .part v0x5604acfb1350_0, 0, 2;
S_0x5604acfb1e60 .scope module, "m_mem_2r_1w_width3_depth2" "mem_2r_1w_width3_depth2" 2 936, 2 965 0, S_0x5604acfb18e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 2 "rd_addr0";
    .port_info 3 /INPUT 2 "rd_addr1";
    .port_info 4 /OUTPUT 3 "out0";
    .port_info 5 /OUTPUT 3 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 2 "wr_addr";
    .port_info 8 /INPUT 3 "wr_data";
P_0x5604acfb1bd0 .param/str "init_file" 0 2 967, "/home/jeronimo/Documents/GIT/sa_verilog/rom/n1.rom";
v0x5604acfb2220_0 .net "clk", 0 0, v0x5604acfd8d10_0;  alias, 1 drivers
v0x5604acfb22c0_0 .var/i "i", 31 0;
v0x5604acfb23a0 .array "mem", 3 0, 2 0;
v0x5604acfb2440_0 .var "out0", 2 0;
v0x5604acfb2520_0 .var "out1", 2 0;
L_0x7fb227c70ac8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5604acfb2600_0 .net "rd", 0 0, L_0x7fb227c70ac8;  1 drivers
v0x5604acfb26c0_0 .net "rd_addr0", 1 0, L_0x5604acfdd1f0;  1 drivers
o0x7fb227cbc5b8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x5604acfb27a0_0 .net "rd_addr1", 1 0, o0x7fb227cbc5b8;  0 drivers
L_0x7fb227c70b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5604acfb2880_0 .net "wr", 0 0, L_0x7fb227c70b10;  1 drivers
L_0x7fb227c70b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5604acfb2940_0 .net "wr_addr", 1 0, L_0x7fb227c70b58;  1 drivers
L_0x7fb227c70ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5604acfb2a20_0 .net "wr_data", 2 0, L_0x7fb227c70ba0;  1 drivers
S_0x5604acfb4330 .scope module, "node_cell_pipe_2th_4cells_0" "node_cell_pipe_2th_4cells" 2 359, 2 1009 0, S_0x5604acf98e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "th_done_in";
    .port_info 2 /INPUT 1 "th_v_in";
    .port_info 3 /INPUT 1 "th_in";
    .port_info 4 /INPUT 2 "th_cell0_in";
    .port_info 5 /INPUT 2 "th_cell1_in";
    .port_info 6 /INPUT 3 "th_node0_in";
    .port_info 7 /INPUT 3 "th_node1_in";
    .port_info 8 /OUTPUT 2 "th_cell0_out";
    .port_info 9 /OUTPUT 2 "th_cell1_out";
    .port_info 10 /INPUT 1 "th_ch_in";
    .port_info 11 /INPUT 1 "flag_ch_in";
    .port_info 12 /INPUT 3 "th_neighbor_in";
    .port_info 13 /OUTPUT 1 "node0_v";
    .port_info 14 /OUTPUT 3 "neighbor_cell";
L_0x5604acfa3ef0 .functor BUFZ 1, L_0x5604acfdae30, C4<0>, C4<0>, C4<0>;
v0x5604acfb8310_0 .net *"_ivl_19", 0 0, v0x5604acfb99d0_0;  1 drivers
v0x5604acfb8410_0 .net *"_ivl_23", 1 0, L_0x5604acfdb480;  1 drivers
v0x5604acfb84f0_0 .net *"_ivl_30", 1 0, L_0x5604acfdb6c0;  1 drivers
v0x5604acfb85b0_0 .net *"_ivl_36", 1 0, L_0x5604acfdb8c0;  1 drivers
v0x5604acfb8690_0 .net *"_ivl_42", 1 0, L_0x5604acfdbbe0;  1 drivers
v0x5604acfb8770_0 .net "ch_cell0", 1 0, L_0x5604acfdb080;  1 drivers
v0x5604acfb8850_0 .net "ch_cell1", 1 0, L_0x5604acfdb230;  1 drivers
v0x5604acfb8930_0 .net "ch_out", 11 0, v0x5604acfb4cb0_0;  1 drivers
v0x5604acfb89f0_0 .var "ch_wr", 0 0;
v0x5604acfb8b20_0 .var "ch_wr_addr", 0 0;
v0x5604acfb8bf0_0 .var "ch_wr_data", 11 0;
v0x5604acfb8cc0_0 .net "clk", 0 0, v0x5604acfd8d10_0;  alias, 1 drivers
v0x5604acfb8d60_0 .net "flag_ch_in", 0 0, L_0x5604acfdc060;  1 drivers
v0x5604acfb8e00_0 .var "flag_ch_p", 0 0;
v0x5604acfb8ea0_0 .net "m0_out0", 1 0, v0x5604acfb5d50_0;  1 drivers
v0x5604acfb8f90_0 .var "m0_wr", 0 0;
v0x5604acfb9060_0 .var "m0_wr_addr", 2 0;
v0x5604acfb9130_0 .var "m0_wr_data", 1 0;
v0x5604acfb9200_0 .net "m1_out0", 1 0, v0x5604acfb6c00_0;  1 drivers
v0x5604acfb92d0_0 .var "m1_wr", 0 0;
v0x5604acfb93a0_0 .var "m1_wr_addr", 2 0;
v0x5604acfb9470_0 .var "m1_wr_data", 1 0;
v0x5604acfb9540_0 .net "n0", 1 0, L_0x5604acfdad00;  1 drivers
v0x5604acfb95e0_0 .net "n0_v", 0 0, L_0x5604acfdae30;  1 drivers
v0x5604acfb9680_0 .var "n0_v_p", 0 0;
v0x5604acfb9740_0 .net "n1", 1 0, L_0x5604acfdaf00;  1 drivers
v0x5604acfb9820_0 .net "n1_v", 0 0, L_0x5604acfdafa0;  1 drivers
v0x5604acfb98e0_0 .net "neighbor_cell", 2 0, L_0x5604acfdb3b0;  alias, 1 drivers
v0x5604acfb99d0_0 .var "neighbor_v_p", 0 0;
v0x5604acfb9a70_0 .net "node0_v", 0 0, L_0x5604acfa3ef0;  1 drivers
v0x5604acfb9b30_0 .net "p0", 0 0, L_0x5604acfdabc0;  1 drivers
v0x5604acfb9bf0_0 .net "p1", 0 0, L_0x5604acfdac60;  1 drivers
v0x5604acfb9cb0_0 .net "p_out0", 0 0, v0x5604acfb7aa0_0;  1 drivers
o0x7fb227cbdf68 .functor BUFZ 1, C4<z>; HiZ drive
v0x5604acfb9f90_0 .net "p_out1", 0 0, o0x7fb227cbdf68;  0 drivers
v0x5604acfba030_0 .var "p_wr1", 0 0;
v0x5604acfba100_0 .var "p_wr_addr1", 2 0;
v0x5604acfba1d0_0 .var "p_wr_data", 0 0;
v0x5604acfba2a0_0 .net "th_cell0_in", 1 0, v0x5604acfb09c0_0;  alias, 1 drivers
v0x5604acfba340_0 .var "th_cell0_out", 1 0;
v0x5604acfba3e0_0 .net "th_cell1_in", 1 0, v0x5604acfb0c00_0;  alias, 1 drivers
v0x5604acfba4d0_0 .var "th_cell1_out", 1 0;
v0x5604acfba590_0 .net "th_ch_in", 0 0, v0x5604acfb0db0_0;  alias, 1 drivers
v0x5604acfba630_0 .var "th_ch_p", 0 0;
v0x5604acfba710_0 .net "th_done_in", 0 0, L_0x5604acfdbe60;  1 drivers
v0x5604acfba7d0_0 .net "th_in", 0 0, v0x5604acfb1410_0;  alias, 1 drivers
o0x7fb227cbdff8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x5604acfba8e0_0 .net "th_neighbor_in", 2 0, o0x7fb227cbdff8;  0 drivers
v0x5604acfba9c0_0 .net "th_node0_in", 2 0, v0x5604acfb11a0_0;  alias, 1 drivers
v0x5604acfbaa80_0 .net "th_node1_in", 2 0, v0x5604acfb1350_0;  alias, 1 drivers
v0x5604acfbab20_0 .net "th_v_in", 0 0, L_0x5604acfdbf60;  1 drivers
L_0x5604acfdabc0 .part v0x5604acfb4cb0_0, 0, 1;
L_0x5604acfdac60 .part v0x5604acfb4cb0_0, 1, 1;
L_0x5604acfdad00 .part v0x5604acfb4cb0_0, 2, 2;
L_0x5604acfdae30 .part v0x5604acfb4cb0_0, 4, 1;
L_0x5604acfdaf00 .part v0x5604acfb4cb0_0, 5, 2;
L_0x5604acfdafa0 .part v0x5604acfb4cb0_0, 7, 1;
L_0x5604acfdb080 .part v0x5604acfb4cb0_0, 8, 2;
L_0x5604acfdb230 .part v0x5604acfb4cb0_0, 10, 2;
L_0x5604acfdb3b0 .concat8 [ 2 1 0 0], L_0x5604acfdb480, v0x5604acfb99d0_0;
L_0x5604acfdb480 .functor MUXZ 2, v0x5604acfb5d50_0, v0x5604acfb6c00_0, v0x5604acfb7aa0_0, C4<>;
L_0x5604acfdb6c0 .part o0x7fb227cbdff8, 0, 2;
L_0x5604acfdb760 .concat [ 2 1 0 0], L_0x5604acfdb6c0, v0x5604acfb1410_0;
L_0x5604acfdb8c0 .part o0x7fb227cbdff8, 0, 2;
L_0x5604acfdb960 .concat [ 2 1 0 0], L_0x5604acfdb8c0, v0x5604acfb1410_0;
L_0x5604acfdbbe0 .part o0x7fb227cbdff8, 0, 2;
L_0x5604acfdbcb0 .concat [ 2 1 0 0], L_0x5604acfdbbe0, v0x5604acfb1410_0;
S_0x5604acfb4680 .scope module, "ch_mem_2r_1w_width12_depth1" "mem_2r_1w_width12_depth1" 2 1174, 2 844 0, S_0x5604acfb4330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 1 "rd_addr0";
    .port_info 3 /INPUT 1 "rd_addr1";
    .port_info 4 /OUTPUT 12 "out0";
    .port_info 5 /OUTPUT 12 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 1 "wr_addr";
    .port_info 8 /INPUT 12 "wr_data";
P_0x5604acfb4880 .param/str "init_file" 0 2 846, "mem_file.txt";
v0x5604acfb4a70_0 .net "clk", 0 0, v0x5604acfd8d10_0;  alias, 1 drivers
v0x5604acfb4b30_0 .var/i "i", 31 0;
v0x5604acfb4c10 .array "mem", 1 0, 11 0;
v0x5604acfb4cb0_0 .var "out0", 11 0;
v0x5604acfb4d90_0 .var "out1", 11 0;
L_0x7fb227c704e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5604acfb4ec0_0 .net "rd", 0 0, L_0x7fb227c704e0;  1 drivers
v0x5604acfb4f80_0 .net "rd_addr0", 0 0, v0x5604acfb0db0_0;  alias, 1 drivers
o0x7fb227cbcf78 .functor BUFZ 1, C4<z>; HiZ drive
v0x5604acfb5090_0 .net "rd_addr1", 0 0, o0x7fb227cbcf78;  0 drivers
v0x5604acfb5170_0 .net "wr", 0 0, v0x5604acfb89f0_0;  1 drivers
v0x5604acfb5230_0 .net "wr_addr", 0 0, v0x5604acfb8b20_0;  1 drivers
v0x5604acfb5310_0 .net "wr_data", 11 0, v0x5604acfb8bf0_0;  1 drivers
S_0x5604acfb5510 .scope module, "m0_mem_2r_1w_width2_depth3" "mem_2r_1w_width2_depth3" 2 1129, 2 1212 0, S_0x5604acfb4330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 3 "rd_addr0";
    .port_info 3 /INPUT 3 "rd_addr1";
    .port_info 4 /OUTPUT 2 "out0";
    .port_info 5 /OUTPUT 2 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 3 "wr_addr";
    .port_info 8 /INPUT 2 "wr_data";
P_0x5604acfb56c0 .param/str "init_file" 0 2 1214, "/home/jeronimo/Documents/GIT/sa_verilog/rom/n_c.rom";
v0x5604acfb5920_0 .net "clk", 0 0, v0x5604acfd8d10_0;  alias, 1 drivers
v0x5604acfb5bd0_0 .var/i "i", 31 0;
v0x5604acfb5cb0 .array "mem", 7 0, 1 0;
v0x5604acfb5d50_0 .var "out0", 1 0;
v0x5604acfb5e30_0 .var "out1", 1 0;
L_0x7fb227c70408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5604acfb5f10_0 .net "rd", 0 0, L_0x7fb227c70408;  1 drivers
v0x5604acfb5fd0_0 .net "rd_addr0", 2 0, L_0x5604acfdb760;  1 drivers
o0x7fb227cbd2d8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x5604acfb60b0_0 .net "rd_addr1", 2 0, o0x7fb227cbd2d8;  0 drivers
v0x5604acfb6190_0 .net "wr", 0 0, v0x5604acfb8f90_0;  1 drivers
v0x5604acfb62e0_0 .net "wr_addr", 2 0, v0x5604acfb9060_0;  1 drivers
v0x5604acfb63c0_0 .net "wr_data", 1 0, v0x5604acfb9130_0;  1 drivers
S_0x5604acfb65c0 .scope module, "m1_mem_2r_1w_width2_depth3" "mem_2r_1w_width2_depth3" 2 1145, 2 1212 0, S_0x5604acfb4330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 3 "rd_addr0";
    .port_info 3 /INPUT 3 "rd_addr1";
    .port_info 4 /OUTPUT 2 "out0";
    .port_info 5 /OUTPUT 2 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 3 "wr_addr";
    .port_info 8 /INPUT 2 "wr_data";
P_0x5604acfb6750 .param/str "init_file" 0 2 1214, "/home/jeronimo/Documents/GIT/sa_verilog/rom/n_c.rom";
v0x5604acfb69e0_0 .net "clk", 0 0, v0x5604acfd8d10_0;  alias, 1 drivers
v0x5604acfb6a80_0 .var/i "i", 31 0;
v0x5604acfb6b60 .array "mem", 7 0, 1 0;
v0x5604acfb6c00_0 .var "out0", 1 0;
v0x5604acfb6ce0_0 .var "out1", 1 0;
L_0x7fb227c70450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5604acfb6dc0_0 .net "rd", 0 0, L_0x7fb227c70450;  1 drivers
v0x5604acfb6e80_0 .net "rd_addr0", 2 0, L_0x5604acfdb960;  1 drivers
o0x7fb227cbd638 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x5604acfb6f60_0 .net "rd_addr1", 2 0, o0x7fb227cbd638;  0 drivers
v0x5604acfb7040_0 .net "wr", 0 0, v0x5604acfb92d0_0;  1 drivers
v0x5604acfb7190_0 .net "wr_addr", 2 0, v0x5604acfb93a0_0;  1 drivers
v0x5604acfb7270_0 .net "wr_data", 1 0, v0x5604acfb9470_0;  1 drivers
S_0x5604acfb7470 .scope module, "p_mem_2r_1w_width1_depth3" "mem_2r_1w_width1_depth3" 2 1161, 2 800 0, S_0x5604acfb4330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 3 "rd_addr0";
    .port_info 3 /INPUT 3 "rd_addr1";
    .port_info 4 /OUTPUT 1 "out0";
    .port_info 5 /OUTPUT 1 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 3 "wr_addr";
    .port_info 8 /INPUT 1 "wr_data";
P_0x5604acfb7600 .param/str "init_file" 0 2 802, "/home/jeronimo/Documents/GIT/sa_verilog/rom/p.rom";
v0x5604acfb7880_0 .net "clk", 0 0, v0x5604acfd8d10_0;  alias, 1 drivers
v0x5604acfb7920_0 .var/i "i", 31 0;
v0x5604acfb7a00 .array "mem", 7 0, 0 0;
v0x5604acfb7aa0_0 .var "out0", 0 0;
v0x5604acfb7b80_0 .var "out1", 0 0;
L_0x7fb227c70498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5604acfb7c60_0 .net "rd", 0 0, L_0x7fb227c70498;  1 drivers
v0x5604acfb7d20_0 .net "rd_addr0", 2 0, L_0x5604acfdbcb0;  1 drivers
o0x7fb227cbd998 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x5604acfb7e00_0 .net "rd_addr1", 2 0, o0x7fb227cbd998;  0 drivers
v0x5604acfb7ee0_0 .net "wr", 0 0, v0x5604acfba030_0;  1 drivers
v0x5604acfb8030_0 .net "wr_addr", 2 0, v0x5604acfba100_0;  1 drivers
v0x5604acfb8110_0 .net "wr_data", 0 0, v0x5604acfba1d0_0;  1 drivers
S_0x5604acfbadc0 .scope module, "node_cell_pipe_2th_4cells_1" "node_cell_pipe_2th_4cells" 2 458, 2 1009 0, S_0x5604acf98e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "th_done_in";
    .port_info 2 /INPUT 1 "th_v_in";
    .port_info 3 /INPUT 1 "th_in";
    .port_info 4 /INPUT 2 "th_cell0_in";
    .port_info 5 /INPUT 2 "th_cell1_in";
    .port_info 6 /INPUT 3 "th_node0_in";
    .port_info 7 /INPUT 3 "th_node1_in";
    .port_info 8 /OUTPUT 2 "th_cell0_out";
    .port_info 9 /OUTPUT 2 "th_cell1_out";
    .port_info 10 /INPUT 1 "th_ch_in";
    .port_info 11 /INPUT 1 "flag_ch_in";
    .port_info 12 /INPUT 3 "th_neighbor_in";
    .port_info 13 /OUTPUT 1 "node0_v";
    .port_info 14 /OUTPUT 3 "neighbor_cell";
L_0x5604acfde450 .functor BUFZ 1, L_0x5604acfddc20, C4<0>, C4<0>, C4<0>;
v0x5604acfbebb0_0 .net *"_ivl_19", 0 0, v0x5604acfc0270_0;  1 drivers
v0x5604acfbecb0_0 .net *"_ivl_23", 1 0, L_0x5604acfde260;  1 drivers
v0x5604acfbed90_0 .net *"_ivl_30", 1 0, L_0x5604acfde510;  1 drivers
v0x5604acfbee50_0 .net *"_ivl_36", 1 0, L_0x5604acfde710;  1 drivers
v0x5604acfbef30_0 .net *"_ivl_42", 1 0, L_0x5604acfde970;  1 drivers
v0x5604acfbf010_0 .net "ch_cell0", 1 0, L_0x5604acfddf00;  1 drivers
v0x5604acfbf0f0_0 .net "ch_cell1", 1 0, L_0x5604acfddfa0;  1 drivers
v0x5604acfbf1d0_0 .net "ch_out", 11 0, v0x5604acfbb770_0;  1 drivers
v0x5604acfbf290_0 .var "ch_wr", 0 0;
v0x5604acfbf3c0_0 .var "ch_wr_addr", 0 0;
v0x5604acfbf490_0 .var "ch_wr_data", 11 0;
v0x5604acfbf560_0 .net "clk", 0 0, v0x5604acfd8d10_0;  alias, 1 drivers
v0x5604acfbf600_0 .net "flag_ch_in", 0 0, L_0x5604acfdeed0;  1 drivers
v0x5604acfbf6a0_0 .var "flag_ch_p", 0 0;
v0x5604acfbf740_0 .net "m0_out0", 1 0, v0x5604acfbc5f0_0;  1 drivers
v0x5604acfbf830_0 .var "m0_wr", 0 0;
v0x5604acfbf900_0 .var "m0_wr_addr", 2 0;
v0x5604acfbf9d0_0 .var "m0_wr_data", 1 0;
v0x5604acfbfaa0_0 .net "m1_out0", 1 0, v0x5604acfbd4a0_0;  1 drivers
v0x5604acfbfb70_0 .var "m1_wr", 0 0;
v0x5604acfbfc40_0 .var "m1_wr_addr", 2 0;
v0x5604acfbfd10_0 .var "m1_wr_data", 1 0;
v0x5604acfbfde0_0 .net "n0", 1 0, L_0x5604acfddac0;  1 drivers
v0x5604acfbfe80_0 .net "n0_v", 0 0, L_0x5604acfddc20;  1 drivers
v0x5604acfbff20_0 .var "n0_v_p", 0 0;
v0x5604acfbffe0_0 .net "n1", 1 0, L_0x5604acfddd20;  1 drivers
v0x5604acfc00c0_0 .net "n1_v", 0 0, L_0x5604acfdddf0;  1 drivers
v0x5604acfc0180_0 .net "neighbor_cell", 2 0, L_0x5604acfde190;  alias, 1 drivers
v0x5604acfc0270_0 .var "neighbor_v_p", 0 0;
v0x5604acfc0310_0 .net "node0_v", 0 0, L_0x5604acfde450;  1 drivers
v0x5604acfc03d0_0 .net "p0", 0 0, L_0x5604acfdd950;  1 drivers
v0x5604acfc0490_0 .net "p1", 0 0, L_0x5604acfdda20;  1 drivers
v0x5604acfc0550_0 .net "p_out0", 0 0, v0x5604acfbe340_0;  1 drivers
o0x7fb227cbf3d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5604acfc0830_0 .net "p_out1", 0 0, o0x7fb227cbf3d8;  0 drivers
v0x5604acfc08d0_0 .var "p_wr1", 0 0;
v0x5604acfc09a0_0 .var "p_wr_addr1", 2 0;
v0x5604acfc0a70_0 .var "p_wr_data", 0 0;
v0x5604acfc0b40_0 .net "th_cell0_in", 1 0, v0x5604acfb3240_0;  alias, 1 drivers
v0x5604acfc0c10_0 .var "th_cell0_out", 1 0;
v0x5604acfc0ce0_0 .net "th_cell1_in", 1 0, v0x5604acfb3480_0;  alias, 1 drivers
v0x5604acfc0db0_0 .var "th_cell1_out", 1 0;
v0x5604acfc0e80_0 .net "th_ch_in", 0 0, v0x5604acfb3630_0;  alias, 1 drivers
v0x5604acfc0f20_0 .var "th_ch_p", 0 0;
v0x5604acfc0fe0_0 .net "th_done_in", 0 0, L_0x5604acfdeba0;  1 drivers
v0x5604acfc10a0_0 .net "th_in", 0 0, v0x5604acfb3da0_0;  alias, 1 drivers
o0x7fb227cbf468 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x5604acfc1160_0 .net "th_neighbor_in", 2 0, o0x7fb227cbf468;  0 drivers
v0x5604acfc1220_0 .net "th_node0_in", 2 0, v0x5604acfb3b40_0;  alias, 1 drivers
v0x5604acfc1310_0 .net "th_node1_in", 2 0, v0x5604acfb3cc0_0;  alias, 1 drivers
v0x5604acfc13e0_0 .net "th_v_in", 0 0, L_0x5604acfded70;  1 drivers
L_0x5604acfdd950 .part v0x5604acfbb770_0, 0, 1;
L_0x5604acfdda20 .part v0x5604acfbb770_0, 1, 1;
L_0x5604acfddac0 .part v0x5604acfbb770_0, 2, 2;
L_0x5604acfddc20 .part v0x5604acfbb770_0, 4, 1;
L_0x5604acfddd20 .part v0x5604acfbb770_0, 5, 2;
L_0x5604acfdddf0 .part v0x5604acfbb770_0, 7, 1;
L_0x5604acfddf00 .part v0x5604acfbb770_0, 8, 2;
L_0x5604acfddfa0 .part v0x5604acfbb770_0, 10, 2;
L_0x5604acfde190 .concat8 [ 2 1 0 0], L_0x5604acfde260, v0x5604acfc0270_0;
L_0x5604acfde260 .functor MUXZ 2, v0x5604acfbc5f0_0, v0x5604acfbd4a0_0, v0x5604acfbe340_0, C4<>;
L_0x5604acfde510 .part o0x7fb227cbf468, 0, 2;
L_0x5604acfde5b0 .concat [ 2 1 0 0], L_0x5604acfde510, v0x5604acfb3da0_0;
L_0x5604acfde710 .part o0x7fb227cbf468, 0, 2;
L_0x5604acfde800 .concat [ 2 1 0 0], L_0x5604acfde710, v0x5604acfb3da0_0;
L_0x5604acfde970 .part o0x7fb227cbf468, 0, 2;
L_0x5604acfdea40 .concat [ 2 1 0 0], L_0x5604acfde970, v0x5604acfb3da0_0;
S_0x5604acfbb110 .scope module, "ch_mem_2r_1w_width12_depth1" "mem_2r_1w_width12_depth1" 2 1174, 2 844 0, S_0x5604acfbadc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 1 "rd_addr0";
    .port_info 3 /INPUT 1 "rd_addr1";
    .port_info 4 /OUTPUT 12 "out0";
    .port_info 5 /OUTPUT 12 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 1 "wr_addr";
    .port_info 8 /INPUT 12 "wr_data";
P_0x5604acfbb310 .param/str "init_file" 0 2 846, "mem_file.txt";
v0x5604acfbb500_0 .net "clk", 0 0, v0x5604acfd8d10_0;  alias, 1 drivers
v0x5604acfbb5c0_0 .var/i "i", 31 0;
v0x5604acfbb6a0 .array "mem", 1 0, 11 0;
v0x5604acfbb770_0 .var "out0", 11 0;
v0x5604acfbb850_0 .var "out1", 11 0;
L_0x7fb227c70cc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5604acfbb980_0 .net "rd", 0 0, L_0x7fb227c70cc0;  1 drivers
v0x5604acfbba40_0 .net "rd_addr0", 0 0, v0x5604acfb3630_0;  alias, 1 drivers
o0x7fb227cbe3e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5604acfbbb00_0 .net "rd_addr1", 0 0, o0x7fb227cbe3e8;  0 drivers
v0x5604acfbbbc0_0 .net "wr", 0 0, v0x5604acfbf290_0;  1 drivers
v0x5604acfbbc80_0 .net "wr_addr", 0 0, v0x5604acfbf3c0_0;  1 drivers
v0x5604acfbbd60_0 .net "wr_data", 11 0, v0x5604acfbf490_0;  1 drivers
S_0x5604acfbbf60 .scope module, "m0_mem_2r_1w_width2_depth3" "mem_2r_1w_width2_depth3" 2 1129, 2 1212 0, S_0x5604acfbadc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 3 "rd_addr0";
    .port_info 3 /INPUT 3 "rd_addr1";
    .port_info 4 /OUTPUT 2 "out0";
    .port_info 5 /OUTPUT 2 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 3 "wr_addr";
    .port_info 8 /INPUT 2 "wr_data";
P_0x5604acfbc110 .param/str "init_file" 0 2 1214, "/home/jeronimo/Documents/GIT/sa_verilog/rom/n_c.rom";
v0x5604acfbc3d0_0 .net "clk", 0 0, v0x5604acfd8d10_0;  alias, 1 drivers
v0x5604acfbc470_0 .var/i "i", 31 0;
v0x5604acfbc550 .array "mem", 7 0, 1 0;
v0x5604acfbc5f0_0 .var "out0", 1 0;
v0x5604acfbc6d0_0 .var "out1", 1 0;
L_0x7fb227c70be8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5604acfbc7b0_0 .net "rd", 0 0, L_0x7fb227c70be8;  1 drivers
v0x5604acfbc870_0 .net "rd_addr0", 2 0, L_0x5604acfde5b0;  1 drivers
o0x7fb227cbe748 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x5604acfbc950_0 .net "rd_addr1", 2 0, o0x7fb227cbe748;  0 drivers
v0x5604acfbca30_0 .net "wr", 0 0, v0x5604acfbf830_0;  1 drivers
v0x5604acfbcb80_0 .net "wr_addr", 2 0, v0x5604acfbf900_0;  1 drivers
v0x5604acfbcc60_0 .net "wr_data", 1 0, v0x5604acfbf9d0_0;  1 drivers
S_0x5604acfbce60 .scope module, "m1_mem_2r_1w_width2_depth3" "mem_2r_1w_width2_depth3" 2 1145, 2 1212 0, S_0x5604acfbadc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 3 "rd_addr0";
    .port_info 3 /INPUT 3 "rd_addr1";
    .port_info 4 /OUTPUT 2 "out0";
    .port_info 5 /OUTPUT 2 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 3 "wr_addr";
    .port_info 8 /INPUT 2 "wr_data";
P_0x5604acfbcff0 .param/str "init_file" 0 2 1214, "/home/jeronimo/Documents/GIT/sa_verilog/rom/n_c.rom";
v0x5604acfbd280_0 .net "clk", 0 0, v0x5604acfd8d10_0;  alias, 1 drivers
v0x5604acfbd320_0 .var/i "i", 31 0;
v0x5604acfbd400 .array "mem", 7 0, 1 0;
v0x5604acfbd4a0_0 .var "out0", 1 0;
v0x5604acfbd580_0 .var "out1", 1 0;
L_0x7fb227c70c30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5604acfbd660_0 .net "rd", 0 0, L_0x7fb227c70c30;  1 drivers
v0x5604acfbd720_0 .net "rd_addr0", 2 0, L_0x5604acfde800;  1 drivers
o0x7fb227cbeaa8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x5604acfbd800_0 .net "rd_addr1", 2 0, o0x7fb227cbeaa8;  0 drivers
v0x5604acfbd8e0_0 .net "wr", 0 0, v0x5604acfbfb70_0;  1 drivers
v0x5604acfbda30_0 .net "wr_addr", 2 0, v0x5604acfbfc40_0;  1 drivers
v0x5604acfbdb10_0 .net "wr_data", 1 0, v0x5604acfbfd10_0;  1 drivers
S_0x5604acfbdd10 .scope module, "p_mem_2r_1w_width1_depth3" "mem_2r_1w_width1_depth3" 2 1161, 2 800 0, S_0x5604acfbadc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 3 "rd_addr0";
    .port_info 3 /INPUT 3 "rd_addr1";
    .port_info 4 /OUTPUT 1 "out0";
    .port_info 5 /OUTPUT 1 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 3 "wr_addr";
    .port_info 8 /INPUT 1 "wr_data";
P_0x5604acfbdea0 .param/str "init_file" 0 2 802, "/home/jeronimo/Documents/GIT/sa_verilog/rom/p.rom";
v0x5604acfbe120_0 .net "clk", 0 0, v0x5604acfd8d10_0;  alias, 1 drivers
v0x5604acfbe1c0_0 .var/i "i", 31 0;
v0x5604acfbe2a0 .array "mem", 7 0, 0 0;
v0x5604acfbe340_0 .var "out0", 0 0;
v0x5604acfbe420_0 .var "out1", 0 0;
L_0x7fb227c70c78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5604acfbe500_0 .net "rd", 0 0, L_0x7fb227c70c78;  1 drivers
v0x5604acfbe5c0_0 .net "rd_addr0", 2 0, L_0x5604acfdea40;  1 drivers
o0x7fb227cbee08 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x5604acfbe6a0_0 .net "rd_addr1", 2 0, o0x7fb227cbee08;  0 drivers
v0x5604acfbe780_0 .net "wr", 0 0, v0x5604acfc08d0_0;  1 drivers
v0x5604acfbe8d0_0 .net "wr_addr", 2 0, v0x5604acfc09a0_0;  1 drivers
v0x5604acfbe9b0_0 .net "wr_data", 0 0, v0x5604acfc0a70_0;  1 drivers
S_0x5604acfc1660 .scope module, "reg_pipe" "reg_pipe" 2 545, 2 1359 0, S_0x5604acf98e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 9 "data_in";
    .port_info 2 /OUTPUT 9 "data_out";
P_0x5604acfbf330 .param/l "data_width" 0 2 1362, +C4<00000000000000000000000000001001>;
P_0x5604acfbf370 .param/l "num_stages" 0 2 1361, +C4<00000000000000000000000000000011>;
v0x5604acfc1a40_0 .net "clk", 0 0, v0x5604acfd8d10_0;  alias, 1 drivers
v0x5604acfc1b00_0 .net "data_in", 8 0, L_0x5604acfe00b0;  alias, 1 drivers
v0x5604acfc1be0_0 .net "data_out", 8 0, v0x5604acfc1ee0_2;  alias, 1 drivers
v0x5604acfc1cd0_0 .var/i "i", 31 0;
v0x5604acfc1db0_0 .var/i "i_initial", 31 0;
v0x5604acfc1ee0 .array "regs", 2 0, 8 0;
S_0x5604acfd59f0 .scope module, "threads_controller_2th_4cells" "threads_controller_2th_4cells" 2 64, 2 111 0, S_0x5604acf3d530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /OUTPUT 1 "th";
    .port_info 5 /OUTPUT 1 "v";
    .port_info 6 /OUTPUT 2 "cell0";
    .port_info 7 /OUTPUT 2 "cell1";
L_0x5604acfa2e90 .functor BUFZ 1, v0x5604acfd7c10_0, C4<0>, C4<0>, C4<0>;
L_0x5604acf78ef0 .functor BUFZ 1, v0x5604acfd7b70_0, C4<0>, C4<0>, C4<0>;
v0x5604acfd6be0_0 .net *"_ivl_1", 0 0, L_0x5604acfd8f60;  1 drivers
v0x5604acfd6ce0_0 .net *"_ivl_11", 1 0, L_0x5604acfd9370;  1 drivers
L_0x7fb227c70060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5604acfd6dc0_0 .net/2u *"_ivl_12", 1 0, L_0x7fb227c70060;  1 drivers
v0x5604acfd6e80_0 .net *"_ivl_21", 0 0, L_0x5604acfd97d0;  1 drivers
L_0x7fb227c700a8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5604acfd6f60_0 .net/2u *"_ivl_22", 3 0, L_0x7fb227c700a8;  1 drivers
v0x5604acfd7040_0 .net *"_ivl_24", 3 0, L_0x5604acfd9870;  1 drivers
L_0x7fb227c700f0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5604acfd7120_0 .net/2u *"_ivl_26", 3 0, L_0x7fb227c700f0;  1 drivers
v0x5604acfd7200_0 .net *"_ivl_3", 1 0, L_0x5604acfd9050;  1 drivers
L_0x7fb227c70018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5604acfd72e0_0 .net/2u *"_ivl_4", 1 0, L_0x7fb227c70018;  1 drivers
v0x5604acfd7450_0 .net *"_ivl_9", 0 0, L_0x5604acfd9280;  1 drivers
v0x5604acfd7530_0 .net "cell0", 1 0, L_0x5604acfd9410;  alias, 1 drivers
v0x5604acfd75f0_0 .net "cell1", 1 0, L_0x5604acfd9140;  alias, 1 drivers
v0x5604acfd7700_0 .net "clk", 0 0, v0x5604acfd8d10_0;  alias, 1 drivers
v0x5604acfd77a0_0 .var "done", 0 0;
v0x5604acfd7890_0 .var "init_mem", 1 0;
v0x5604acfd7970_0 .net "m_out", 3 0, v0x5604acfd6320_0;  1 drivers
v0x5604acfd7a30_0 .var "m_rd", 0 0;
v0x5604acfd7ad0_0 .var "m_rd_addr", 0 0;
v0x5604acfd7b70_0 .var "p_addr", 0 0;
v0x5604acfd7c10_0 .var "p_rd", 0 0;
v0x5604acfd7cb0_0 .net "rst", 0 0, v0x5604acfd8db0_0;  alias, 1 drivers
v0x5604acfd7d50_0 .net "start", 0 0, v0x5604acfd8e70_0;  alias, 1 drivers
v0x5604acfd7df0_0 .net "th", 0 0, L_0x5604acf78ef0;  alias, 1 drivers
v0x5604acfd7ee0_0 .net "v", 0 0, L_0x5604acfa2e90;  alias, 1 drivers
L_0x5604acfd8f60 .part/v v0x5604acfd7890_0, v0x5604acfd7b70_0, 1;
L_0x5604acfd9050 .part v0x5604acfd6320_0, 0, 2;
L_0x5604acfd9140 .functor MUXZ 2, L_0x7fb227c70018, L_0x5604acfd9050, L_0x5604acfd8f60, C4<>;
L_0x5604acfd9280 .part/v v0x5604acfd7890_0, v0x5604acfd7b70_0, 1;
L_0x5604acfd9370 .part v0x5604acfd6320_0, 2, 2;
L_0x5604acfd9410 .functor MUXZ 2, L_0x7fb227c70060, L_0x5604acfd9370, L_0x5604acfd9280, C4<>;
L_0x5604acfd97d0 .part/v v0x5604acfd7890_0, v0x5604acfd7b70_0, 1;
L_0x5604acfd9870 .arith/sum 4, v0x5604acfd6320_0, L_0x7fb227c700a8;
L_0x5604acfd99f0 .functor MUXZ 4, L_0x7fb227c700f0, L_0x5604acfd9870, L_0x5604acfd97d0, C4<>;
S_0x5604acfd5d10 .scope module, "mem_2r_1w_width4_depth1" "mem_2r_1w_width4_depth1" 2 177, 2 203 0, S_0x5604acfd59f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 1 "rd_addr0";
    .port_info 3 /INPUT 1 "rd_addr1";
    .port_info 4 /OUTPUT 4 "out0";
    .port_info 5 /OUTPUT 4 "out1";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 1 "wr_addr";
    .port_info 8 /INPUT 4 "wr_data";
P_0x5604acfd5ef0 .param/str "init_file" 0 2 205, "mem_file.txt";
v0x5604acfd60e0_0 .net "clk", 0 0, v0x5604acfd8d10_0;  alias, 1 drivers
v0x5604acfd61a0_0 .var/i "i", 31 0;
v0x5604acfd6280 .array "mem", 1 0, 3 0;
v0x5604acfd6320_0 .var "out0", 3 0;
v0x5604acfd6400_0 .var "out1", 3 0;
v0x5604acfd6530_0 .net "rd", 0 0, v0x5604acfd7a30_0;  1 drivers
v0x5604acfd65f0_0 .net "rd_addr0", 0 0, v0x5604acfd7ad0_0;  1 drivers
o0x7fb227cc0068 .functor BUFZ 1, C4<z>; HiZ drive
v0x5604acfd66d0_0 .net "rd_addr1", 0 0, o0x7fb227cc0068;  0 drivers
v0x5604acfd67b0_0 .net "wr", 0 0, v0x5604acfd7c10_0;  1 drivers
v0x5604acfd6900_0 .net "wr_addr", 0 0, v0x5604acfd7b70_0;  1 drivers
v0x5604acfd69e0_0 .net "wr_data", 3 0, L_0x5604acfd99f0;  1 drivers
    .scope S_0x5604acfd5d10;
T_0 ;
    %wait E_0x5604acefcd30;
    %load/vec4 v0x5604acfd6530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5604acfd65f0_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x5604acfd6280, 4;
    %assign/vec4 v0x5604acfd6320_0, 0;
    %load/vec4 v0x5604acfd66d0_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x5604acfd6280, 4;
    %assign/vec4 v0x5604acfd6400_0, 0;
T_0.0 ;
    %load/vec4 v0x5604acfd67b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5604acfd69e0_0;
    %load/vec4 v0x5604acfd6900_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604acfd6280, 0, 4;
T_0.2 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5604acfd5d10;
T_1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5604acfd6320_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5604acfd6400_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5604acfd61a0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x5604acfd61a0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 4, v0x5604acfd61a0_0;
    %store/vec4a v0x5604acfd6280, 4, 0;
    %load/vec4 v0x5604acfd61a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5604acfd61a0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 2 239 "$readmemh", P_0x5604acfd5ef0, v0x5604acfd6280 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5604acfd59f0;
T_2 ;
    %wait E_0x5604acefcd30;
    %load/vec4 v0x5604acfd7cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5604acfd77a0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5604acfd59f0;
T_3 ;
    %wait E_0x5604acefcd30;
    %load/vec4 v0x5604acfd7cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5604acfd7ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5604acfd7a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5604acfd7c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5604acfd7b70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5604acfd7d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5604acfd7a30_0, 0;
    %load/vec4 v0x5604acfd7ad0_0;
    %assign/vec4 v0x5604acfd7b70_0, 0;
    %load/vec4 v0x5604acfd7a30_0;
    %assign/vec4 v0x5604acfd7c10_0, 0;
    %load/vec4 v0x5604acfd7ad0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5604acfd7ad0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x5604acfd7ad0_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x5604acfd7ad0_0, 0;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5604acfd59f0;
T_4 ;
    %wait E_0x5604acefcd30;
    %load/vec4 v0x5604acfd7cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5604acfd7890_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5604acfd7c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5604acfd7890_0;
    %load/vec4 v0x5604acfd7b70_0;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5604acfd7b70_0;
    %assign/vec4/off/d v0x5604acfd7890_0, 4, 5;
T_4.5 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5604acfd59f0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfd77a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfd7a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfd7ad0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604acfd7890_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfd7b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfd7c10_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x5604acfa6350;
T_6 ;
    %wait E_0x5604acefcd30;
    %load/vec4 v0x5604ace7c060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5604ace7c120_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5604ace7be00, 4;
    %assign/vec4 v0x5604ace7bea0_0, 0;
    %load/vec4 v0x5604ace9af40_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5604ace7be00, 4;
    %assign/vec4 v0x5604ace7bf80_0, 0;
T_6.0 ;
    %load/vec4 v0x5604ace9b000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5604ace9b230_0;
    %load/vec4 v0x5604ace9b150_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604ace7be00, 0, 4;
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5604acfa6350;
T_7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604ace7bea0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604ace7bf80_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5604ace7bd60_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x5604ace7bd60_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 3;
    %ix/getv/s 4, v0x5604ace7bd60_0;
    %store/vec4a v0x5604ace7be00, 4, 0;
    %load/vec4 v0x5604ace7bd60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5604ace7bd60_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %vpi_call 2 792 "$readmemh", P_0x5604acf6d780, v0x5604ace7be00 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x5604acef0210;
T_8 ;
    %wait E_0x5604acefcd30;
    %load/vec4 v0x5604acef4e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5604acef4f20_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5604acef4c00, 4;
    %assign/vec4 v0x5604acef4ca0_0, 0;
    %load/vec4 v0x5604acebd8c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5604acef4c00, 4;
    %assign/vec4 v0x5604acef4d80_0, 0;
T_8.0 ;
    %load/vec4 v0x5604acebd9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5604acebdb40_0;
    %load/vec4 v0x5604acebda60_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604acef4c00, 0, 4;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5604acef0210;
T_9 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604acef4ca0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604acef4d80_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5604acef4b20_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x5604acef4b20_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 3;
    %ix/getv/s 4, v0x5604acef4b20_0;
    %store/vec4a v0x5604acef4c00, 4, 0;
    %load/vec4 v0x5604acef4b20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5604acef4b20_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %vpi_call 2 792 "$readmemh", P_0x5604acfa6090, v0x5604acef4c00 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x5604aceb76d0;
T_10 ;
    %wait E_0x5604acefcd30;
    %load/vec4 v0x5604aceea330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5604aceea3f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5604aceea0d0, 4;
    %assign/vec4 v0x5604aceea170_0, 0;
    %load/vec4 v0x5604aceea4d0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5604aceea0d0, 4;
    %assign/vec4 v0x5604aceea250_0, 0;
T_10.0 ;
    %load/vec4 v0x5604acecd110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x5604acecd340_0;
    %load/vec4 v0x5604acecd260_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604aceea0d0, 0, 4;
T_10.2 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5604aceb76d0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604aceea170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604aceea250_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5604aceb7af0_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x5604aceb7af0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5604aceb7af0_0;
    %store/vec4a v0x5604aceea0d0, 4, 0;
    %load/vec4 v0x5604aceb7af0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5604aceb7af0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %vpi_call 2 836 "$readmemh", P_0x5604acfa62b0, v0x5604aceea0d0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x5604acf43630;
T_12 ;
    %wait E_0x5604acefcd30;
    %load/vec4 v0x5604acf978b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5604acf97970_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x5604acf9b750, 4;
    %assign/vec4 v0x5604acf83ed0_0, 0;
    %load/vec4 v0x5604acf6d620_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x5604acf9b750, 4;
    %assign/vec4 v0x5604acf83fb0_0, 0;
T_12.0 ;
    %load/vec4 v0x5604acf6d6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x5604acfa6570_0;
    %load/vec4 v0x5604acf83650_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604acf9b750, 0, 4;
T_12.2 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5604acf43630;
T_13 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x5604acf83ed0_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x5604acf83fb0_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5604acf9b670_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x5604acf9b670_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 4, v0x5604acf9b670_0;
    %store/vec4a v0x5604acf9b750, 4, 0;
    %load/vec4 v0x5604acf9b670_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5604acf9b670_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %vpi_call 2 880 "$readmemh", P_0x5604acf74eb0, v0x5604acf9b750 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x5604acf748a0;
T_14 ;
    %wait E_0x5604acefcd30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5604aceb17c0_0, 0;
    %load/vec4 v0x5604ace6b100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5604aceb17c0_0, 0;
    %load/vec4 v0x5604ace63440_0;
    %assign/vec4 v0x5604aceb1890_0, 0;
    %load/vec4 v0x5604ace66210_0;
    %load/vec4 v0x5604ace65ea0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5604aced3560_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5604aced3480_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5604acefebe0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5604acefeb40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5604aceb1930_0, 0;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5604ace75f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5604acec3e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5604acefecb0_0, 0;
    %load/vec4 v0x5604ace75ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5604ace75f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5604acec3e00_0, 0;
    %load/vec4 v0x5604aced3640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x5604ace63120_0;
    %load/vec4 v0x5604aceb1640_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5604acec3ac0_0, 0;
    %load/vec4 v0x5604aced3340_0;
    %assign/vec4 v0x5604acec3b90_0, 0;
    %load/vec4 v0x5604ace63120_0;
    %load/vec4 v0x5604aceb1540_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5604acec3ed0_0, 0;
    %load/vec4 v0x5604aced33e0_0;
    %assign/vec4 v0x5604aced3270_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x5604ace63120_0;
    %load/vec4 v0x5604aceb1540_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5604acec3ac0_0, 0;
    %load/vec4 v0x5604aced33e0_0;
    %assign/vec4 v0x5604acec3b90_0, 0;
    %load/vec4 v0x5604ace63120_0;
    %load/vec4 v0x5604aceb1640_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5604acec3ed0_0, 0;
    %load/vec4 v0x5604aced3340_0;
    %assign/vec4 v0x5604aced3270_0, 0;
T_14.5 ;
    %load/vec4 v0x5604aced3640_0;
    %load/vec4 v0x5604acefea80_0;
    %concat/vec4; draw_concat_vec4
    %xnor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5604acefecb0_0, 0;
    %load/vec4 v0x5604ace63120_0;
    %load/vec4 v0x5604aceb1640_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5604acefed80_0, 0;
    %load/vec4 v0x5604acefea80_0;
    %inv;
    %assign/vec4 v0x5604acefee50_0, 0;
T_14.6 ;
T_14.2 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5604acf748a0;
T_15 ;
    %wait E_0x5604acefcd30;
    %load/vec4 v0x5604ace631e0_0;
    %assign/vec4 v0x5604ace632a0_0, 0;
    %load/vec4 v0x5604ace6b040_0;
    %assign/vec4 v0x5604ace6b100_0, 0;
    %load/vec4 v0x5604ace63360_0;
    %assign/vec4 v0x5604ace63440_0, 0;
    %load/vec4 v0x5604ace65e00_0;
    %assign/vec4 v0x5604ace65ea0_0, 0;
    %load/vec4 v0x5604ace65f40_0;
    %assign/vec4 v0x5604ace66210_0, 0;
    %load/vec4 v0x5604ace63060_0;
    %assign/vec4 v0x5604ace63120_0, 0;
    %load/vec4 v0x5604ace75c40_0;
    %assign/vec4 v0x5604ace75ce0_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5604acf748a0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604ace632a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604ace6b100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604ace63440_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604ace65ea0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604ace66210_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604ace63120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604ace75ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604ace75f40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604acec3ac0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604acec3b90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acec3e00_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604acec3ed0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604aced3270_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acefecb0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604acefed80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acefee50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604aceb17c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604aceb1890_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x5604aceb1930_0, 0, 12;
    %end;
    .thread T_16;
    .scope S_0x5604acfaf560;
T_17 ;
    %wait E_0x5604acefcd30;
    %load/vec4 v0x5604acfafd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x5604acfafdc0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x5604acfafaa0, 4;
    %assign/vec4 v0x5604acfafb40_0, 0;
    %load/vec4 v0x5604acfafea0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x5604acfafaa0, 4;
    %assign/vec4 v0x5604acfafc20_0, 0;
T_17.0 ;
    %load/vec4 v0x5604acfaff80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x5604acfb01b0_0;
    %load/vec4 v0x5604acfb00d0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604acfafaa0, 0, 4;
T_17.2 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5604acfaf560;
T_18 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604acfafb40_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604acfafc20_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5604acfaf9c0_0, 0, 32;
T_18.0 ;
    %load/vec4 v0x5604acfaf9c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 3;
    %ix/getv/s 4, v0x5604acfaf9c0_0;
    %store/vec4a v0x5604acfafaa0, 4, 0;
    %load/vec4 v0x5604acfaf9c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5604acfaf9c0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %vpi_call 2 1001 "$readmemh", P_0x5604acfaf2d0, v0x5604acfafaa0 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x5604acfaf020;
T_19 ;
    %wait E_0x5604acefcd30;
    %load/vec4 v0x5604acfb0e70_0;
    %assign/vec4 v0x5604acfb0f40_0, 0;
    %load/vec4 v0x5604acfb14f0_0;
    %assign/vec4 v0x5604acfb15c0_0, 0;
    %load/vec4 v0x5604acfb0fe0_0;
    %assign/vec4 v0x5604acfb1410_0, 0;
    %load/vec4 v0x5604acfb08d0_0;
    %assign/vec4 v0x5604acfb09c0_0, 0;
    %load/vec4 v0x5604acfb0b10_0;
    %assign/vec4 v0x5604acfb0c00_0, 0;
    %load/vec4 v0x5604acfb0cc0_0;
    %assign/vec4 v0x5604acfb0db0_0, 0;
    %load/vec4 v0x5604acfb0630_0;
    %assign/vec4 v0x5604acfb06d0_0, 0;
    %load/vec4 v0x5604acfb10d0_0;
    %assign/vec4 v0x5604acfb11a0_0, 0;
    %load/vec4 v0x5604acfb1260_0;
    %assign/vec4 v0x5604acfb1350_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5604acfaf020;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfb0f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfb15c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfb1410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604acfb09c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604acfb0c00_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604acfb11a0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604acfb1350_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfb0db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfb06d0_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x5604acfb5510;
T_21 ;
    %wait E_0x5604acefcd30;
    %load/vec4 v0x5604acfb5f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x5604acfb5fd0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5604acfb5cb0, 4;
    %assign/vec4 v0x5604acfb5d50_0, 0;
    %load/vec4 v0x5604acfb60b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5604acfb5cb0, 4;
    %assign/vec4 v0x5604acfb5e30_0, 0;
T_21.0 ;
    %load/vec4 v0x5604acfb6190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x5604acfb63c0_0;
    %load/vec4 v0x5604acfb62e0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604acfb5cb0, 0, 4;
T_21.2 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5604acfb5510;
T_22 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604acfb5d50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604acfb5e30_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5604acfb5bd0_0, 0, 32;
T_22.0 ;
    %load/vec4 v0x5604acfb5bd0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_22.1, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0x5604acfb5bd0_0;
    %store/vec4a v0x5604acfb5cb0, 4, 0;
    %load/vec4 v0x5604acfb5bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5604acfb5bd0_0, 0, 32;
    %jmp T_22.0;
T_22.1 ;
    %vpi_call 2 1248 "$readmemh", P_0x5604acfb56c0, v0x5604acfb5cb0 {0 0 0};
    %end;
    .thread T_22;
    .scope S_0x5604acfb65c0;
T_23 ;
    %wait E_0x5604acefcd30;
    %load/vec4 v0x5604acfb6dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x5604acfb6e80_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5604acfb6b60, 4;
    %assign/vec4 v0x5604acfb6c00_0, 0;
    %load/vec4 v0x5604acfb6f60_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5604acfb6b60, 4;
    %assign/vec4 v0x5604acfb6ce0_0, 0;
T_23.0 ;
    %load/vec4 v0x5604acfb7040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x5604acfb7270_0;
    %load/vec4 v0x5604acfb7190_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604acfb6b60, 0, 4;
T_23.2 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5604acfb65c0;
T_24 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604acfb6c00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604acfb6ce0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5604acfb6a80_0, 0, 32;
T_24.0 ;
    %load/vec4 v0x5604acfb6a80_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_24.1, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0x5604acfb6a80_0;
    %store/vec4a v0x5604acfb6b60, 4, 0;
    %load/vec4 v0x5604acfb6a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5604acfb6a80_0, 0, 32;
    %jmp T_24.0;
T_24.1 ;
    %vpi_call 2 1248 "$readmemh", P_0x5604acfb6750, v0x5604acfb6b60 {0 0 0};
    %end;
    .thread T_24;
    .scope S_0x5604acfb7470;
T_25 ;
    %wait E_0x5604acefcd30;
    %load/vec4 v0x5604acfb7c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x5604acfb7d20_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5604acfb7a00, 4;
    %assign/vec4 v0x5604acfb7aa0_0, 0;
    %load/vec4 v0x5604acfb7e00_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5604acfb7a00, 4;
    %assign/vec4 v0x5604acfb7b80_0, 0;
T_25.0 ;
    %load/vec4 v0x5604acfb7ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x5604acfb8110_0;
    %load/vec4 v0x5604acfb8030_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604acfb7a00, 0, 4;
T_25.2 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5604acfb7470;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfb7aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfb7b80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5604acfb7920_0, 0, 32;
T_26.0 ;
    %load/vec4 v0x5604acfb7920_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_26.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5604acfb7920_0;
    %store/vec4a v0x5604acfb7a00, 4, 0;
    %load/vec4 v0x5604acfb7920_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5604acfb7920_0, 0, 32;
    %jmp T_26.0;
T_26.1 ;
    %vpi_call 2 836 "$readmemh", P_0x5604acfb7600, v0x5604acfb7a00 {0 0 0};
    %end;
    .thread T_26;
    .scope S_0x5604acfb4680;
T_27 ;
    %wait E_0x5604acefcd30;
    %load/vec4 v0x5604acfb4ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x5604acfb4f80_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x5604acfb4c10, 4;
    %assign/vec4 v0x5604acfb4cb0_0, 0;
    %load/vec4 v0x5604acfb5090_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x5604acfb4c10, 4;
    %assign/vec4 v0x5604acfb4d90_0, 0;
T_27.0 ;
    %load/vec4 v0x5604acfb5170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x5604acfb5310_0;
    %load/vec4 v0x5604acfb5230_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604acfb4c10, 0, 4;
T_27.2 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5604acfb4680;
T_28 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x5604acfb4cb0_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x5604acfb4d90_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5604acfb4b30_0, 0, 32;
T_28.0 ;
    %load/vec4 v0x5604acfb4b30_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_28.1, 5;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 4, v0x5604acfb4b30_0;
    %store/vec4a v0x5604acfb4c10, 4, 0;
    %load/vec4 v0x5604acfb4b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5604acfb4b30_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %vpi_call 2 880 "$readmemh", P_0x5604acfb4880, v0x5604acfb4c10 {0 0 0};
    %end;
    .thread T_28;
    .scope S_0x5604acfb4330;
T_29 ;
    %wait E_0x5604acefcd30;
    %load/vec4 v0x5604acfb8d60_0;
    %assign/vec4 v0x5604acfb8e00_0, 0;
    %load/vec4 v0x5604acfba7d0_0;
    %assign/vec4 v0x5604acfba630_0, 0;
    %load/vec4 v0x5604acfba9c0_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x5604acfb9680_0, 0;
    %load/vec4 v0x5604acfba8e0_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x5604acfb99d0_0, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_0x5604acfb4330;
T_30 ;
    %wait E_0x5604acefcd30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5604acfb89f0_0, 0;
    %load/vec4 v0x5604acfbab20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5604acfb89f0_0, 0;
    %load/vec4 v0x5604acfba7d0_0;
    %assign/vec4 v0x5604acfb8b20_0, 0;
    %load/vec4 v0x5604acfba3e0_0;
    %load/vec4 v0x5604acfba2a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5604acfbaa80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5604acfba9c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5604acfb9f90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5604acfb9cb0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5604acfb8bf0_0, 0;
T_30.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5604acfb8f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5604acfb92d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5604acfba030_0, 0;
    %load/vec4 v0x5604acfb8e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x5604acfb9b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %load/vec4 v0x5604acfb9820_0;
    %assign/vec4 v0x5604acfb8f90_0, 0;
    %load/vec4 v0x5604acfb95e0_0;
    %assign/vec4 v0x5604acfb92d0_0, 0;
    %load/vec4 v0x5604acfba630_0;
    %load/vec4 v0x5604acfb9740_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5604acfb9060_0, 0;
    %load/vec4 v0x5604acfb8770_0;
    %assign/vec4 v0x5604acfb9130_0, 0;
    %load/vec4 v0x5604acfba630_0;
    %load/vec4 v0x5604acfb9540_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5604acfb93a0_0, 0;
    %load/vec4 v0x5604acfb8850_0;
    %assign/vec4 v0x5604acfb9470_0, 0;
    %jmp T_30.5;
T_30.4 ;
    %load/vec4 v0x5604acfb95e0_0;
    %assign/vec4 v0x5604acfb8f90_0, 0;
    %load/vec4 v0x5604acfb9820_0;
    %assign/vec4 v0x5604acfb92d0_0, 0;
    %load/vec4 v0x5604acfba630_0;
    %load/vec4 v0x5604acfb9540_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5604acfb9060_0, 0;
    %load/vec4 v0x5604acfb8850_0;
    %assign/vec4 v0x5604acfb9130_0, 0;
    %load/vec4 v0x5604acfba630_0;
    %load/vec4 v0x5604acfb9740_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5604acfb93a0_0, 0;
    %load/vec4 v0x5604acfb8770_0;
    %assign/vec4 v0x5604acfb9470_0, 0;
T_30.5 ;
    %load/vec4 v0x5604acfb9b30_0;
    %load/vec4 v0x5604acfb9bf0_0;
    %concat/vec4; draw_concat_vec4
    %xnor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.6, 8;
    %load/vec4 v0x5604acfb9820_0;
    %assign/vec4 v0x5604acfba030_0, 0;
    %load/vec4 v0x5604acfba630_0;
    %load/vec4 v0x5604acfb9740_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5604acfba100_0, 0;
    %load/vec4 v0x5604acfb9bf0_0;
    %inv;
    %assign/vec4 v0x5604acfba1d0_0, 0;
T_30.6 ;
T_30.2 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x5604acfb4330;
T_31 ;
    %wait E_0x5604acefcd30;
    %load/vec4 v0x5604acfba2a0_0;
    %assign/vec4 v0x5604acfba340_0, 0;
    %load/vec4 v0x5604acfba3e0_0;
    %assign/vec4 v0x5604acfba4d0_0, 0;
    %jmp T_31;
    .thread T_31;
    .scope S_0x5604acfb4330;
T_32 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604acfba340_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604acfba4d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfb8f90_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604acfb9060_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604acfb9130_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfb92d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604acfb93a0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604acfb9470_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfba030_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604acfba100_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfba1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfb89f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfb8b20_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x5604acfb8bf0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfb8e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfba630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfb9680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfb99d0_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x5604acefc650;
T_33 ;
    %wait E_0x5604acefcd30;
    %load/vec4 v0x5604acfadf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x5604acfadec0_0;
    %load/vec4 v0x5604acfaddf0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5604acfada10, 4;
    %assign/vec4 v0x5604acefc9c0_0, 0;
    %load/vec4 v0x5604acfadd20_0;
    %load/vec4 v0x5604acfadc10_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5604acfada10, 4;
    %assign/vec4 v0x5604ace6b3e0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5604acefc9c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5604ace6b3e0_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x5604acefc650;
T_34 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604acefc9c0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604ace6b3e0_0, 0, 3;
    %end;
    .thread T_34;
    .scope S_0x5604acf49770;
T_35 ;
    %wait E_0x5604acefcd30;
    %load/vec4 v0x5604acf9c810_0;
    %load/vec4 v0x5604acfa0560_0;
    %add;
    %assign/vec4 v0x5604acfa00a0_0, 0;
    %jmp T_35;
    .thread T_35;
    .scope S_0x5604acf49770;
T_36 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604acfa00a0_0, 0, 3;
    %end;
    .thread T_36;
    .scope S_0x5604acf991f0;
T_37 ;
    %wait E_0x5604acefcd30;
    %load/vec4 v0x5604acf4abc0_0;
    %load/vec4 v0x5604acf48360_0;
    %add;
    %assign/vec4 v0x5604acf4d3f0_0, 0;
    %jmp T_37;
    .thread T_37;
    .scope S_0x5604acf991f0;
T_38 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604acf4d3f0_0, 0, 3;
    %end;
    .thread T_38;
    .scope S_0x5604acfb1e60;
T_39 ;
    %wait E_0x5604acefcd30;
    %load/vec4 v0x5604acfb2600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x5604acfb26c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x5604acfb23a0, 4;
    %assign/vec4 v0x5604acfb2440_0, 0;
    %load/vec4 v0x5604acfb27a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x5604acfb23a0, 4;
    %assign/vec4 v0x5604acfb2520_0, 0;
T_39.0 ;
    %load/vec4 v0x5604acfb2880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x5604acfb2a20_0;
    %load/vec4 v0x5604acfb2940_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604acfb23a0, 0, 4;
T_39.2 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x5604acfb1e60;
T_40 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604acfb2440_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604acfb2520_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5604acfb22c0_0, 0, 32;
T_40.0 ;
    %load/vec4 v0x5604acfb22c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_40.1, 5;
    %pushi/vec4 0, 0, 3;
    %ix/getv/s 4, v0x5604acfb22c0_0;
    %store/vec4a v0x5604acfb23a0, 4, 0;
    %load/vec4 v0x5604acfb22c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5604acfb22c0_0, 0, 32;
    %jmp T_40.0;
T_40.1 ;
    %vpi_call 2 1001 "$readmemh", P_0x5604acfb1bd0, v0x5604acfb23a0 {0 0 0};
    %end;
    .thread T_40;
    .scope S_0x5604acfb18e0;
T_41 ;
    %wait E_0x5604acefcd30;
    %load/vec4 v0x5604acfb36f0_0;
    %assign/vec4 v0x5604acfb37b0_0, 0;
    %load/vec4 v0x5604acfb3e80_0;
    %assign/vec4 v0x5604acfb3f40_0, 0;
    %load/vec4 v0x5604acfb3870_0;
    %assign/vec4 v0x5604acfb3da0_0, 0;
    %load/vec4 v0x5604acfb3180_0;
    %assign/vec4 v0x5604acfb3240_0, 0;
    %load/vec4 v0x5604acfb3390_0;
    %assign/vec4 v0x5604acfb3480_0, 0;
    %load/vec4 v0x5604acfb3540_0;
    %assign/vec4 v0x5604acfb3630_0, 0;
    %load/vec4 v0x5604acfb2ea0_0;
    %assign/vec4 v0x5604acfb2f40_0, 0;
    %load/vec4 v0x5604acfb3960_0;
    %assign/vec4 v0x5604acfb3b40_0, 0;
    %load/vec4 v0x5604acfb3c00_0;
    %assign/vec4 v0x5604acfb3cc0_0, 0;
    %jmp T_41;
    .thread T_41;
    .scope S_0x5604acfb18e0;
T_42 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfb37b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfb3f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfb3da0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604acfb3240_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604acfb3480_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604acfb3b40_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604acfb3cc0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfb3630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfb2f40_0, 0, 1;
    %end;
    .thread T_42;
    .scope S_0x5604acfbbf60;
T_43 ;
    %wait E_0x5604acefcd30;
    %load/vec4 v0x5604acfbc7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x5604acfbc870_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5604acfbc550, 4;
    %assign/vec4 v0x5604acfbc5f0_0, 0;
    %load/vec4 v0x5604acfbc950_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5604acfbc550, 4;
    %assign/vec4 v0x5604acfbc6d0_0, 0;
T_43.0 ;
    %load/vec4 v0x5604acfbca30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x5604acfbcc60_0;
    %load/vec4 v0x5604acfbcb80_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604acfbc550, 0, 4;
T_43.2 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x5604acfbbf60;
T_44 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604acfbc5f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604acfbc6d0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5604acfbc470_0, 0, 32;
T_44.0 ;
    %load/vec4 v0x5604acfbc470_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_44.1, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0x5604acfbc470_0;
    %store/vec4a v0x5604acfbc550, 4, 0;
    %load/vec4 v0x5604acfbc470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5604acfbc470_0, 0, 32;
    %jmp T_44.0;
T_44.1 ;
    %vpi_call 2 1248 "$readmemh", P_0x5604acfbc110, v0x5604acfbc550 {0 0 0};
    %end;
    .thread T_44;
    .scope S_0x5604acfbce60;
T_45 ;
    %wait E_0x5604acefcd30;
    %load/vec4 v0x5604acfbd660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0x5604acfbd720_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5604acfbd400, 4;
    %assign/vec4 v0x5604acfbd4a0_0, 0;
    %load/vec4 v0x5604acfbd800_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5604acfbd400, 4;
    %assign/vec4 v0x5604acfbd580_0, 0;
T_45.0 ;
    %load/vec4 v0x5604acfbd8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x5604acfbdb10_0;
    %load/vec4 v0x5604acfbda30_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604acfbd400, 0, 4;
T_45.2 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x5604acfbce60;
T_46 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604acfbd4a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604acfbd580_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5604acfbd320_0, 0, 32;
T_46.0 ;
    %load/vec4 v0x5604acfbd320_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_46.1, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0x5604acfbd320_0;
    %store/vec4a v0x5604acfbd400, 4, 0;
    %load/vec4 v0x5604acfbd320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5604acfbd320_0, 0, 32;
    %jmp T_46.0;
T_46.1 ;
    %vpi_call 2 1248 "$readmemh", P_0x5604acfbcff0, v0x5604acfbd400 {0 0 0};
    %end;
    .thread T_46;
    .scope S_0x5604acfbdd10;
T_47 ;
    %wait E_0x5604acefcd30;
    %load/vec4 v0x5604acfbe500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v0x5604acfbe5c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5604acfbe2a0, 4;
    %assign/vec4 v0x5604acfbe340_0, 0;
    %load/vec4 v0x5604acfbe6a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5604acfbe2a0, 4;
    %assign/vec4 v0x5604acfbe420_0, 0;
T_47.0 ;
    %load/vec4 v0x5604acfbe780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0x5604acfbe9b0_0;
    %load/vec4 v0x5604acfbe8d0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604acfbe2a0, 0, 4;
T_47.2 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x5604acfbdd10;
T_48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfbe340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfbe420_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5604acfbe1c0_0, 0, 32;
T_48.0 ;
    %load/vec4 v0x5604acfbe1c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_48.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5604acfbe1c0_0;
    %store/vec4a v0x5604acfbe2a0, 4, 0;
    %load/vec4 v0x5604acfbe1c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5604acfbe1c0_0, 0, 32;
    %jmp T_48.0;
T_48.1 ;
    %vpi_call 2 836 "$readmemh", P_0x5604acfbdea0, v0x5604acfbe2a0 {0 0 0};
    %end;
    .thread T_48;
    .scope S_0x5604acfbb110;
T_49 ;
    %wait E_0x5604acefcd30;
    %load/vec4 v0x5604acfbb980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0x5604acfbba40_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x5604acfbb6a0, 4;
    %assign/vec4 v0x5604acfbb770_0, 0;
    %load/vec4 v0x5604acfbbb00_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x5604acfbb6a0, 4;
    %assign/vec4 v0x5604acfbb850_0, 0;
T_49.0 ;
    %load/vec4 v0x5604acfbbbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x5604acfbbd60_0;
    %load/vec4 v0x5604acfbbc80_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604acfbb6a0, 0, 4;
T_49.2 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x5604acfbb110;
T_50 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x5604acfbb770_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x5604acfbb850_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5604acfbb5c0_0, 0, 32;
T_50.0 ;
    %load/vec4 v0x5604acfbb5c0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_50.1, 5;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 4, v0x5604acfbb5c0_0;
    %store/vec4a v0x5604acfbb6a0, 4, 0;
    %load/vec4 v0x5604acfbb5c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5604acfbb5c0_0, 0, 32;
    %jmp T_50.0;
T_50.1 ;
    %vpi_call 2 880 "$readmemh", P_0x5604acfbb310, v0x5604acfbb6a0 {0 0 0};
    %end;
    .thread T_50;
    .scope S_0x5604acfbadc0;
T_51 ;
    %wait E_0x5604acefcd30;
    %load/vec4 v0x5604acfbf600_0;
    %assign/vec4 v0x5604acfbf6a0_0, 0;
    %load/vec4 v0x5604acfc10a0_0;
    %assign/vec4 v0x5604acfc0f20_0, 0;
    %load/vec4 v0x5604acfc1220_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x5604acfbff20_0, 0;
    %load/vec4 v0x5604acfc1160_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x5604acfc0270_0, 0;
    %jmp T_51;
    .thread T_51;
    .scope S_0x5604acfbadc0;
T_52 ;
    %wait E_0x5604acefcd30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5604acfbf290_0, 0;
    %load/vec4 v0x5604acfc13e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5604acfbf290_0, 0;
    %load/vec4 v0x5604acfc10a0_0;
    %assign/vec4 v0x5604acfbf3c0_0, 0;
    %load/vec4 v0x5604acfc0ce0_0;
    %load/vec4 v0x5604acfc0b40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5604acfc1310_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5604acfc1220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5604acfc0830_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5604acfc0550_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5604acfbf490_0, 0;
T_52.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5604acfbf830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5604acfbfb70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5604acfc08d0_0, 0;
    %load/vec4 v0x5604acfbf6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0x5604acfc03d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %load/vec4 v0x5604acfc00c0_0;
    %assign/vec4 v0x5604acfbf830_0, 0;
    %load/vec4 v0x5604acfbfe80_0;
    %assign/vec4 v0x5604acfbfb70_0, 0;
    %load/vec4 v0x5604acfc0f20_0;
    %load/vec4 v0x5604acfbffe0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5604acfbf900_0, 0;
    %load/vec4 v0x5604acfbf010_0;
    %assign/vec4 v0x5604acfbf9d0_0, 0;
    %load/vec4 v0x5604acfc0f20_0;
    %load/vec4 v0x5604acfbfde0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5604acfbfc40_0, 0;
    %load/vec4 v0x5604acfbf0f0_0;
    %assign/vec4 v0x5604acfbfd10_0, 0;
    %jmp T_52.5;
T_52.4 ;
    %load/vec4 v0x5604acfbfe80_0;
    %assign/vec4 v0x5604acfbf830_0, 0;
    %load/vec4 v0x5604acfc00c0_0;
    %assign/vec4 v0x5604acfbfb70_0, 0;
    %load/vec4 v0x5604acfc0f20_0;
    %load/vec4 v0x5604acfbfde0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5604acfbf900_0, 0;
    %load/vec4 v0x5604acfbf0f0_0;
    %assign/vec4 v0x5604acfbf9d0_0, 0;
    %load/vec4 v0x5604acfc0f20_0;
    %load/vec4 v0x5604acfbffe0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5604acfbfc40_0, 0;
    %load/vec4 v0x5604acfbf010_0;
    %assign/vec4 v0x5604acfbfd10_0, 0;
T_52.5 ;
    %load/vec4 v0x5604acfc03d0_0;
    %load/vec4 v0x5604acfc0490_0;
    %concat/vec4; draw_concat_vec4
    %xnor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %load/vec4 v0x5604acfc00c0_0;
    %assign/vec4 v0x5604acfc08d0_0, 0;
    %load/vec4 v0x5604acfc0f20_0;
    %load/vec4 v0x5604acfbffe0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5604acfc09a0_0, 0;
    %load/vec4 v0x5604acfc0490_0;
    %inv;
    %assign/vec4 v0x5604acfc0a70_0, 0;
T_52.6 ;
T_52.2 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x5604acfbadc0;
T_53 ;
    %wait E_0x5604acefcd30;
    %load/vec4 v0x5604acfc0b40_0;
    %assign/vec4 v0x5604acfc0c10_0, 0;
    %load/vec4 v0x5604acfc0ce0_0;
    %assign/vec4 v0x5604acfc0db0_0, 0;
    %jmp T_53;
    .thread T_53;
    .scope S_0x5604acfbadc0;
T_54 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604acfc0c10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604acfc0db0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfbf830_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604acfbf900_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604acfbf9d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfbfb70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604acfbfc40_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604acfbfd10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfc08d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604acfc09a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfc0a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfbf290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfbf3c0_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x5604acfbf490_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfbf6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfc0f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfbff20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfc0270_0, 0, 1;
    %end;
    .thread T_54;
    .scope S_0x5604acfae1c0;
T_55 ;
    %wait E_0x5604acefcd30;
    %load/vec4 v0x5604acfaedf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x5604acfaed20_0;
    %load/vec4 v0x5604acfaec50_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5604acfae760, 4;
    %assign/vec4 v0x5604acfae570_0, 0;
    %load/vec4 v0x5604acfaeb80_0;
    %load/vec4 v0x5604acfaea70_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5604acfae760, 4;
    %assign/vec4 v0x5604acfae660_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5604acfae570_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5604acfae660_0, 0;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x5604acfae1c0;
T_56 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604acfae570_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604acfae660_0, 0, 3;
    %end;
    .thread T_56;
    .scope S_0x5604acfaa480;
T_57 ;
    %wait E_0x5604acefcd30;
    %load/vec4 v0x5604acf9fbe0_0;
    %load/vec4 v0x5604acf9c380_0;
    %add;
    %assign/vec4 v0x5604acf9f720_0, 0;
    %jmp T_57;
    .thread T_57;
    .scope S_0x5604acfaa480;
T_58 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604acf9f720_0, 0, 3;
    %end;
    .thread T_58;
    .scope S_0x5604acf98ac0;
T_59 ;
    %wait E_0x5604acefcd30;
    %load/vec4 v0x5604acfa2ff0_0;
    %load/vec4 v0x5604acf79050_0;
    %add;
    %assign/vec4 v0x5604acf56200_0, 0;
    %jmp T_59;
    .thread T_59;
    .scope S_0x5604acf98ac0;
T_60 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604acf56200_0, 0, 3;
    %end;
    .thread T_60;
    .scope S_0x5604acfc1660;
T_61 ;
    %wait E_0x5604acefcd30;
    %load/vec4 v0x5604acfc1b00_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604acfc1ee0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5604acfc1cd0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x5604acfc1cd0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_61.1, 5;
    %load/vec4 v0x5604acfc1cd0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x5604acfc1ee0, 4;
    %ix/getv/s 3, v0x5604acfc1cd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604acfc1ee0, 0, 4;
    %load/vec4 v0x5604acfc1cd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5604acfc1cd0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x5604acfc1660;
T_62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5604acfc1db0_0, 0, 32;
T_62.0 ;
    %load/vec4 v0x5604acfc1db0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_62.1, 5;
    %pushi/vec4 0, 0, 9;
    %ix/getv/s 4, v0x5604acfc1db0_0;
    %store/vec4a v0x5604acfc1ee0, 4, 0;
    %load/vec4 v0x5604acfc1db0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5604acfc1db0_0, 0, 32;
    %jmp T_62.0;
T_62.1 ;
    %end;
    .thread T_62;
    .scope S_0x5604ace58370;
T_63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfd8d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604acfd8db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfd8e70_0, 0, 1;
    %end;
    .thread T_63;
    .scope S_0x5604ace58370;
T_64 ;
    %vpi_call 2 29 "$dumpfile", "uut.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_64;
    .scope S_0x5604ace58370;
T_65 ;
    %wait E_0x5604acefcd30;
    %wait E_0x5604acefcd30;
    %wait E_0x5604acefcd30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604acfd8db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604acfd8e70_0, 0, 1;
    %delay 350, 0;
    %vpi_call 2 41 "$finish" {0 0 0};
    %end;
    .thread T_65;
    .scope S_0x5604ace58370;
T_66 ;
    %delay 5, 0;
    %load/vec4 v0x5604acfd8d10_0;
    %inv;
    %store/vec4 v0x5604acfd8d10_0, 0, 1;
    %jmp T_66;
    .thread T_66;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/tmp/tmp6_tgpwlh";
