--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/tools/cad/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 2 -n 3 -fastpaths -xml NeuroSPADProbe_OBIS.twx NeuroSPADProbe_OBIS.ncd -o
NeuroSPADProbe_OBIS.twr NeuroSPADProbe_OBIS.pcf

Design file:              NeuroSPADProbe_OBIS.ncd
Physical constraint file: NeuroSPADProbe_OBIS.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint PATH "TSfalse_path" TIG; ignored during 
   timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TSfalse2_path" TIG; ignored 
   during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TSfalse3_path" TIG; ignored 
   during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TSfalse4_path" TIG; ignored 
   during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TSfalse5_path" TIG; ignored 
   during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TSfalse6_path" TIG; ignored 
   during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 9.92 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYSCLK = PERIOD TIMEGRP "sysclk_in" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYSCLK = PERIOD TIMEGRP "sysclk_in" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: MIG/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: MIG/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: MIG/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: MIG/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: MIG/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: MIG/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: MIG/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: MIG/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: MIG/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clkn = PERIOD TIMEGRP "sys_clkn" TS_SYSCLK PHASE 5 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clkn = PERIOD TIMEGRP "sys_clkn" TS_SYSCLK PHASE 5 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: MIG/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: MIG/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: MIG/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: MIG/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: MIG/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: MIG/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: MIG/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: MIG/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: MIG/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSfalse_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSfalse2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSfalse3_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSfalse4_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSfalse5_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSfalse6_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_spad_on_clk_bufin = PERIOD TIMEGRP "spad_on_clk_bufin" 
TS_SYSCLK / 0.2 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_spad_on_clk_bufin = PERIOD TIMEGRP "spad_on_clk_bufin" TS_SYSCLK / 0.2 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 47.334ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: spadonclkbuf/I0
  Logical resource: spadonclkbuf/I0
  Location pin: BUFGMUX_X3Y14.I0
  Clock network: spad_on_clk_bufin
--------------------------------------------------------------------------------
Slack: 47.751ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: SPAD_ON_OUT_OBUF/CLK0
  Logical resource: spadoutbuffer/CK0
  Location pin: OLOGIC_X26Y119.CLK0
  Clock network: SPAD_ON_CLK
--------------------------------------------------------------------------------
Slack: 47.960ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.040ns (490.196MHz) (Tockper)
  Physical resource: SPAD_ON_OUT_OBUF/CLK1
  Logical resource: spadoutbuffer/CK1
  Location pin: OLOGIC_X26Y119.CLK1
  Clock network: SPAD_ON_CLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = 
PERIOD TIMEGRP         "MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" 
TS_SYSCLK /         0.78125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        "MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" TS_SYSCLK /
        0.78125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.134ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: MIG/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: MIG/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: MIG/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 11.800ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: MIG/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 12.320ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>/CLK
  Logical resource: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0/CK
  Location pin: SLICE_X52Y78.CLK
  Clock network: MIG/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MIG_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP 
        "MIG_memc3_infrastructure_inst_clk_2x_180" TS_SYSCLK / 6.25 PHASE 0.8   
      ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MIG_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        "MIG_memc3_infrastructure_inst_clk_2x_180" TS_SYSCLK / 6.25 PHASE 0.8
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: MIG/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MIG_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP   
      "MIG_memc3_infrastructure_inst_clk_2x_0" TS_SYSCLK / 6.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MIG_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "MIG_memc3_infrastructure_inst_clk_2x_0" TS_SYSCLK / 6.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: MIG/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MIG_memc3_infrastructure_inst_clk0_bufg_in = PERIOD 
TIMEGRP         "MIG_memc3_infrastructure_inst_clk0_bufg_in" TS_SYSCLK / 
0.390625 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.570ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MIG_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "MIG_memc3_infrastructure_inst_clk0_bufg_in" TS_SYSCLK / 0.390625 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 22.030ns (period - min period limit)
  Period: 25.600ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y31.CLKAWRCLK
  Clock network: c3_clk0
--------------------------------------------------------------------------------
Slack: 22.030ns (period - min period limit)
  Period: 25.600ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y31.CLKBRDCLK
  Clock network: c3_clk0
--------------------------------------------------------------------------------
Slack: 22.030ns (period - min period limit)
  Period: 25.600ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: FIFOc_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: FIFOc_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y33.CLKAWRCLK
  Clock network: c3_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_spad_on_clk_bufin_0 = PERIOD TIMEGRP 
"spad_on_clk_bufin_0" TS_sys_clkn /         0.2 HIGH 50% INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5248 paths analyzed, 230 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.694ns.
--------------------------------------------------------------------------------

Paths for end point slowledclkdiv/state_FSM_FFd1 (SLICE_X34Y41.A4), 62 paths
--------------------------------------------------------------------------------
Slack (setup path):     43.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowledclkdiv/cnt_low_2 (FF)
  Destination:          slowledclkdiv/state_FSM_FFd1 (FF)
  Requirement:          50.000ns
  Data Path Delay:      6.503ns (Levels of Logic = 6)
  Clock Path Skew:      -0.058ns (0.582 - 0.640)
  Source Clock:         SPAD_ON_CLK rising at 5.000ns
  Destination Clock:    SPAD_ON_CLK rising at 55.000ns
  Clock Uncertainty:    0.133ns

  Clock Uncertainty:          0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.255ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowledclkdiv/cnt_low_2 to slowledclkdiv/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y25.DMUX    Tshcko                0.518   slowledclkdiv/cnt_low<29>
                                                       slowledclkdiv/cnt_low_2
    SLICE_X28Y19.B4      net (fanout=2)        1.229   slowledclkdiv/cnt_low<2>
    SLICE_X28Y19.COUT    Topcyb                0.448   slowledclkdiv/Mcompar_n0008_cy<3>
                                                       slowledclkdiv/Mcompar_n0008_lut<1>
                                                       slowledclkdiv/Mcompar_n0008_cy<3>
    SLICE_X28Y20.CIN     net (fanout=1)        0.003   slowledclkdiv/Mcompar_n0008_cy<3>
    SLICE_X28Y20.COUT    Tbyp                  0.091   slowledclkdiv/Mcompar_n0008_cy<7>
                                                       slowledclkdiv/Mcompar_n0008_cy<7>
    SLICE_X28Y21.CIN     net (fanout=1)        0.003   slowledclkdiv/Mcompar_n0008_cy<7>
    SLICE_X28Y21.COUT    Tbyp                  0.091   slowledclkdiv/Mcompar_n0008_cy<11>
                                                       slowledclkdiv/Mcompar_n0008_cy<11>
    SLICE_X28Y22.CIN     net (fanout=1)        0.003   slowledclkdiv/Mcompar_n0008_cy<11>
    SLICE_X28Y22.CMUX    Tcinc                 0.296   slowledclkdiv/Mcompar_n0008_cy<14>
                                                       slowledclkdiv/Mcompar_n0008_cy<14>
    SLICE_X25Y21.A6      net (fanout=1)        0.804   slowledclkdiv/Mcompar_n0008_cy<14>
    SLICE_X25Y21.A       Tilo                  0.259   slowledclkdiv/cnt_low<3>
                                                       slowledclkdiv/Mcompar_n0008_cy<15>
    SLICE_X34Y41.A4      net (fanout=17)       2.419   slowledclkdiv/Mcompar_n0008_cy<15>
    SLICE_X34Y41.CLK     Tas                   0.339   slowledclkdiv/state_FSM_FFd2
                                                       slowledclkdiv/state_FSM_FFd1-In1
                                                       slowledclkdiv/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.503ns (2.042ns logic, 4.461ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     43.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowledclkdiv/cnt_low_2 (FF)
  Destination:          slowledclkdiv/state_FSM_FFd1 (FF)
  Requirement:          50.000ns
  Data Path Delay:      6.466ns (Levels of Logic = 6)
  Clock Path Skew:      -0.058ns (0.582 - 0.640)
  Source Clock:         SPAD_ON_CLK rising at 5.000ns
  Destination Clock:    SPAD_ON_CLK rising at 55.000ns
  Clock Uncertainty:    0.133ns

  Clock Uncertainty:          0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.255ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowledclkdiv/cnt_low_2 to slowledclkdiv/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y25.DMUX    Tshcko                0.518   slowledclkdiv/cnt_low<29>
                                                       slowledclkdiv/cnt_low_2
    SLICE_X28Y19.B4      net (fanout=2)        1.229   slowledclkdiv/cnt_low<2>
    SLICE_X28Y19.COUT    Topcyb                0.411   slowledclkdiv/Mcompar_n0008_cy<3>
                                                       slowledclkdiv/Mcompar_n0008_lutdi1
                                                       slowledclkdiv/Mcompar_n0008_cy<3>
    SLICE_X28Y20.CIN     net (fanout=1)        0.003   slowledclkdiv/Mcompar_n0008_cy<3>
    SLICE_X28Y20.COUT    Tbyp                  0.091   slowledclkdiv/Mcompar_n0008_cy<7>
                                                       slowledclkdiv/Mcompar_n0008_cy<7>
    SLICE_X28Y21.CIN     net (fanout=1)        0.003   slowledclkdiv/Mcompar_n0008_cy<7>
    SLICE_X28Y21.COUT    Tbyp                  0.091   slowledclkdiv/Mcompar_n0008_cy<11>
                                                       slowledclkdiv/Mcompar_n0008_cy<11>
    SLICE_X28Y22.CIN     net (fanout=1)        0.003   slowledclkdiv/Mcompar_n0008_cy<11>
    SLICE_X28Y22.CMUX    Tcinc                 0.296   slowledclkdiv/Mcompar_n0008_cy<14>
                                                       slowledclkdiv/Mcompar_n0008_cy<14>
    SLICE_X25Y21.A6      net (fanout=1)        0.804   slowledclkdiv/Mcompar_n0008_cy<14>
    SLICE_X25Y21.A       Tilo                  0.259   slowledclkdiv/cnt_low<3>
                                                       slowledclkdiv/Mcompar_n0008_cy<15>
    SLICE_X34Y41.A4      net (fanout=17)       2.419   slowledclkdiv/Mcompar_n0008_cy<15>
    SLICE_X34Y41.CLK     Tas                   0.339   slowledclkdiv/state_FSM_FFd2
                                                       slowledclkdiv/state_FSM_FFd1-In1
                                                       slowledclkdiv/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.466ns (2.005ns logic, 4.461ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     43.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowledclkdiv/cnt_low_0 (FF)
  Destination:          slowledclkdiv/state_FSM_FFd1 (FF)
  Requirement:          50.000ns
  Data Path Delay:      6.437ns (Levels of Logic = 6)
  Clock Path Skew:      -0.060ns (0.582 - 0.642)
  Source Clock:         SPAD_ON_CLK rising at 5.000ns
  Destination Clock:    SPAD_ON_CLK rising at 55.000ns
  Clock Uncertainty:    0.133ns

  Clock Uncertainty:          0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.255ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowledclkdiv/cnt_low_0 to slowledclkdiv/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y21.BQ      Tcko                  0.430   slowledclkdiv/cnt_low<3>
                                                       slowledclkdiv/cnt_low_0
    SLICE_X28Y19.A2      net (fanout=2)        1.204   slowledclkdiv/cnt_low<0>
    SLICE_X28Y19.COUT    Topcya                0.495   slowledclkdiv/Mcompar_n0008_cy<3>
                                                       slowledclkdiv/Mcompar_n0008_lutdi
                                                       slowledclkdiv/Mcompar_n0008_cy<3>
    SLICE_X28Y20.CIN     net (fanout=1)        0.003   slowledclkdiv/Mcompar_n0008_cy<3>
    SLICE_X28Y20.COUT    Tbyp                  0.091   slowledclkdiv/Mcompar_n0008_cy<7>
                                                       slowledclkdiv/Mcompar_n0008_cy<7>
    SLICE_X28Y21.CIN     net (fanout=1)        0.003   slowledclkdiv/Mcompar_n0008_cy<7>
    SLICE_X28Y21.COUT    Tbyp                  0.091   slowledclkdiv/Mcompar_n0008_cy<11>
                                                       slowledclkdiv/Mcompar_n0008_cy<11>
    SLICE_X28Y22.CIN     net (fanout=1)        0.003   slowledclkdiv/Mcompar_n0008_cy<11>
    SLICE_X28Y22.CMUX    Tcinc                 0.296   slowledclkdiv/Mcompar_n0008_cy<14>
                                                       slowledclkdiv/Mcompar_n0008_cy<14>
    SLICE_X25Y21.A6      net (fanout=1)        0.804   slowledclkdiv/Mcompar_n0008_cy<14>
    SLICE_X25Y21.A       Tilo                  0.259   slowledclkdiv/cnt_low<3>
                                                       slowledclkdiv/Mcompar_n0008_cy<15>
    SLICE_X34Y41.A4      net (fanout=17)       2.419   slowledclkdiv/Mcompar_n0008_cy<15>
    SLICE_X34Y41.CLK     Tas                   0.339   slowledclkdiv/state_FSM_FFd2
                                                       slowledclkdiv/state_FSM_FFd1-In1
                                                       slowledclkdiv/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.437ns (2.001ns logic, 4.436ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point slowledclkdiv/state_FSM_FFd1 (SLICE_X34Y41.A3), 62 paths
--------------------------------------------------------------------------------
Slack (setup path):     43.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowledclkdiv/cnt_high_19 (FF)
  Destination:          slowledclkdiv/state_FSM_FFd1 (FF)
  Requirement:          50.000ns
  Data Path Delay:      5.977ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.287 - 0.313)
  Source Clock:         SPAD_ON_CLK rising at 5.000ns
  Destination Clock:    SPAD_ON_CLK rising at 55.000ns
  Clock Uncertainty:    0.133ns

  Clock Uncertainty:          0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.255ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowledclkdiv/cnt_high_19 to slowledclkdiv/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y34.CMUX    Tshcko                0.518   slowledclkdiv/cnt_high<21>
                                                       slowledclkdiv/cnt_high_19
    SLICE_X36Y26.B2      net (fanout=2)        1.664   slowledclkdiv/cnt_high<19>
    SLICE_X36Y26.COUT    Topcyb                0.448   slowledclkdiv/Mcompar_n0001_cy<11>
                                                       slowledclkdiv/Mcompar_n0001_lut<9>
                                                       slowledclkdiv/Mcompar_n0001_cy<11>
    SLICE_X36Y27.CIN     net (fanout=1)        0.003   slowledclkdiv/Mcompar_n0001_cy<11>
    SLICE_X36Y27.CMUX    Tcinc                 0.296   slowledclkdiv/Mcompar_n0001_cy<14>
                                                       slowledclkdiv/Mcompar_n0001_cy<14>
    SLICE_X37Y30.A6      net (fanout=1)        0.565   slowledclkdiv/Mcompar_n0001_cy<14>
    SLICE_X37Y30.A       Tilo                  0.259   slowledclkdiv/cnt_high<3>
                                                       slowledclkdiv/Mcompar_n0001_cy<15>
    SLICE_X34Y41.A3      net (fanout=17)       1.885   slowledclkdiv/Mcompar_n0001_cy<15>
    SLICE_X34Y41.CLK     Tas                   0.339   slowledclkdiv/state_FSM_FFd2
                                                       slowledclkdiv/state_FSM_FFd1-In1
                                                       slowledclkdiv/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.977ns (1.860ns logic, 4.117ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     43.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowledclkdiv/cnt_high_19 (FF)
  Destination:          slowledclkdiv/state_FSM_FFd1 (FF)
  Requirement:          50.000ns
  Data Path Delay:      5.940ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.287 - 0.313)
  Source Clock:         SPAD_ON_CLK rising at 5.000ns
  Destination Clock:    SPAD_ON_CLK rising at 55.000ns
  Clock Uncertainty:    0.133ns

  Clock Uncertainty:          0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.255ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowledclkdiv/cnt_high_19 to slowledclkdiv/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y34.CMUX    Tshcko                0.518   slowledclkdiv/cnt_high<21>
                                                       slowledclkdiv/cnt_high_19
    SLICE_X36Y26.B2      net (fanout=2)        1.664   slowledclkdiv/cnt_high<19>
    SLICE_X36Y26.COUT    Topcyb                0.411   slowledclkdiv/Mcompar_n0001_cy<11>
                                                       slowledclkdiv/Mcompar_n0001_lutdi9
                                                       slowledclkdiv/Mcompar_n0001_cy<11>
    SLICE_X36Y27.CIN     net (fanout=1)        0.003   slowledclkdiv/Mcompar_n0001_cy<11>
    SLICE_X36Y27.CMUX    Tcinc                 0.296   slowledclkdiv/Mcompar_n0001_cy<14>
                                                       slowledclkdiv/Mcompar_n0001_cy<14>
    SLICE_X37Y30.A6      net (fanout=1)        0.565   slowledclkdiv/Mcompar_n0001_cy<14>
    SLICE_X37Y30.A       Tilo                  0.259   slowledclkdiv/cnt_high<3>
                                                       slowledclkdiv/Mcompar_n0001_cy<15>
    SLICE_X34Y41.A3      net (fanout=17)       1.885   slowledclkdiv/Mcompar_n0001_cy<15>
    SLICE_X34Y41.CLK     Tas                   0.339   slowledclkdiv/state_FSM_FFd2
                                                       slowledclkdiv/state_FSM_FFd1-In1
                                                       slowledclkdiv/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.940ns (1.823ns logic, 4.117ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     43.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowledclkdiv/cnt_high_9 (FF)
  Destination:          slowledclkdiv/state_FSM_FFd1 (FF)
  Requirement:          50.000ns
  Data Path Delay:      5.905ns (Levels of Logic = 5)
  Clock Path Skew:      -0.046ns (0.582 - 0.628)
  Source Clock:         SPAD_ON_CLK rising at 5.000ns
  Destination Clock:    SPAD_ON_CLK rising at 55.000ns
  Clock Uncertainty:    0.133ns

  Clock Uncertainty:          0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.255ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowledclkdiv/cnt_high_9 to slowledclkdiv/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y31.BMUX    Tshcko                0.518   slowledclkdiv/cnt_high<13>
                                                       slowledclkdiv/cnt_high_9
    SLICE_X36Y25.A1      net (fanout=2)        1.451   slowledclkdiv/cnt_high<9>
    SLICE_X36Y25.COUT    Topcya                0.495   slowledclkdiv/Mcompar_n0001_cy<7>
                                                       slowledclkdiv/Mcompar_n0001_lutdi4
                                                       slowledclkdiv/Mcompar_n0001_cy<7>
    SLICE_X36Y26.CIN     net (fanout=1)        0.003   slowledclkdiv/Mcompar_n0001_cy<7>
    SLICE_X36Y26.COUT    Tbyp                  0.091   slowledclkdiv/Mcompar_n0001_cy<11>
                                                       slowledclkdiv/Mcompar_n0001_cy<11>
    SLICE_X36Y27.CIN     net (fanout=1)        0.003   slowledclkdiv/Mcompar_n0001_cy<11>
    SLICE_X36Y27.CMUX    Tcinc                 0.296   slowledclkdiv/Mcompar_n0001_cy<14>
                                                       slowledclkdiv/Mcompar_n0001_cy<14>
    SLICE_X37Y30.A6      net (fanout=1)        0.565   slowledclkdiv/Mcompar_n0001_cy<14>
    SLICE_X37Y30.A       Tilo                  0.259   slowledclkdiv/cnt_high<3>
                                                       slowledclkdiv/Mcompar_n0001_cy<15>
    SLICE_X34Y41.A3      net (fanout=17)       1.885   slowledclkdiv/Mcompar_n0001_cy<15>
    SLICE_X34Y41.CLK     Tas                   0.339   slowledclkdiv/state_FSM_FFd2
                                                       slowledclkdiv/state_FSM_FFd1-In1
                                                       slowledclkdiv/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.905ns (1.998ns logic, 3.907ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point slowledclkdiv/cnt_high_29 (SLICE_X37Y36.D2), 62 paths
--------------------------------------------------------------------------------
Slack (setup path):     44.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowledclkdiv/cnt_high_19 (FF)
  Destination:          slowledclkdiv/cnt_high_29 (FF)
  Requirement:          50.000ns
  Data Path Delay:      5.736ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.191 - 0.205)
  Source Clock:         SPAD_ON_CLK rising at 5.000ns
  Destination Clock:    SPAD_ON_CLK rising at 55.000ns
  Clock Uncertainty:    0.133ns

  Clock Uncertainty:          0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.255ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowledclkdiv/cnt_high_19 to slowledclkdiv/cnt_high_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y34.CMUX    Tshcko                0.518   slowledclkdiv/cnt_high<21>
                                                       slowledclkdiv/cnt_high_19
    SLICE_X36Y26.B2      net (fanout=2)        1.664   slowledclkdiv/cnt_high<19>
    SLICE_X36Y26.COUT    Topcyb                0.448   slowledclkdiv/Mcompar_n0001_cy<11>
                                                       slowledclkdiv/Mcompar_n0001_lut<9>
                                                       slowledclkdiv/Mcompar_n0001_cy<11>
    SLICE_X36Y27.CIN     net (fanout=1)        0.003   slowledclkdiv/Mcompar_n0001_cy<11>
    SLICE_X36Y27.CMUX    Tcinc                 0.296   slowledclkdiv/Mcompar_n0001_cy<14>
                                                       slowledclkdiv/Mcompar_n0001_cy<14>
    SLICE_X37Y30.A6      net (fanout=1)        0.565   slowledclkdiv/Mcompar_n0001_cy<14>
    SLICE_X37Y30.A       Tilo                  0.259   slowledclkdiv/cnt_high<3>
                                                       slowledclkdiv/Mcompar_n0001_cy<15>
    SLICE_X37Y36.D2      net (fanout=17)       1.610   slowledclkdiv/Mcompar_n0001_cy<15>
    SLICE_X37Y36.CLK     Tas                   0.373   slowledclkdiv/cnt_high<29>
                                                       slowledclkdiv/Mmux_state[1]_GND_1478_o_wide_mux_14_OUT221
                                                       slowledclkdiv/cnt_high_29
    -------------------------------------------------  ---------------------------
    Total                                      5.736ns (1.894ns logic, 3.842ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     44.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowledclkdiv/cnt_high_19 (FF)
  Destination:          slowledclkdiv/cnt_high_29 (FF)
  Requirement:          50.000ns
  Data Path Delay:      5.699ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.191 - 0.205)
  Source Clock:         SPAD_ON_CLK rising at 5.000ns
  Destination Clock:    SPAD_ON_CLK rising at 55.000ns
  Clock Uncertainty:    0.133ns

  Clock Uncertainty:          0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.255ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowledclkdiv/cnt_high_19 to slowledclkdiv/cnt_high_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y34.CMUX    Tshcko                0.518   slowledclkdiv/cnt_high<21>
                                                       slowledclkdiv/cnt_high_19
    SLICE_X36Y26.B2      net (fanout=2)        1.664   slowledclkdiv/cnt_high<19>
    SLICE_X36Y26.COUT    Topcyb                0.411   slowledclkdiv/Mcompar_n0001_cy<11>
                                                       slowledclkdiv/Mcompar_n0001_lutdi9
                                                       slowledclkdiv/Mcompar_n0001_cy<11>
    SLICE_X36Y27.CIN     net (fanout=1)        0.003   slowledclkdiv/Mcompar_n0001_cy<11>
    SLICE_X36Y27.CMUX    Tcinc                 0.296   slowledclkdiv/Mcompar_n0001_cy<14>
                                                       slowledclkdiv/Mcompar_n0001_cy<14>
    SLICE_X37Y30.A6      net (fanout=1)        0.565   slowledclkdiv/Mcompar_n0001_cy<14>
    SLICE_X37Y30.A       Tilo                  0.259   slowledclkdiv/cnt_high<3>
                                                       slowledclkdiv/Mcompar_n0001_cy<15>
    SLICE_X37Y36.D2      net (fanout=17)       1.610   slowledclkdiv/Mcompar_n0001_cy<15>
    SLICE_X37Y36.CLK     Tas                   0.373   slowledclkdiv/cnt_high<29>
                                                       slowledclkdiv/Mmux_state[1]_GND_1478_o_wide_mux_14_OUT221
                                                       slowledclkdiv/cnt_high_29
    -------------------------------------------------  ---------------------------
    Total                                      5.699ns (1.857ns logic, 3.842ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     44.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowledclkdiv/cnt_high_9 (FF)
  Destination:          slowledclkdiv/cnt_high_29 (FF)
  Requirement:          50.000ns
  Data Path Delay:      5.664ns (Levels of Logic = 5)
  Clock Path Skew:      -0.040ns (0.588 - 0.628)
  Source Clock:         SPAD_ON_CLK rising at 5.000ns
  Destination Clock:    SPAD_ON_CLK rising at 55.000ns
  Clock Uncertainty:    0.133ns

  Clock Uncertainty:          0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.255ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowledclkdiv/cnt_high_9 to slowledclkdiv/cnt_high_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y31.BMUX    Tshcko                0.518   slowledclkdiv/cnt_high<13>
                                                       slowledclkdiv/cnt_high_9
    SLICE_X36Y25.A1      net (fanout=2)        1.451   slowledclkdiv/cnt_high<9>
    SLICE_X36Y25.COUT    Topcya                0.495   slowledclkdiv/Mcompar_n0001_cy<7>
                                                       slowledclkdiv/Mcompar_n0001_lutdi4
                                                       slowledclkdiv/Mcompar_n0001_cy<7>
    SLICE_X36Y26.CIN     net (fanout=1)        0.003   slowledclkdiv/Mcompar_n0001_cy<7>
    SLICE_X36Y26.COUT    Tbyp                  0.091   slowledclkdiv/Mcompar_n0001_cy<11>
                                                       slowledclkdiv/Mcompar_n0001_cy<11>
    SLICE_X36Y27.CIN     net (fanout=1)        0.003   slowledclkdiv/Mcompar_n0001_cy<11>
    SLICE_X36Y27.CMUX    Tcinc                 0.296   slowledclkdiv/Mcompar_n0001_cy<14>
                                                       slowledclkdiv/Mcompar_n0001_cy<14>
    SLICE_X37Y30.A6      net (fanout=1)        0.565   slowledclkdiv/Mcompar_n0001_cy<14>
    SLICE_X37Y30.A       Tilo                  0.259   slowledclkdiv/cnt_high<3>
                                                       slowledclkdiv/Mcompar_n0001_cy<15>
    SLICE_X37Y36.D2      net (fanout=17)       1.610   slowledclkdiv/Mcompar_n0001_cy<15>
    SLICE_X37Y36.CLK     Tas                   0.373   slowledclkdiv/cnt_high<29>
                                                       slowledclkdiv/Mmux_state[1]_GND_1478_o_wide_mux_14_OUT221
                                                       slowledclkdiv/cnt_high_29
    -------------------------------------------------  ---------------------------
    Total                                      5.664ns (2.032ns logic, 3.632ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_spad_on_clk_bufin_0 = PERIOD TIMEGRP "spad_on_clk_bufin_0" TS_sys_clkn /
        0.2 HIGH 50% INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------

Paths for end point slowledclkdiv/clkout (SLICE_X34Y41.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.573ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slowledclkdiv/state_FSM_FFd1 (FF)
  Destination:          slowledclkdiv/clkout (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.573ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SPAD_ON_CLK rising at 55.000ns
  Destination Clock:    SPAD_ON_CLK rising at 55.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slowledclkdiv/state_FSM_FFd1 to slowledclkdiv/clkout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y41.AQ      Tcko                  0.234   slowledclkdiv/state_FSM_FFd2
                                                       slowledclkdiv/state_FSM_FFd1
    SLICE_X34Y41.A5      net (fanout=33)       0.208   slowledclkdiv/state_FSM_FFd1
    SLICE_X34Y41.CLK     Tah         (-Th)    -0.131   slowledclkdiv/state_FSM_FFd2
                                                       slowledclkdiv/state<0>1
                                                       slowledclkdiv/clkout
    -------------------------------------------------  ---------------------------
    Total                                      0.573ns (0.365ns logic, 0.208ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------

Paths for end point slowledclkdiv/clkout (SLICE_X34Y41.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.616ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slowledclkdiv/state_FSM_FFd2 (FF)
  Destination:          slowledclkdiv/clkout (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SPAD_ON_CLK rising at 55.000ns
  Destination Clock:    SPAD_ON_CLK rising at 55.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slowledclkdiv/state_FSM_FFd2 to slowledclkdiv/clkout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y41.BQ      Tcko                  0.234   slowledclkdiv/state_FSM_FFd2
                                                       slowledclkdiv/state_FSM_FFd2
    SLICE_X34Y41.A2      net (fanout=17)       0.251   slowledclkdiv/state_FSM_FFd2
    SLICE_X34Y41.CLK     Tah         (-Th)    -0.131   slowledclkdiv/state_FSM_FFd2
                                                       slowledclkdiv/state<0>1
                                                       slowledclkdiv/clkout
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.365ns logic, 0.251ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------

Paths for end point slowledclkdiv/state_FSM_FFd1 (SLICE_X34Y41.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.639ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slowledclkdiv/state_FSM_FFd1 (FF)
  Destination:          slowledclkdiv/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.639ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SPAD_ON_CLK rising at 55.000ns
  Destination Clock:    SPAD_ON_CLK rising at 55.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slowledclkdiv/state_FSM_FFd1 to slowledclkdiv/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y41.AQ      Tcko                  0.234   slowledclkdiv/state_FSM_FFd2
                                                       slowledclkdiv/state_FSM_FFd1
    SLICE_X34Y41.A5      net (fanout=33)       0.208   slowledclkdiv/state_FSM_FFd1
    SLICE_X34Y41.CLK     Tah         (-Th)    -0.197   slowledclkdiv/state_FSM_FFd2
                                                       slowledclkdiv/state_FSM_FFd1-In1
                                                       slowledclkdiv/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.639ns (0.431ns logic, 0.208ns route)
                                                       (67.4% logic, 32.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_spad_on_clk_bufin_0 = PERIOD TIMEGRP "spad_on_clk_bufin_0" TS_sys_clkn /
        0.2 HIGH 50% INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 47.334ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: spadonclkbuf/I0
  Logical resource: spadonclkbuf/I0
  Location pin: BUFGMUX_X3Y14.I0
  Clock network: spad_on_clk_bufin
--------------------------------------------------------------------------------
Slack: 47.751ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: SPAD_ON_OUT_OBUF/CLK0
  Logical resource: spadoutbuffer/CK0
  Location pin: OLOGIC_X26Y119.CLK0
  Clock network: SPAD_ON_CLK
--------------------------------------------------------------------------------
Slack: 47.960ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.040ns (490.196MHz) (Tockper)
  Physical resource: SPAD_ON_OUT_OBUF/CLK1
  Logical resource: spadoutbuffer/CK1
  Location pin: OLOGIC_X26Y119.CLK1
  Clock network: SPAD_ON_CLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0 = 
PERIOD TIMEGRP         "MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0" 
TS_sys_clkn /         0.78125 HIGH 50% INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19961 paths analyzed, 1732 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is  53.200ns.
--------------------------------------------------------------------------------

Paths for end point MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1 (SLICE_X1Y80.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1 (FF)
  Requirement:          0.800ns
  Data Path Delay:      1.738ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.318ns (2.293 - 3.611)
  Source Clock:         MIG/c3_sysclk_2x_180 rising at 4.200ns
  Destination Clock:    MIG/c3_mcb_drp_clk rising at 5.000ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.290ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 to MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    MCB_X0Y1.SELFREFRESHMODE Tmcbcko_SELFREFRESHMODE  1.000   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                           MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X1Y80.AX           net (fanout=1)        0.624   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/selfrefresh_mcb_mode
    SLICE_X1Y80.CLK          Tdick                 0.114   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2
                                                           MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1
    -----------------------------------------------------  ---------------------------
    Total                                          1.738ns (1.114ns logic, 0.624ns route)
                                                           (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

Paths for end point MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO (IODELAY_X0Y5.INC), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0 (FF)
  Destination:          MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO (OTHER)
  Requirement:          12.800ns
  Data Path Delay:      9.971ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (0.771 - 0.711)
  Source Clock:         MIG/c3_mcb_drp_clk rising at 5.000ns
  Destination Clock:    MIG/c3_mcb_drp_clk rising at 17.800ns
  Clock Uncertainty:    0.149ns

  Clock Uncertainty:          0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.290ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0 to MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y86.BQ      Tcko                  0.430   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0
    SLICE_X11Y67.A4      net (fanout=2)        3.792   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<0>
    SLICE_X11Y67.AMUX    Tilo                  0.337   pll_Prog_AT/CLKOUT2_PHASE[21]_GND_1492_o_div_65/a[31]_a[31]_MUX_5261_o
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_ZIO_IODRP_CS11
    IODELAY_X0Y5.INC     net (fanout=1)        5.236   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IODRP_CS
    IODELAY_X0Y5.CLK     Tiodcck_CS            0.176   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO
    -------------------------------------------------  ---------------------------
    Total                                      9.971ns (0.943ns logic, 9.028ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1 (FF)
  Destination:          MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO (OTHER)
  Requirement:          12.800ns
  Data Path Delay:      9.874ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (0.771 - 0.711)
  Source Clock:         MIG/c3_mcb_drp_clk rising at 5.000ns
  Destination Clock:    MIG/c3_mcb_drp_clk rising at 17.800ns
  Clock Uncertainty:    0.149ns

  Clock Uncertainty:          0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.290ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1 to MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y86.DQ      Tcko                  0.430   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1
    SLICE_X11Y67.A5      net (fanout=2)        3.695   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
    SLICE_X11Y67.AMUX    Tilo                  0.337   pll_Prog_AT/CLKOUT2_PHASE[21]_GND_1492_o_div_65/a[31]_a[31]_MUX_5261_o
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_ZIO_IODRP_CS11
    IODELAY_X0Y5.INC     net (fanout=1)        5.236   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IODRP_CS
    IODELAY_X0Y5.CLK     Tiodcck_CS            0.176   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO
    -------------------------------------------------  ---------------------------
    Total                                      9.874ns (0.943ns logic, 8.931ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_CS (FF)
  Destination:          MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO (OTHER)
  Requirement:          12.800ns
  Data Path Delay:      7.479ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.679 - 0.666)
  Source Clock:         MIG/c3_mcb_drp_clk rising at 5.000ns
  Destination Clock:    MIG/c3_mcb_drp_clk rising at 17.800ns
  Clock Uncertainty:    0.149ns

  Clock Uncertainty:          0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.290ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_CS to MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y59.DQ      Tcko                  0.476   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_CS
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_CS
    SLICE_X11Y67.A3      net (fanout=1)        1.254   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_CS
    SLICE_X11Y67.AMUX    Tilo                  0.337   pll_Prog_AT/CLKOUT2_PHASE[21]_GND_1492_o_div_65/a[31]_a[31]_MUX_5261_o
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_ZIO_IODRP_CS11
    IODELAY_X0Y5.INC     net (fanout=1)        5.236   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IODRP_CS
    IODELAY_X0Y5.CLK     Tiodcck_CS            0.176   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO
    -------------------------------------------------  ---------------------------
    Total                                      7.479ns (0.989ns logic, 6.490ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1 (SLICE_X54Y79.SR), 118 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50 (FF)
  Destination:          MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1 (FF)
  Requirement:          12.800ns
  Data Path Delay:      9.256ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.616 - 0.626)
  Source Clock:         MIG/c3_mcb_drp_clk rising at 5.000ns
  Destination Clock:    MIG/c3_mcb_drp_clk rising at 17.800ns
  Clock Uncertainty:    0.149ns

  Clock Uncertainty:          0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.290ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50 to MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y93.AMUX    Tshcko                0.535   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50
    SLICE_X39Y90.B1      net (fanout=11)       1.246   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50
    SLICE_X39Y90.BMUX    Tilo                  0.337   N142
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable211_SW0
    SLICE_X39Y90.A3      net (fanout=1)        0.358   N176
    SLICE_X39Y90.A       Tilo                  0.259   N142
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable211
    SLICE_X40Y86.D1      net (fanout=2)        1.008   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable211
    SLICE_X40Y86.D       Tilo                  0.235   N205
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21_SW0
    SLICE_X40Y86.C6      net (fanout=1)        0.143   N205
    SLICE_X40Y86.C       Tilo                  0.235   N205
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21
    SLICE_X47Y86.B4      net (fanout=2)        1.065   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21
    SLICE_X47Y86.BMUX    Tilo                  0.337   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25
    SLICE_X51Y82.C1      net (fanout=2)        0.993   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X51Y82.C       Tilo                  0.259   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102
    SLICE_X51Y82.B1      net (fanout=3)        0.710   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102
    SLICE_X51Y82.B       Tilo                  0.259   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101
    SLICE_X54Y79.SR      net (fanout=2)        0.848   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10
    SLICE_X54Y79.CLK     Tsrck                 0.429   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1
    -------------------------------------------------  ---------------------------
    Total                                      9.256ns (2.885ns logic, 6.371ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36 (FF)
  Destination:          MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1 (FF)
  Requirement:          12.800ns
  Data Path Delay:      9.192ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.616 - 0.621)
  Source Clock:         MIG/c3_mcb_drp_clk rising at 5.000ns
  Destination Clock:    MIG/c3_mcb_drp_clk rising at 17.800ns
  Clock Uncertainty:    0.149ns

  Clock Uncertainty:          0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.290ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36 to MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y84.CQ      Tcko                  0.430   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36
    SLICE_X43Y91.C3      net (fanout=13)       2.363   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36
    SLICE_X43Y91.C       Tilo                  0.259   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22
    SLICE_X44Y91.B5      net (fanout=1)        0.415   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable24
    SLICE_X44Y91.B       Tilo                  0.254   N138
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable24
    SLICE_X47Y86.B2      net (fanout=1)        1.636   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25
    SLICE_X47Y86.BMUX    Tilo                  0.337   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25
    SLICE_X51Y82.C1      net (fanout=2)        0.993   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X51Y82.C       Tilo                  0.259   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102
    SLICE_X51Y82.B1      net (fanout=3)        0.710   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102
    SLICE_X51Y82.B       Tilo                  0.259   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101
    SLICE_X54Y79.SR      net (fanout=2)        0.848   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10
    SLICE_X54Y79.CLK     Tsrck                 0.429   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1
    -------------------------------------------------  ---------------------------
    Total                                      9.192ns (2.227ns logic, 6.965ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25 (FF)
  Destination:          MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1 (FF)
  Requirement:          12.800ns
  Data Path Delay:      9.014ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.616 - 0.619)
  Source Clock:         MIG/c3_mcb_drp_clk rising at 5.000ns
  Destination Clock:    MIG/c3_mcb_drp_clk rising at 17.800ns
  Clock Uncertainty:    0.149ns

  Clock Uncertainty:          0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.290ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25 to MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y84.AQ      Tcko                  0.476   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25
    SLICE_X32Y92.C1      net (fanout=11)       2.572   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25
    SLICE_X32Y92.C       Tilo                  0.235   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23_SW0
    SLICE_X32Y92.B4      net (fanout=1)        0.303   N166
    SLICE_X32Y92.B       Tilo                  0.235   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23
    SLICE_X47Y86.B5      net (fanout=3)        1.358   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23
    SLICE_X47Y86.BMUX    Tilo                  0.337   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25
    SLICE_X51Y82.C1      net (fanout=2)        0.993   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X51Y82.C       Tilo                  0.259   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102
    SLICE_X51Y82.B1      net (fanout=3)        0.710   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102
    SLICE_X51Y82.B       Tilo                  0.259   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101
    SLICE_X54Y79.SR      net (fanout=2)        0.848   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10
    SLICE_X54Y79.CLK     Tsrck                 0.429   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1
    -------------------------------------------------  ---------------------------
    Total                                      9.014ns (2.230ns logic, 6.784ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0 = PERIOD TIMEGRP
        "MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0" TS_sys_clkn /
        0.78125 HIGH 50% INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------

Paths for end point MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (SLICE_X18Y63.CE), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         MIG/c3_mcb_drp_clk rising at 17.800ns
  Destination Clock:    MIG/c3_mcb_drp_clk rising at 17.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y63.AQ      Tcko                  0.234   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X18Y63.A6      net (fanout=2)        0.026   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X18Y63.A       Tilo                  0.156   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gated_pll_lock_inv1
    SLICE_X18Y63.CE      net (fanout=1)        0.073   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gated_pll_lock_inv
    SLICE_X18Y63.CLK     Tckce       (-Th)     0.092   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.298ns logic, 0.099ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.762ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window (FF)
  Destination:          MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.765ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.078 - 0.075)
  Source Clock:         MIG/c3_mcb_drp_clk rising at 17.800ns
  Destination Clock:    MIG/c3_mcb_drp_clk rising at 17.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window to MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y63.DMUX    Tshcko                0.238   MIG/c3_async_rst
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window
    SLICE_X18Y63.A1      net (fanout=3)        0.390   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window
    SLICE_X18Y63.A       Tilo                  0.156   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gated_pll_lock_inv1
    SLICE_X18Y63.CE      net (fanout=1)        0.073   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gated_pll_lock_inv
    SLICE_X18Y63.CLK     Tckce       (-Th)     0.092   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    -------------------------------------------------  ---------------------------
    Total                                      0.765ns (0.302ns logic, 0.463ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3 (SLICE_X55Y98.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2 (FF)
  Destination:          MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         MIG/c3_mcb_drp_clk rising at 17.800ns
  Destination Clock:    MIG/c3_mcb_drp_clk rising at 17.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2 to MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y98.CQ      Tcko                  0.198   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt<2>
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2
    SLICE_X55Y98.C5      net (fanout=1)        0.052   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt<2>
    SLICE_X55Y98.CLK     Tah         (-Th)    -0.155   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt<2>
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_pre_sysrst_cnt_xor<3>11
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.353ns logic, 0.052ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Paths for end point MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5 (SLICE_X50Y110.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5 (FF)
  Destination:          MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         MIG/c3_mcb_drp_clk rising at 17.800ns
  Destination Clock:    MIG/c3_mcb_drp_clk rising at 17.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5 to MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y110.DQ     Tcko                  0.200   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5
    SLICE_X50Y110.D6     net (fanout=3)        0.026   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
    SLICE_X50Y110.CLK    Tah         (-Th)    -0.190   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_count_xor<5>11
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0 = PERIOD TIMEGRP
        "MIG_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0" TS_sys_clkn /
        0.78125 HIGH 50% INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 10.134ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: MIG/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: MIG/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: MIG/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 11.800ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: MIG/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 12.320ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>/CLK
  Logical resource: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0/CK
  Location pin: SLICE_X52Y78.CLK
  Clock network: MIG/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MIG_memc3_infrastructure_inst_clk_2x_180_0 = PERIOD 
TIMEGRP         "MIG_memc3_infrastructure_inst_clk_2x_180_0" TS_sys_clkn / 6.25 
PHASE         0.8 ns HIGH 50% INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MIG_memc3_infrastructure_inst_clk_2x_180_0 = PERIOD TIMEGRP
        "MIG_memc3_infrastructure_inst_clk_2x_180_0" TS_sys_clkn / 6.25 PHASE
        0.8 ns HIGH 50% INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: MIG/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MIG_memc3_infrastructure_inst_clk_2x_0_0 = PERIOD TIMEGRP 
        "MIG_memc3_infrastructure_inst_clk_2x_0_0" TS_sys_clkn / 6.25 HIGH 50%  
       INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error, 0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Paths for end point MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0 (OLOGIC_X0Y81.TRAIN), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train (FF)
  Destination:          MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0 (FF)
  Requirement:          1.600ns
  Data Path Delay:      2.586ns (Levels of Logic = 0)
  Clock Path Skew:      1.318ns (4.055 - 2.737)
  Source Clock:         MIG/c3_mcb_drp_clk rising at 5.000ns
  Destination Clock:    MIG/c3_sysclk_2x rising at 6.600ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.290ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train to MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y83.AQ       Tcko                  0.430   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
    OLOGIC_X0Y81.TRAIN   net (fanout=1)        0.983   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
    OLOGIC_X0Y81.CLK0    Toscck_TRAIN          1.173   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0
    -------------------------------------------------  ---------------------------
    Total                                      2.586ns (1.603ns logic, 0.983ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_MIG_memc3_infrastructure_inst_clk_2x_0_0 = PERIOD TIMEGRP
        "MIG_memc3_infrastructure_inst_clk_2x_0_0" TS_sys_clkn / 6.25 HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------

Paths for end point MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0 (OLOGIC_X0Y81.TRAIN), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.571ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train (FF)
  Destination:          MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.138ns (Levels of Logic = 0)
  Clock Path Skew:      1.440ns (2.453 - 1.013)
  Source Clock:         MIG/c3_mcb_drp_clk rising at 5.000ns
  Destination Clock:    MIG/c3_sysclk_2x rising at 5.000ns
  Clock Uncertainty:    0.269ns

  Clock Uncertainty:          0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.290ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train to MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y83.AQ       Tcko                  0.198   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
    OLOGIC_X0Y81.TRAIN   net (fanout=1)        0.537   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
    OLOGIC_X0Y81.CLK0    Tosckc_TRAIN(-Th)    -0.403   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0
    -------------------------------------------------  ---------------------------
    Total                                      1.138ns (0.601ns logic, 0.537ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MIG_memc3_infrastructure_inst_clk_2x_0_0 = PERIOD TIMEGRP
        "MIG_memc3_infrastructure_inst_clk_2x_0_0" TS_sys_clkn / 6.25 HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: MIG/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MIG_memc3_infrastructure_inst_clk0_bufg_in_0 = PERIOD 
TIMEGRP         "MIG_memc3_infrastructure_inst_clk0_bufg_in_0" TS_sys_clkn / 
0.390625         HIGH 50% INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17854 paths analyzed, 7669 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.534ns.
--------------------------------------------------------------------------------

Paths for end point mcbcontroller/state_FSM_FFd3 (SLICE_X7Y79.D5), 57 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL (FF)
  Destination:          mcbcontroller/state_FSM_FFd3 (FF)
  Requirement:          12.800ns
  Data Path Delay:      3.499ns (Levels of Logic = 3)
  Clock Path Skew:      -0.418ns (2.319 - 2.737)
  Source Clock:         MIG/c3_mcb_drp_clk rising at 17.800ns
  Destination Clock:    c3_clk0 rising at 30.600ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.335ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL to mcbcontroller/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y84.BQ      Tcko                  0.476   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
    SLICE_X11Y79.A6      net (fanout=2)        1.189   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
    SLICE_X11Y79.A       Tilo                  0.259   pll_Prog_AT/CLKOUT1_PHASE[21]_PWR_301_o_div_44/Madd_a[31]_GND_1498_o_add_51_OUT_Madd_lut<12>
                                                       mcbcontroller/state_FSM_FFd3-In211
    SLICE_X7Y79.C4       net (fanout=2)        0.818   mcbcontroller/state_FSM_FFd3-In21
    SLICE_X7Y79.C        Tilo                  0.259   mcbcontroller/_n0199
                                                       mcbcontroller/state_FSM_FFd3-In1
    SLICE_X7Y79.D5       net (fanout=1)        0.234   mcbcontroller/state_FSM_FFd3-In2
    SLICE_X7Y79.CLK      Tas                   0.264   mcbcontroller/_n0199
                                                       mcbcontroller/state_FSM_FFd3-In2
                                                       mcbcontroller/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.499ns (1.258ns logic, 2.241ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcbcontroller/memoryCount_7 (FF)
  Destination:          mcbcontroller/state_FSM_FFd3 (FF)
  Requirement:          25.600ns
  Data Path Delay:      7.102ns (Levels of Logic = 5)
  Clock Path Skew:      -0.004ns (0.639 - 0.643)
  Source Clock:         c3_clk0 rising at 5.000ns
  Destination Clock:    c3_clk0 rising at 30.600ns
  Clock Uncertainty:    0.171ns

  Clock Uncertainty:          0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.335ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcbcontroller/memoryCount_7 to mcbcontroller/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y83.DQ      Tcko                  0.525   mcbcontroller/memoryCount<7>
                                                       mcbcontroller/memoryCount_7
    SLICE_X4Y85.A1       net (fanout=5)        1.565   mcbcontroller/memoryCount<7>
    SLICE_X4Y85.COUT     Topcya                0.495   mcbcontroller/Mcompar_memoryCount[26]_PWR_119_o_LessThan_13_o_cy<4>
                                                       mcbcontroller/Mcompar_memoryCount[26]_PWR_119_o_LessThan_13_o_lutdi
                                                       mcbcontroller/Mcompar_memoryCount[26]_PWR_119_o_LessThan_13_o_cy<4>
    SLICE_X4Y86.CIN      net (fanout=1)        0.003   mcbcontroller/Mcompar_memoryCount[26]_PWR_119_o_LessThan_13_o_cy<4>
    SLICE_X4Y86.AMUX     Tcina                 0.240   mcbcontroller/Mcompar_memoryCount[26]_PWR_119_o_LessThan_13_o_cy<5>
                                                       mcbcontroller/Mcompar_memoryCount[26]_PWR_119_o_LessThan_13_o_cy<5>
    SLICE_X9Y73.B1       net (fanout=2)        2.006   mcbcontroller/Mcompar_memoryCount[26]_PWR_119_o_LessThan_13_o_cy<5>
    SLICE_X9Y73.B        Tilo                  0.259   pll_Prog_AT/CLKOUT1_PHASE[21]_PWR_301_o_div_44/a[15]_a[31]_MUX_6314_o
                                                       mcbcontroller/state_FSM_FFd3-In11
    SLICE_X7Y79.C2       net (fanout=2)        1.252   mcbcontroller/state_FSM_FFd3-In1
    SLICE_X7Y79.C        Tilo                  0.259   mcbcontroller/_n0199
                                                       mcbcontroller/state_FSM_FFd3-In1
    SLICE_X7Y79.D5       net (fanout=1)        0.234   mcbcontroller/state_FSM_FFd3-In2
    SLICE_X7Y79.CLK      Tas                   0.264   mcbcontroller/_n0199
                                                       mcbcontroller/state_FSM_FFd3-In2
                                                       mcbcontroller/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      7.102ns (2.042ns logic, 5.060ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcbcontroller/memoryCount_19 (FF)
  Destination:          mcbcontroller/state_FSM_FFd3 (FF)
  Requirement:          25.600ns
  Data Path Delay:      6.910ns (Levels of Logic = 5)
  Clock Path Skew:      0.004ns (0.639 - 0.635)
  Source Clock:         c3_clk0 rising at 5.000ns
  Destination Clock:    c3_clk0 rising at 30.600ns
  Clock Uncertainty:    0.171ns

  Clock Uncertainty:          0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.335ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcbcontroller/memoryCount_19 to mcbcontroller/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y86.DQ      Tcko                  0.525   mcbcontroller/memoryCount<19>
                                                       mcbcontroller/memoryCount_19
    SLICE_X4Y85.C2       net (fanout=5)        1.543   mcbcontroller/memoryCount<19>
    SLICE_X4Y85.COUT     Topcyc                0.325   mcbcontroller/Mcompar_memoryCount[26]_PWR_119_o_LessThan_13_o_cy<4>
                                                       mcbcontroller/Mcompar_memoryCount[26]_PWR_119_o_LessThan_13_o_lut<3>
                                                       mcbcontroller/Mcompar_memoryCount[26]_PWR_119_o_LessThan_13_o_cy<4>
    SLICE_X4Y86.CIN      net (fanout=1)        0.003   mcbcontroller/Mcompar_memoryCount[26]_PWR_119_o_LessThan_13_o_cy<4>
    SLICE_X4Y86.AMUX     Tcina                 0.240   mcbcontroller/Mcompar_memoryCount[26]_PWR_119_o_LessThan_13_o_cy<5>
                                                       mcbcontroller/Mcompar_memoryCount[26]_PWR_119_o_LessThan_13_o_cy<5>
    SLICE_X9Y73.B1       net (fanout=2)        2.006   mcbcontroller/Mcompar_memoryCount[26]_PWR_119_o_LessThan_13_o_cy<5>
    SLICE_X9Y73.B        Tilo                  0.259   pll_Prog_AT/CLKOUT1_PHASE[21]_PWR_301_o_div_44/a[15]_a[31]_MUX_6314_o
                                                       mcbcontroller/state_FSM_FFd3-In11
    SLICE_X7Y79.C2       net (fanout=2)        1.252   mcbcontroller/state_FSM_FFd3-In1
    SLICE_X7Y79.C        Tilo                  0.259   mcbcontroller/_n0199
                                                       mcbcontroller/state_FSM_FFd3-In1
    SLICE_X7Y79.D5       net (fanout=1)        0.234   mcbcontroller/state_FSM_FFd3-In2
    SLICE_X7Y79.CLK      Tas                   0.264   mcbcontroller/_n0199
                                                       mcbcontroller/state_FSM_FFd3-In2
                                                       mcbcontroller/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.910ns (1.872ns logic, 5.038ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point mcbcontroller/state_FSM_FFd4 (SLICE_X6Y79.B6), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL (FF)
  Destination:          mcbcontroller/state_FSM_FFd4 (FF)
  Requirement:          12.800ns
  Data Path Delay:      3.345ns (Levels of Logic = 2)
  Clock Path Skew:      -0.418ns (2.319 - 2.737)
  Source Clock:         MIG/c3_mcb_drp_clk rising at 17.800ns
  Destination Clock:    c3_clk0 rising at 30.600ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.335ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL to mcbcontroller/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y84.BQ      Tcko                  0.476   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
    SLICE_X6Y79.A1       net (fanout=2)        2.133   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
    SLICE_X6Y79.A        Tilo                  0.254   mcbcontroller/state_FSM_FFd1
                                                       mcbcontroller/state_FSM_FFd4-In3
    SLICE_X6Y79.B6       net (fanout=1)        0.143   mcbcontroller/state_FSM_FFd4-In3
    SLICE_X6Y79.CLK      Tas                   0.339   mcbcontroller/state_FSM_FFd1
                                                       mcbcontroller/state_FSM_FFd4-In4
                                                       mcbcontroller/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.345ns (1.069ns logic, 2.276ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          mcbcontroller/state_FSM_FFd4 (FF)
  Requirement:          25.600ns
  Data Path Delay:      9.254ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.731 - 0.736)
  Source Clock:         c3_clk0 rising at 5.000ns
  Destination Clock:    c3_clk0 rising at 30.600ns
  Clock Uncertainty:    0.171ns

  Clock Uncertainty:          0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.335ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 to mcbcontroller/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P4EMPTY     Tmcbcko_EMPTY         2.270   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X0Y75.A5       net (fanout=3)        4.648   c3_p0_rd_empty
    SLICE_X0Y75.AMUX     Tilo                  0.298   mcbcontroller/p0_cmd_en
                                                       mcbcontroller/state_FSM_FFd4-In1
    SLICE_X6Y79.A4       net (fanout=1)        1.302   mcbcontroller/state_FSM_FFd4-In1
    SLICE_X6Y79.A        Tilo                  0.254   mcbcontroller/state_FSM_FFd1
                                                       mcbcontroller/state_FSM_FFd4-In3
    SLICE_X6Y79.B6       net (fanout=1)        0.143   mcbcontroller/state_FSM_FFd4-In3
    SLICE_X6Y79.CLK      Tas                   0.339   mcbcontroller/state_FSM_FFd1
                                                       mcbcontroller/state_FSM_FFd4-In4
                                                       mcbcontroller/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      9.254ns (3.161ns logic, 6.093ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          mcbcontroller/state_FSM_FFd4 (FF)
  Requirement:          25.600ns
  Data Path Delay:      8.296ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_clk0 rising at 5.000ns
  Destination Clock:    c3_clk0 rising at 30.600ns
  Clock Uncertainty:    0.171ns

  Clock Uncertainty:          0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.335ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 to mcbcontroller/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P5FULL      Tmcbcko_FULL          2.310   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X9Y79.A3       net (fanout=9)        4.182   c3_p0_wr_full
    SLICE_X9Y79.A        Tilo                  0.259   mcbcontroller/state_FSM_FFd4-In2
                                                       mcbcontroller/state_FSM_FFd4-In2
    SLICE_X6Y79.A3       net (fanout=1)        0.809   mcbcontroller/state_FSM_FFd4-In2
    SLICE_X6Y79.A        Tilo                  0.254   mcbcontroller/state_FSM_FFd1
                                                       mcbcontroller/state_FSM_FFd4-In3
    SLICE_X6Y79.B6       net (fanout=1)        0.143   mcbcontroller/state_FSM_FFd4-In3
    SLICE_X6Y79.CLK      Tas                   0.339   mcbcontroller/state_FSM_FFd1
                                                       mcbcontroller/state_FSM_FFd4-In4
                                                       mcbcontroller/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      8.296ns (3.162ns logic, 5.134ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point mcbcontroller/state_FSM_FFd1 (SLICE_X6Y79.D4), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL (FF)
  Destination:          mcbcontroller/state_FSM_FFd1 (FF)
  Requirement:          12.800ns
  Data Path Delay:      3.180ns (Levels of Logic = 2)
  Clock Path Skew:      -0.418ns (2.319 - 2.737)
  Source Clock:         MIG/c3_mcb_drp_clk rising at 17.800ns
  Destination Clock:    c3_clk0 rising at 30.600ns
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.335ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL to mcbcontroller/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y84.BQ      Tcko                  0.476   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
    SLICE_X11Y79.A6      net (fanout=2)        1.189   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
    SLICE_X11Y79.A       Tilo                  0.259   pll_Prog_AT/CLKOUT1_PHASE[21]_PWR_301_o_div_44/Madd_a[31]_GND_1498_o_add_51_OUT_Madd_lut<12>
                                                       mcbcontroller/state_FSM_FFd3-In211
    SLICE_X6Y79.D4       net (fanout=2)        0.807   mcbcontroller/state_FSM_FFd3-In21
    SLICE_X6Y79.CLK      Tas                   0.449   mcbcontroller/state_FSM_FFd1
                                                       mcbcontroller/state_FSM_FFd1-In3_F
                                                       mcbcontroller/state_FSM_FFd1-In3
                                                       mcbcontroller/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.180ns (1.184ns logic, 1.996ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcbcontroller/memoryCount_21 (FF)
  Destination:          mcbcontroller/state_FSM_FFd1 (FF)
  Requirement:          25.600ns
  Data Path Delay:      4.754ns (Levels of Logic = 4)
  Clock Path Skew:      0.006ns (0.639 - 0.633)
  Source Clock:         c3_clk0 rising at 5.000ns
  Destination Clock:    c3_clk0 rising at 30.600ns
  Clock Uncertainty:    0.171ns

  Clock Uncertainty:          0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.335ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcbcontroller/memoryCount_21 to mcbcontroller/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y87.BQ      Tcko                  0.525   mcbcontroller/memoryCount<23>
                                                       mcbcontroller/memoryCount_21
    SLICE_X16Y84.D2      net (fanout=5)        1.217   mcbcontroller/memoryCount<21>
    SLICE_X16Y84.COUT    Topcyd                0.290   mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_18_o_cy<4>
                                                       mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_18_o_lut<4>
                                                       mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_18_o_cy<4>
    SLICE_X16Y85.CIN     net (fanout=1)        0.003   mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_18_o_cy<4>
    SLICE_X16Y85.AMUX    Tcina                 0.240   wo26/wirehold<19>
                                                       mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_18_o_cy<5>
    SLICE_X11Y79.A5      net (fanout=1)        0.964   mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_18_o_cy<5>
    SLICE_X11Y79.A       Tilo                  0.259   pll_Prog_AT/CLKOUT1_PHASE[21]_PWR_301_o_div_44/Madd_a[31]_GND_1498_o_add_51_OUT_Madd_lut<12>
                                                       mcbcontroller/state_FSM_FFd3-In211
    SLICE_X6Y79.D4       net (fanout=2)        0.807   mcbcontroller/state_FSM_FFd3-In21
    SLICE_X6Y79.CLK      Tas                   0.449   mcbcontroller/state_FSM_FFd1
                                                       mcbcontroller/state_FSM_FFd1-In3_F
                                                       mcbcontroller/state_FSM_FFd1-In3
                                                       mcbcontroller/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.754ns (1.763ns logic, 2.991ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcbcontroller/memoryCount_20 (FF)
  Destination:          mcbcontroller/state_FSM_FFd1 (FF)
  Requirement:          25.600ns
  Data Path Delay:      4.725ns (Levels of Logic = 4)
  Clock Path Skew:      0.006ns (0.639 - 0.633)
  Source Clock:         c3_clk0 rising at 5.000ns
  Destination Clock:    c3_clk0 rising at 30.600ns
  Clock Uncertainty:    0.171ns

  Clock Uncertainty:          0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.335ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcbcontroller/memoryCount_20 to mcbcontroller/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y87.AQ      Tcko                  0.525   mcbcontroller/memoryCount<23>
                                                       mcbcontroller/memoryCount_20
    SLICE_X16Y84.D1      net (fanout=5)        1.188   mcbcontroller/memoryCount<20>
    SLICE_X16Y84.COUT    Topcyd                0.290   mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_18_o_cy<4>
                                                       mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_18_o_lut<4>
                                                       mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_18_o_cy<4>
    SLICE_X16Y85.CIN     net (fanout=1)        0.003   mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_18_o_cy<4>
    SLICE_X16Y85.AMUX    Tcina                 0.240   wo26/wirehold<19>
                                                       mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_18_o_cy<5>
    SLICE_X11Y79.A5      net (fanout=1)        0.964   mcbcontroller/Mcompar_GND_1139_o_memoryCount[26]_LessThan_18_o_cy<5>
    SLICE_X11Y79.A       Tilo                  0.259   pll_Prog_AT/CLKOUT1_PHASE[21]_PWR_301_o_div_44/Madd_a[31]_GND_1498_o_add_51_OUT_Madd_lut<12>
                                                       mcbcontroller/state_FSM_FFd3-In211
    SLICE_X6Y79.D4       net (fanout=2)        0.807   mcbcontroller/state_FSM_FFd3-In21
    SLICE_X6Y79.CLK      Tas                   0.449   mcbcontroller/state_FSM_FFd1
                                                       mcbcontroller/state_FSM_FFd1-In3_F
                                                       mcbcontroller/state_FSM_FFd1-In3
                                                       mcbcontroller/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.725ns (1.763ns logic, 2.962ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_MIG_memc3_infrastructure_inst_clk0_bufg_in_0 = PERIOD TIMEGRP
        "MIG_memc3_infrastructure_inst_clk0_bufg_in_0" TS_sys_clkn / 0.390625
        HIGH 50% INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------

Paths for end point MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0CMDINSTR0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.357ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcbcontroller/p0_cmd_instr (FF)
  Destination:          MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.358ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.075 - 0.074)
  Source Clock:         c3_clk0 rising at 30.600ns
  Destination Clock:    c3_clk0 rising at 30.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mcbcontroller/p0_cmd_instr to MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y82.AQ       Tcko                  0.198   mcbcontroller/p0_cmd_instr
                                                       mcbcontroller/p0_cmd_instr
    MCB_X0Y1.P0CMDINSTR0 net (fanout=1)        0.125   mcbcontroller/p0_cmd_instr
    MCB_X0Y1.P0CMDCLK    Tmcbckd_CMDINSTR(-Th)    -0.035   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.358ns (0.233ns logic, 0.125ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Paths for end point spimaster/wr_ack_reg (SLICE_X34Y107.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.361ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spimaster/core_n_ce (FF)
  Destination:          spimaster/wr_ack_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.361ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         c3_clk0 rising at 30.600ns
  Destination Clock:    c3_clk0 rising at 30.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spimaster/core_n_ce to spimaster/wr_ack_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y109.AQ     Tcko                  0.198   spimaster/core_n_ce
                                                       spimaster/core_n_ce
    SLICE_X34Y107.CE     net (fanout=7)        0.265   spimaster/core_n_ce
    SLICE_X34Y107.CLK    Tckce       (-Th)     0.102   spimaster/wr_ack_reg
                                                       spimaster/wr_ack_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.361ns (0.096ns logic, 0.265ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0WRDATA12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.365ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcbcontroller/p0_wr_data_12 (FF)
  Destination:          MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.370ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.068 - 0.063)
  Source Clock:         c3_clk0 rising at 30.600ns
  Destination Clock:    c3_clk0 rising at 30.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mcbcontroller/p0_wr_data_12 to MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y56.AQ       Tcko                  0.200   mcbcontroller/p0_wr_data<15>
                                                       mcbcontroller/p0_wr_data_12
    MCB_X0Y1.P0WRDATA12  net (fanout=1)        0.125   mcbcontroller/p0_wr_data<12>
    MCB_X0Y1.P0WRCLK     Tmcbckd_WRDATA(-Th)    -0.045   MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.370ns (0.245ns logic, 0.125ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MIG_memc3_infrastructure_inst_clk0_bufg_in_0 = PERIOD TIMEGRP
        "MIG_memc3_infrastructure_inst_clk0_bufg_in_0" TS_sys_clkn / 0.390625
        HIGH 50% INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 22.030ns (period - min period limit)
  Period: 25.600ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y31.CLKAWRCLK
  Clock network: c3_clk0
--------------------------------------------------------------------------------
Slack: 22.030ns (period - min period limit)
  Period: 25.600ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: FIFOb_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y31.CLKBRDCLK
  Clock network: c3_clk0
--------------------------------------------------------------------------------
Slack: 22.030ns (period - min period limit)
  Period: 25.600ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: FIFOc_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: FIFOc_ledmask/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y33.CLKAWRCLK
  Clock network: c3_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 2 ns VALID 4 ns BEFORE 
COMP "okUH<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.908ns.
--------------------------------------------------------------------------------

Paths for end point okHI/iob_regs[15].regin0 (ILOGIC_X25Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.092ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUHU<15> (PAD)
  Destination:          okHI/iob_regs[15].regin0 (FF)
  Destination Clock:    okClk rising
  Requirement:          2.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Delay:     2.790ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUHU<15> to okHI/iob_regs[15].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA20.I               Tiopi                 1.397   okUHU<15>
                                                       okUHU<15>
                                                       okHI/iob_regs[15].iobf0/IBUF
                                                       ProtoComp2.IMUX.19
    ILOGIC_X25Y1.D       net (fanout=1)        0.303   okHI/iobf0_o<15>
    ILOGIC_X25Y1.CLK0    Tidock                1.723   okHI/okHC<20>
                                                       ProtoComp91.D2OFFBYP_SRC.9
                                                       okHI/iob_regs[15].regin0
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (3.120ns logic, 0.303ns route)
                                                       (91.1% logic, 8.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to okHI/iob_regs[15].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp9.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.432   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X25Y1.CLK0    net (fanout=604)      1.963   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.790ns (-3.848ns logic, 6.638ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/iob_regs[16].regin0 (ILOGIC_X23Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.092ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUHU<16> (PAD)
  Destination:          okHI/iob_regs[16].regin0 (FF)
  Destination Clock:    okClk rising
  Requirement:          2.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Delay:     2.790ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUHU<16> to okHI/iob_regs[16].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T16.I                Tiopi                 1.397   okUHU<16>
                                                       okUHU<16>
                                                       okHI/iob_regs[16].iobf0/IBUF
                                                       ProtoComp2.IMUX.22
    ILOGIC_X23Y1.D       net (fanout=1)        0.303   okHI/iobf0_o<16>
    ILOGIC_X23Y1.CLK0    Tidock                1.723   okHI/okHC<21>
                                                       ProtoComp91.D2OFFBYP_SRC.12
                                                       okHI/iob_regs[16].regin0
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (3.120ns logic, 0.303ns route)
                                                       (91.1% logic, 8.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to okHI/iob_regs[16].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp9.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.432   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X23Y1.CLK0    net (fanout=604)      1.963   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.790ns (-3.848ns logic, 6.638ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/iob_regs[25].regin0 (ILOGIC_X19Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.092ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUHU<25> (PAD)
  Destination:          okHI/iob_regs[25].regin0 (FF)
  Destination Clock:    okClk rising
  Requirement:          2.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Delay:     2.790ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUHU<25> to okHI/iob_regs[25].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y17.I                Tiopi                 1.397   okUHU<25>
                                                       okUHU<25>
                                                       okHI/iob_regs[25].iobf0/IBUF
                                                       ProtoComp2.IMUX.25
    ILOGIC_X19Y1.D       net (fanout=1)        0.303   okHI/iobf0_o<25>
    ILOGIC_X19Y1.CLK0    Tidock                1.723   okHI/okHC<30>
                                                       ProtoComp91.D2OFFBYP_SRC.15
                                                       okHI/iob_regs[25].regin0
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (3.120ns logic, 0.303ns route)
                                                       (91.1% logic, 8.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to okHI/iob_regs[25].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp9.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.432   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X19Y1.CLK0    net (fanout=604)      1.963   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.790ns (-3.848ns logic, 6.638ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 2 ns VALID 4 ns BEFORE COMP "okUH<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/iob_regs[28].regin0 (ILOGIC_X7Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.193ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUHU<28> (PAD)
  Destination:          okHI/iob_regs[28].regin0 (FF)
  Destination Clock:    okClk rising
  Requirement:          2.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     1.884ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUHU<28> to okHI/iob_regs[28].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V9.I                 Tiopi                 0.627   okUHU<28>
                                                       okUHU<28>
                                                       okHI/iob_regs[28].iobf0/IBUF
                                                       ProtoComp2.IMUX.30
    ILOGIC_X7Y2.D        net (fanout=1)        0.095   okHI/iobf0_o<28>
    ILOGIC_X7Y2.CLK0     Tiockd      (-Th)    -0.630   okHI/okHC<33>
                                                       ProtoComp91.D2OFFBYP_SRC.20
                                                       okHI/iob_regs[28].regin0
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to okHI/iob_regs[28].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp9.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.292   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X7Y2.CLK0     net (fanout=604)      1.009   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.884ns (-1.372ns logic, 3.256ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/iob_regs[29].regin0 (ILOGIC_X16Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.213ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUHU<29> (PAD)
  Destination:          okHI/iob_regs[29].regin0 (FF)
  Destination Clock:    okClk rising
  Requirement:          2.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     1.864ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUHU<29> to okHI/iob_regs[29].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB15.I               Tiopi                 0.627   okUHU<29>
                                                       okUHU<29>
                                                       okHI/iob_regs[29].iobf0/IBUF
                                                       ProtoComp2.IMUX.31
    ILOGIC_X16Y2.D       net (fanout=1)        0.095   okHI/iobf0_o<29>
    ILOGIC_X16Y2.CLK0    Tiockd      (-Th)    -0.630   okHI/okHC<34>
                                                       ProtoComp91.D2OFFBYP_SRC.21
                                                       okHI/iob_regs[29].regin0
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to okHI/iob_regs[29].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp9.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.292   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X16Y2.CLK0    net (fanout=604)      0.989   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.864ns (-1.372ns logic, 3.236ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/iob_regs[18].regin0 (ILOGIC_X23Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.214ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUHU<18> (PAD)
  Destination:          okHI/iob_regs[18].regin0 (FF)
  Destination Clock:    okClk rising
  Requirement:          2.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     1.863ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUHU<18> to okHI/iob_regs[18].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U16.I                Tiopi                 0.627   okUHU<18>
                                                       okUHU<18>
                                                       okHI/iob_regs[18].iobf0/IBUF
                                                       ProtoComp2.IMUX.26
    ILOGIC_X23Y2.D       net (fanout=1)        0.095   okHI/iobf0_o<18>
    ILOGIC_X23Y2.CLK0    Tiockd      (-Th)    -0.630   okHI/okHC<23>
                                                       ProtoComp91.D2OFFBYP_SRC.16
                                                       okHI/iob_regs[18].regin0
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to okHI/iob_regs[18].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp9.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.292   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X23Y2.CLK0    net (fanout=604)      0.988   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.863ns (-1.372ns logic, 3.235ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 8 ns AFTER COMP 
"okUH<0>" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 64 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.073ns.
--------------------------------------------------------------------------------

Paths for end point okUHU<17> (AA10.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.927ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/iob_regs[17].regout0 (FF)
  Destination:          okUHU<17> (PAD)
  Source Clock:         okClk rising
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     3.238ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to okHI/iob_regs[17].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp9.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.333   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X12Y3.CLK0    net (fanout=604)      2.403   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.238ns (-4.537ns logic, 7.775ns route)

  Maximum Data Path at Slow Process Corner: okHI/iob_regs[17].regout0 to okUHU<17>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X12Y3.OQ      Tockq                 1.080   okHI/regout0_q<17>
                                                       okHI/iob_regs[17].regout0
    AA10.O               net (fanout=1)        0.438   okHI/regout0_q<17>
    AA10.PAD             Tioop                 2.042   okUHU<17>
                                                       okHI/iob_regs[17].iobf0/OBUFT
                                                       okUHU<17>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.308ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/iob_regs[17].regvalid (FF)
  Destination:          okUHU<17> (PAD)
  Source Clock:         okClk rising
  Requirement:          8.000ns
  Data Path Delay:      3.179ns (Levels of Logic = 1)
  Clock Path Delay:     3.238ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to okHI/iob_regs[17].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp9.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.333   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X12Y3.CLK0    net (fanout=604)      2.403   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.238ns (-4.537ns logic, 7.775ns route)

  Maximum Data Path at Slow Process Corner: okHI/iob_regs[17].regvalid to okUHU<17>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X12Y3.TQ      Tockq                 0.699   okHI/regout0_q<17>
                                                       okHI/iob_regs[17].regvalid
    AA10.T               net (fanout=1)        0.438   okHI/regvalid_q<17>
    AA10.PAD             Tiotp                 2.042   okUHU<17>
                                                       okHI/iob_regs[17].iobf0/OBUFT
                                                       okUHU<17>
    -------------------------------------------------  ---------------------------
    Total                                      3.179ns (2.741ns logic, 0.438ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<30> (Y5.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.928ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/iob_regs[30].regout0 (FF)
  Destination:          okUHU<30> (PAD)
  Source Clock:         okClk rising
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     3.237ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to okHI/iob_regs[30].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp9.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.333   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X5Y3.CLK0     net (fanout=604)      2.402   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.237ns (-4.537ns logic, 7.774ns route)

  Maximum Data Path at Slow Process Corner: okHI/iob_regs[30].regout0 to okUHU<30>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X5Y3.OQ       Tockq                 1.080   okHI/regout0_q<30>
                                                       okHI/iob_regs[30].regout0
    Y5.O                 net (fanout=1)        0.438   okHI/regout0_q<30>
    Y5.PAD               Tioop                 2.042   okUHU<30>
                                                       okHI/iob_regs[30].iobf0/OBUFT
                                                       okUHU<30>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.309ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/iob_regs[30].regvalid (FF)
  Destination:          okUHU<30> (PAD)
  Source Clock:         okClk rising
  Requirement:          8.000ns
  Data Path Delay:      3.179ns (Levels of Logic = 1)
  Clock Path Delay:     3.237ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to okHI/iob_regs[30].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp9.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.333   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X5Y3.CLK0     net (fanout=604)      2.402   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.237ns (-4.537ns logic, 7.774ns route)

  Maximum Data Path at Slow Process Corner: okHI/iob_regs[30].regvalid to okUHU<30>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X5Y3.TQ       Tockq                 0.699   okHI/regout0_q<30>
                                                       okHI/iob_regs[30].regvalid
    Y5.T                 net (fanout=1)        0.438   okHI/regvalid_q<30>
    Y5.PAD               Tiotp                 2.042   okUHU<30>
                                                       okHI/iob_regs[30].iobf0/OBUFT
                                                       okUHU<30>
    -------------------------------------------------  ---------------------------
    Total                                      3.179ns (2.741ns logic, 0.438ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<24> (T10.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.928ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/iob_regs[24].regout0 (FF)
  Destination:          okUHU<24> (PAD)
  Source Clock:         okClk rising
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     3.237ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to okHI/iob_regs[24].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp9.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.333   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X6Y3.CLK0     net (fanout=604)      2.402   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.237ns (-4.537ns logic, 7.774ns route)

  Maximum Data Path at Slow Process Corner: okHI/iob_regs[24].regout0 to okUHU<24>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X6Y3.OQ       Tockq                 1.080   okHI/regout0_q<24>
                                                       okHI/iob_regs[24].regout0
    T10.O                net (fanout=1)        0.438   okHI/regout0_q<24>
    T10.PAD              Tioop                 2.042   okUHU<24>
                                                       okHI/iob_regs[24].iobf0/OBUFT
                                                       okUHU<24>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.309ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/iob_regs[24].regvalid (FF)
  Destination:          okUHU<24> (PAD)
  Source Clock:         okClk rising
  Requirement:          8.000ns
  Data Path Delay:      3.179ns (Levels of Logic = 1)
  Clock Path Delay:     3.237ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to okHI/iob_regs[24].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp9.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.333   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X6Y3.CLK0     net (fanout=604)      2.402   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.237ns (-4.537ns logic, 7.774ns route)

  Maximum Data Path at Slow Process Corner: okHI/iob_regs[24].regvalid to okUHU<24>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X6Y3.TQ       Tockq                 0.699   okHI/regout0_q<24>
                                                       okHI/iob_regs[24].regvalid
    T10.T                net (fanout=1)        0.438   okHI/regvalid_q<24>
    T10.PAD              Tiotp                 2.042   okUHU<24>
                                                       okHI/iob_regs[24].iobf0/OBUFT
                                                       okUHU<24>
    -------------------------------------------------  ---------------------------
    Total                                      3.179ns (2.741ns logic, 0.438ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okUHU<25> (Y17.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  2.805ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/iob_regs[25].regout0 (FF)
  Destination:          okUHU<25> (PAD)
  Source Clock:         okClk rising
  Data Path Delay:      1.360ns (Levels of Logic = 1)
  Clock Path Delay:     1.720ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to okHI/iob_regs[25].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp9.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.114   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X19Y1.CLK0    net (fanout=604)      0.933   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (-1.306ns logic, 3.026ns route)

  Minimum Data Path at Fast Process Corner: okHI/iob_regs[25].regout0 to okUHU<25>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X19Y1.OQ      Tockq                 0.336   okHI/regout0_q<25>
                                                       okHI/iob_regs[25].regout0
    Y17.O                net (fanout=1)        0.268   okHI/regout0_q<25>
    Y17.PAD              Tioop                 0.756   okUHU<25>
                                                       okHI/iob_regs[25].iobf0/OBUFT
                                                       okUHU<25>
    -------------------------------------------------  ---------------------------
    Total                                      1.360ns (1.092ns logic, 0.268ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.697ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/iob_regs[25].regvalid (FF)
  Destination:          okUHU<25> (PAD)
  Source Clock:         okClk rising
  Data Path Delay:      1.252ns (Levels of Logic = 1)
  Clock Path Delay:     1.720ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to okHI/iob_regs[25].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp9.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.114   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X19Y1.CLK0    net (fanout=604)      0.933   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (-1.306ns logic, 3.026ns route)

  Minimum Data Path at Fast Process Corner: okHI/iob_regs[25].regvalid to okUHU<25>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X19Y1.TQ      Tockq                 0.228   okHI/regout0_q<25>
                                                       okHI/iob_regs[25].regvalid
    Y17.T                net (fanout=1)        0.268   okHI/regvalid_q<25>
    Y17.PAD              Tiotp                 0.756   okUHU<25>
                                                       okHI/iob_regs[25].iobf0/OBUFT
                                                       okUHU<25>
    -------------------------------------------------  ---------------------------
    Total                                      1.252ns (0.984ns logic, 0.268ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<15> (AA20.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  2.806ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/iob_regs[15].regout0 (FF)
  Destination:          okUHU<15> (PAD)
  Source Clock:         okClk rising
  Data Path Delay:      1.360ns (Levels of Logic = 1)
  Clock Path Delay:     1.721ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to okHI/iob_regs[15].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp9.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.114   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X25Y1.CLK0    net (fanout=604)      0.934   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.721ns (-1.306ns logic, 3.027ns route)

  Minimum Data Path at Fast Process Corner: okHI/iob_regs[15].regout0 to okUHU<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y1.OQ      Tockq                 0.336   okHI/regout0_q<15>
                                                       okHI/iob_regs[15].regout0
    AA20.O               net (fanout=1)        0.268   okHI/regout0_q<15>
    AA20.PAD             Tioop                 0.756   okUHU<15>
                                                       okHI/iob_regs[15].iobf0/OBUFT
                                                       okUHU<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.360ns (1.092ns logic, 0.268ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.698ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/iob_regs[15].regvalid (FF)
  Destination:          okUHU<15> (PAD)
  Source Clock:         okClk rising
  Data Path Delay:      1.252ns (Levels of Logic = 1)
  Clock Path Delay:     1.721ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to okHI/iob_regs[15].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp9.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.114   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X25Y1.CLK0    net (fanout=604)      0.934   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.721ns (-1.306ns logic, 3.027ns route)

  Minimum Data Path at Fast Process Corner: okHI/iob_regs[15].regvalid to okUHU<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y1.TQ      Tockq                 0.228   okHI/regout0_q<15>
                                                       okHI/iob_regs[15].regvalid
    AA20.T               net (fanout=1)        0.268   okHI/regvalid_q<15>
    AA20.PAD             Tiotp                 0.756   okUHU<15>
                                                       okHI/iob_regs[15].iobf0/OBUFT
                                                       okUHU<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.252ns (0.984ns logic, 0.268ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<23> (T15.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  2.806ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/iob_regs[23].regout0 (FF)
  Destination:          okUHU<23> (PAD)
  Source Clock:         okClk rising
  Data Path Delay:      1.360ns (Levels of Logic = 1)
  Clock Path Delay:     1.721ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to okHI/iob_regs[23].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp9.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.114   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X23Y0.CLK0    net (fanout=604)      0.934   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.721ns (-1.306ns logic, 3.027ns route)

  Minimum Data Path at Fast Process Corner: okHI/iob_regs[23].regout0 to okUHU<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X23Y0.OQ      Tockq                 0.336   okHI/regout0_q<23>
                                                       okHI/iob_regs[23].regout0
    T15.O                net (fanout=1)        0.268   okHI/regout0_q<23>
    T15.PAD              Tioop                 0.756   okUHU<23>
                                                       okHI/iob_regs[23].iobf0/OBUFT
                                                       okUHU<23>
    -------------------------------------------------  ---------------------------
    Total                                      1.360ns (1.092ns logic, 0.268ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.698ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/iob_regs[23].regvalid (FF)
  Destination:          okUHU<23> (PAD)
  Source Clock:         okClk rising
  Data Path Delay:      1.252ns (Levels of Logic = 1)
  Clock Path Delay:     1.721ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to okHI/iob_regs[23].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp9.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.114   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X23Y0.CLK0    net (fanout=604)      0.934   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.721ns (-1.306ns logic, 3.027ns route)

  Minimum Data Path at Fast Process Corner: okHI/iob_regs[23].regvalid to okUHU<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X23Y0.TQ      Tockq                 0.228   okHI/regout0_q<23>
                                                       okHI/iob_regs[23].regvalid
    T15.T                net (fanout=1)        0.268   okHI/regvalid_q<23>
    T15.PAD              Tiotp                 0.756   okUHU<23>
                                                       okHI/iob_regs[23].iobf0/OBUFT
                                                       okUHU<23>
    -------------------------------------------------  ---------------------------
    Total                                      1.252ns (0.984ns logic, 0.268ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostOUT_grp" OFFSET = OUT 8 ns AFTER COMP 
"okUH<0>" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.074ns.
--------------------------------------------------------------------------------

Paths for end point okHU<0> (AA8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.926ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/regctrlout1 (FF)
  Destination:          okHU<0> (PAD)
  Source Clock:         okClk rising
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     3.239ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to okHI/regctrlout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp9.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.333   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X10Y3.CLK0    net (fanout=604)      2.404   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.239ns (-4.537ns logic, 7.776ns route)

  Maximum Data Path at Slow Process Corner: okHI/regctrlout1 to okHU<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X10Y3.OQ      Tockq                 1.080   okHU_0_OBUF
                                                       okHI/regctrlout1
    AA8.O                net (fanout=1)        0.438   okHU_0_OBUF
    AA8.PAD              Tioop                 2.042   okHU<0>
                                                       okHU_0_OBUF
                                                       okHU<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------

Paths for end point okHU<2> (AB5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.928ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/regctrlout0 (FF)
  Destination:          okHU<2> (PAD)
  Source Clock:         okClk rising
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     3.237ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to okHI/regctrlout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp9.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.333   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X5Y2.CLK0     net (fanout=604)      2.402   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.237ns (-4.537ns logic, 7.774ns route)

  Maximum Data Path at Slow Process Corner: okHI/regctrlout0 to okHU<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X5Y2.OQ       Tockq                 1.080   okHU_2_OBUF
                                                       okHI/regctrlout0
    AB5.O                net (fanout=1)        0.438   okHU_2_OBUF
    AB5.PAD              Tioop                 2.042   okHU<2>
                                                       okHU_2_OBUF
                                                       okHU<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okHU<2> (AB5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.877ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/regctrlout0 (FF)
  Destination:          okHU<2> (PAD)
  Source Clock:         okClk rising
  Data Path Delay:      1.411ns (Levels of Logic = 1)
  Clock Path Delay:     1.741ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to okHI/regctrlout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp9.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.114   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X5Y2.CLK0     net (fanout=604)      0.954   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.741ns (-1.306ns logic, 3.047ns route)

  Minimum Data Path at Fast Process Corner: okHI/regctrlout0 to okHU<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X5Y2.OQ       Tockq                 0.336   okHU_2_OBUF
                                                       okHI/regctrlout0
    AB5.O                net (fanout=1)        0.319   okHU_2_OBUF
    AB5.PAD              Tioop                 0.756   okHU<2>
                                                       okHU_2_OBUF
                                                       okHU<2>
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (1.092ns logic, 0.319ns route)
                                                       (77.4% logic, 22.6% route)

--------------------------------------------------------------------------------

Paths for end point okHU<0> (AA8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.879ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/regctrlout1 (FF)
  Destination:          okHU<0> (PAD)
  Source Clock:         okClk rising
  Data Path Delay:      1.411ns (Levels of Logic = 1)
  Clock Path Delay:     1.743ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to okHI/regctrlout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp9.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.114   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    OLOGIC_X10Y3.CLK0    net (fanout=604)      0.956   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.743ns (-1.306ns logic, 3.049ns route)

  Minimum Data Path at Fast Process Corner: okHI/regctrlout1 to okHU<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X10Y3.OQ      Tockq                 0.336   okHU_0_OBUF
                                                       okHI/regctrlout1
    AA8.O                net (fanout=1)        0.319   okHU_0_OBUF
    AA8.PAD              Tioop                 0.756   okHU<0>
                                                       okHU_0_OBUF
                                                       okHU<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (1.092ns logic, 0.319ns route)
                                                       (77.4% logic, 22.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostIN_grp" OFFSET = IN 2 ns VALID 2 ns BEFORE 
COMP "okUH<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 4 failing endpoints
 4 timing errors detected. (0 setup errors, 4 hold errors)
 Minimum allowable offset is   0.887ns.
--------------------------------------------------------------------------------

Paths for end point okHI/regctrlin0a (ILOGIC_X4Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.113ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUH<1> (PAD)
  Destination:          okHI/regctrlin0a (FF)
  Destination Clock:    okClk rising
  Requirement:          2.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Delay:     2.811ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUH<1> to okHI/regctrlin0a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.397   okUH<1>
                                                       okUH<1>
                                                       okUH_1_IBUF
                                                       ProtoComp9.IMUX.3
    ILOGIC_X4Y1.D        net (fanout=1)        0.303   okUH_1_IBUF
    ILOGIC_X4Y1.CLK0     Tidock                1.723   okHI/okHC<1>
                                                       ProtoComp91.D2OFFBYP_SRC.22
                                                       okHI/regctrlin0a
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (3.120ns logic, 0.303ns route)
                                                       (91.1% logic, 8.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to okHI/regctrlin0a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp9.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.432   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X4Y1.CLK0     net (fanout=604)      1.984   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.811ns (-3.848ns logic, 6.659ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/regctrlin2a (ILOGIC_X5Y0.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.183ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUH<3> (PAD)
  Destination:          okHI/regctrlin2a (FF)
  Destination Clock:    okClk rising
  Requirement:          2.000ns
  Data Path Delay:      3.353ns (Levels of Logic = 2)
  Clock Path Delay:     2.811ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUH<3> to okHI/regctrlin2a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y6.I                 Tiopi                 1.397   okUH<3>
                                                       okUH<3>
                                                       okUH_3_IBUF
                                                       ProtoComp9.IMUX.5
    ILOGIC_X5Y0.D        net (fanout=1)        0.233   okUH_3_IBUF
    ILOGIC_X5Y0.CLK0     Tidock                1.723   okHI/okHC<3>
                                                       ProtoComp91.D2OFFBYP_SRC.24
                                                       okHI/regctrlin2a
    -------------------------------------------------  ---------------------------
    Total                                      3.353ns (3.120ns logic, 0.233ns route)
                                                       (93.1% logic, 6.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to okHI/regctrlin2a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp9.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.432   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X5Y0.CLK0     net (fanout=604)      1.984   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.811ns (-3.848ns logic, 6.659ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/regctrlin3a (ILOGIC_X26Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.222ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUH<4> (PAD)
  Destination:          okHI/regctrlin3a (FF)
  Destination Clock:    okClk rising
  Requirement:          2.000ns
  Data Path Delay:      3.292ns (Levels of Logic = 2)
  Clock Path Delay:     2.789ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUH<4> to okHI/regctrlin3a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB21.I               Tiopi                 1.397   okUH<4>
                                                       okUH<4>
                                                       okUH_4_IBUF
                                                       ProtoComp9.IMUX.6
    ILOGIC_X26Y2.D       net (fanout=1)        0.172   okUH_4_IBUF
    ILOGIC_X26Y2.CLK0    Tidock                1.723   okHI/okHC<4>
                                                       ProtoComp91.D2OFFBYP_SRC.25
                                                       okHI/regctrlin3a
    -------------------------------------------------  ---------------------------
    Total                                      3.292ns (3.120ns logic, 0.172ns route)
                                                       (94.8% logic, 5.2% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to okHI/regctrlin3a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp9.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.432   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X26Y2.CLK0    net (fanout=604)      1.962   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.789ns (-3.848ns logic, 6.637ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostIN_grp" OFFSET = IN 2 ns VALID 2 ns BEFORE COMP "okUH<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/regctrlin1a (ILOGIC_X4Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.806ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUH<2> (PAD)
  Destination:          okHI/regctrlin1a (FF)
  Destination Clock:    okClk rising
  Requirement:          0.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     1.883ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUH<2> to okHI/regctrlin1a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.627   okUH<2>
                                                       okUH<2>
                                                       okUH_2_IBUF
                                                       ProtoComp9.IMUX.4
    ILOGIC_X4Y2.D        net (fanout=1)        0.095   okUH_2_IBUF
    ILOGIC_X4Y2.CLK0     Tiockd      (-Th)    -0.630   okHI/okHC<2>
                                                       ProtoComp91.D2OFFBYP_SRC.23
                                                       okHI/regctrlin1a
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to okHI/regctrlin1a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp9.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.292   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X4Y2.CLK0     net (fanout=604)      1.008   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.883ns (-1.372ns logic, 3.255ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/regctrlin3a (ILOGIC_X26Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.785ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUH<4> (PAD)
  Destination:          okHI/regctrlin3a (FF)
  Destination Clock:    okClk rising
  Requirement:          0.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     1.862ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUH<4> to okHI/regctrlin3a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB21.I               Tiopi                 0.627   okUH<4>
                                                       okUH<4>
                                                       okUH_4_IBUF
                                                       ProtoComp9.IMUX.6
    ILOGIC_X26Y2.D       net (fanout=1)        0.095   okUH_4_IBUF
    ILOGIC_X26Y2.CLK0    Tiockd      (-Th)    -0.630   okHI/okHC<4>
                                                       ProtoComp91.D2OFFBYP_SRC.25
                                                       okHI/regctrlin3a
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to okHI/regctrlin3a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp9.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.292   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X26Y2.CLK0    net (fanout=604)      0.987   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.862ns (-1.372ns logic, 3.234ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/regctrlin2a (ILOGIC_X5Y0.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.746ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUH<3> (PAD)
  Destination:          okHI/regctrlin2a (FF)
  Destination Clock:    okClk rising
  Requirement:          0.000ns
  Data Path Delay:      1.413ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     1.884ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUH<3> to okHI/regctrlin2a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y6.I                 Tiopi                 0.627   okUH<3>
                                                       okUH<3>
                                                       okUH_3_IBUF
                                                       ProtoComp9.IMUX.5
    ILOGIC_X5Y0.D        net (fanout=1)        0.156   okUH_3_IBUF
    ILOGIC_X5Y0.CLK0     Tiockd      (-Th)    -0.630   okHI/okHC<3>
                                                       ProtoComp91.D2OFFBYP_SRC.24
                                                       okHI/regctrlin2a
    -------------------------------------------------  ---------------------------
    Total                                      1.413ns (1.257ns logic, 0.156ns route)
                                                       (89.0% logic, 11.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to okHI/regctrlin2a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       okHI/hi_clk_bufg
                                                       ProtoComp9.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   okHI/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   okHI/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.292   okHI/dcm0
                                                       okHI/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   okHI/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   okHI/dcm0_bufg
                                                       okHI/dcm0_bufg
    ILOGIC_X5Y0.CLK0     net (fanout=604)      1.009   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.884ns (-1.372ns logic, 3.256ns route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYSCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYSCLK                      |     10.000ns|      3.334ns|     41.562ns|            0|            2|            0|        43064|
| TS_sys_clkn                   |     10.000ns|      3.334ns|     41.562ns|            0|            2|            0|        43064|
|  TS_spad_on_clk_bufin_0       |     50.000ns|      6.694ns|          N/A|            0|            0|         5248|            0|
|  TS_MIG_memc3_infrastructure_i|     12.800ns|     53.200ns|          N/A|            1|            0|        19961|            0|
|  nst_mcb_drp_clk_bufg_in_0    |             |             |             |             |             |             |             |
|  TS_MIG_memc3_infrastructure_i|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
|  nst_clk_2x_180_0             |             |             |             |             |             |             |             |
|  TS_MIG_memc3_infrastructure_i|      1.600ns|      1.599ns|          N/A|            1|            0|            1|            0|
|  nst_clk_2x_0_0               |             |             |             |             |             |             |             |
|  TS_MIG_memc3_infrastructure_i|     25.600ns|     16.534ns|          N/A|            0|            0|        17854|            0|
|  nst_clk0_bufg_in_0           |             |             |             |             |             |             |             |
| TS_spad_on_clk_bufin          |     50.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
| TS_MIG_memc3_infrastructure_in|     12.800ns|      2.666ns|          N/A|            0|            0|            0|            0|
| st_mcb_drp_clk_bufg_in        |             |             |             |             |             |             |             |
| TS_MIG_memc3_infrastructure_in|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| st_clk_2x_180                 |             |             |             |             |             |             |             |
| TS_MIG_memc3_infrastructure_in|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| st_clk_2x_0                   |             |             |             |             |             |             |             |
| TS_MIG_memc3_infrastructure_in|     25.600ns|      3.570ns|          N/A|            0|            0|            0|            0|
| st_clk0_bufg_in               |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock okUH<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
okUH<1>     |    0.887(R)|      SLOW  |    0.717(R)|      FAST  |okClk             |   0.000|
okUH<2>     |    0.757(R)|      SLOW  |    0.806(R)|      FAST  |okClk             |   0.000|
okUH<3>     |    0.817(R)|      SLOW  |    0.746(R)|      FAST  |okClk             |   0.000|
okUH<4>     |    0.778(R)|      SLOW  |    0.785(R)|      FAST  |okClk             |   0.000|
okUHU<0>    |    0.815(R)|      SLOW  |    0.748(R)|      FAST  |okClk             |   0.000|
okUHU<1>    |    0.885(R)|      SLOW  |    0.719(R)|      FAST  |okClk             |   0.000|
okUHU<2>    |    0.846(R)|      SLOW  |    0.758(R)|      FAST  |okClk             |   0.000|
okUHU<3>    |    0.777(R)|      SLOW  |    0.786(R)|      FAST  |okClk             |   0.000|
okUHU<4>    |    0.847(R)|      SLOW  |    0.757(R)|      FAST  |okClk             |   0.000|
okUHU<5>    |    0.838(R)|      SLOW  |    0.725(R)|      FAST  |okClk             |   0.000|
okUHU<6>    |    0.816(R)|      SLOW  |    0.747(R)|      FAST  |okClk             |   0.000|
okUHU<7>    |    0.886(R)|      SLOW  |    0.718(R)|      FAST  |okClk             |   0.000|
okUHU<8>    |    0.827(R)|      SLOW  |    0.777(R)|      FAST  |okClk             |   0.000|
okUHU<9>    |    0.816(R)|      SLOW  |    0.747(R)|      FAST  |okClk             |   0.000|
okUHU<10>   |    0.886(R)|      SLOW  |    0.718(R)|      FAST  |okClk             |   0.000|
okUHU<11>   |    0.816(R)|      SLOW  |    0.747(R)|      FAST  |okClk             |   0.000|
okUHU<12>   |    0.886(R)|      SLOW  |    0.718(R)|      FAST  |okClk             |   0.000|
okUHU<13>   |    0.778(R)|      SLOW  |    0.785(R)|      FAST  |okClk             |   0.000|
okUHU<14>   |    0.848(R)|      SLOW  |    0.756(R)|      FAST  |okClk             |   0.000|
okUHU<15>   |    0.908(R)|      SLOW  |    0.696(R)|      FAST  |okClk             |   0.000|
okUHU<16>   |    0.908(R)|      SLOW  |    0.696(R)|      FAST  |okClk             |   0.000|
okUHU<17>   |    0.825(R)|      SLOW  |    0.779(R)|      FAST  |okClk             |   0.000|
okUHU<18>   |    0.777(R)|      SLOW  |    0.786(R)|      FAST  |okClk             |   0.000|
okUHU<19>   |    0.846(R)|      SLOW  |    0.758(R)|      FAST  |okClk             |   0.000|
okUHU<20>   |    0.778(R)|      SLOW  |    0.785(R)|      FAST  |okClk             |   0.000|
okUHU<21>   |    0.847(R)|      SLOW  |    0.757(R)|      FAST  |okClk             |   0.000|
okUHU<22>   |    0.848(R)|      SLOW  |    0.756(R)|      FAST  |okClk             |   0.000|
okUHU<23>   |    0.838(R)|      SLOW  |    0.725(R)|      FAST  |okClk             |   0.000|
okUHU<24>   |    0.827(R)|      SLOW  |    0.777(R)|      FAST  |okClk             |   0.000|
okUHU<25>   |    0.908(R)|      SLOW  |    0.696(R)|      FAST  |okClk             |   0.000|
okUHU<26>   |    0.847(R)|      SLOW  |    0.757(R)|      FAST  |okClk             |   0.000|
okUHU<27>   |    0.848(R)|      SLOW  |    0.756(R)|      FAST  |okClk             |   0.000|
okUHU<28>   |    0.756(R)|      SLOW  |    0.807(R)|      FAST  |okClk             |   0.000|
okUHU<29>   |    0.776(R)|      SLOW  |    0.787(R)|      FAST  |okClk             |   0.000|
okUHU<30>   |    0.827(R)|      SLOW  |    0.777(R)|      FAST  |okClk             |   0.000|
okUHU<31>   |    0.817(R)|      SLOW  |    0.746(R)|      FAST  |okClk             |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock okUH<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
okHU<0>     |         7.074(R)|      SLOW  |         2.879(R)|      FAST  |okClk             |   0.000|
okHU<2>     |         7.072(R)|      SLOW  |         2.877(R)|      FAST  |okClk             |   0.000|
okUHU<0>    |         7.024(R)|      SLOW  |         2.721(R)|      FAST  |okClk             |   0.000|
okUHU<1>    |         7.024(R)|      SLOW  |         2.721(R)|      FAST  |okClk             |   0.000|
okUHU<2>    |         7.052(R)|      SLOW  |         2.749(R)|      FAST  |okClk             |   0.000|
okUHU<3>    |         7.051(R)|      SLOW  |         2.748(R)|      FAST  |okClk             |   0.000|
okUHU<4>    |         7.051(R)|      SLOW  |         2.748(R)|      FAST  |okClk             |   0.000|
okUHU<5>    |         7.001(R)|      SLOW  |         2.698(R)|      FAST  |okClk             |   0.000|
okUHU<6>    |         7.023(R)|      SLOW  |         2.720(R)|      FAST  |okClk             |   0.000|
okUHU<7>    |         7.023(R)|      SLOW  |         2.720(R)|      FAST  |okClk             |   0.000|
okUHU<8>    |         7.072(R)|      SLOW  |         2.769(R)|      FAST  |okClk             |   0.000|
okUHU<9>    |         7.023(R)|      SLOW  |         2.720(R)|      FAST  |okClk             |   0.000|
okUHU<10>   |         7.023(R)|      SLOW  |         2.720(R)|      FAST  |okClk             |   0.000|
okUHU<11>   |         7.022(R)|      SLOW  |         2.719(R)|      FAST  |okClk             |   0.000|
okUHU<12>   |         7.022(R)|      SLOW  |         2.719(R)|      FAST  |okClk             |   0.000|
okUHU<13>   |         7.050(R)|      SLOW  |         2.747(R)|      FAST  |okClk             |   0.000|
okUHU<14>   |         7.050(R)|      SLOW  |         2.747(R)|      FAST  |okClk             |   0.000|
okUHU<15>   |         7.001(R)|      SLOW  |         2.698(R)|      FAST  |okClk             |   0.000|
okUHU<16>   |         7.001(R)|      SLOW  |         2.698(R)|      FAST  |okClk             |   0.000|
okUHU<17>   |         7.073(R)|      SLOW  |         2.770(R)|      FAST  |okClk             |   0.000|
okUHU<18>   |         7.051(R)|      SLOW  |         2.748(R)|      FAST  |okClk             |   0.000|
okUHU<19>   |         7.053(R)|      SLOW  |         2.750(R)|      FAST  |okClk             |   0.000|
okUHU<20>   |         7.050(R)|      SLOW  |         2.747(R)|      FAST  |okClk             |   0.000|
okUHU<21>   |         7.051(R)|      SLOW  |         2.748(R)|      FAST  |okClk             |   0.000|
okUHU<22>   |         7.051(R)|      SLOW  |         2.748(R)|      FAST  |okClk             |   0.000|
okUHU<23>   |         7.001(R)|      SLOW  |         2.698(R)|      FAST  |okClk             |   0.000|
okUHU<24>   |         7.072(R)|      SLOW  |         2.769(R)|      FAST  |okClk             |   0.000|
okUHU<25>   |         7.000(R)|      SLOW  |         2.697(R)|      FAST  |okClk             |   0.000|
okUHU<26>   |         7.052(R)|      SLOW  |         2.749(R)|      FAST  |okClk             |   0.000|
okUHU<27>   |         7.050(R)|      SLOW  |         2.747(R)|      FAST  |okClk             |   0.000|
okUHU<28>   |         7.072(R)|      SLOW  |         2.769(R)|      FAST  |okClk             |   0.000|
okUHU<29>   |         7.053(R)|      SLOW  |         2.750(R)|      FAST  |okClk             |   0.000|
okUHU<30>   |         7.072(R)|      SLOW  |         2.769(R)|      FAST  |okClk             |   0.000|
okUHU<31>   |         7.021(R)|      SLOW  |         2.718(R)|      FAST  |okClk             |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock sys_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clkn       |   16.534|         |         |         |
sys_clkp       |   16.534|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clkn       |   16.534|         |         |         |
sys_clkp       |   16.534|         |         |         |
---------------+---------+---------+---------+---------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 2 ns VALID 4 ns BEFORE COMP "okUH<0>"         "RISING";
Worst Case Data Window 1.715; Ideal Clock Offset To Actual Clock 0.050; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
okUHU<0>          |    0.815(R)|      SLOW  |    0.748(R)|      FAST  |    1.185|    1.252|       -0.033|
okUHU<1>          |    0.885(R)|      SLOW  |    0.719(R)|      FAST  |    1.115|    1.281|       -0.083|
okUHU<2>          |    0.846(R)|      SLOW  |    0.758(R)|      FAST  |    1.154|    1.242|       -0.044|
okUHU<3>          |    0.777(R)|      SLOW  |    0.786(R)|      FAST  |    1.223|    1.214|        0.005|
okUHU<4>          |    0.847(R)|      SLOW  |    0.757(R)|      FAST  |    1.153|    1.243|       -0.045|
okUHU<5>          |    0.838(R)|      SLOW  |    0.725(R)|      FAST  |    1.162|    1.275|       -0.057|
okUHU<6>          |    0.816(R)|      SLOW  |    0.747(R)|      FAST  |    1.184|    1.253|       -0.034|
okUHU<7>          |    0.886(R)|      SLOW  |    0.718(R)|      FAST  |    1.114|    1.282|       -0.084|
okUHU<8>          |    0.827(R)|      SLOW  |    0.777(R)|      FAST  |    1.173|    1.223|       -0.025|
okUHU<9>          |    0.816(R)|      SLOW  |    0.747(R)|      FAST  |    1.184|    1.253|       -0.034|
okUHU<10>         |    0.886(R)|      SLOW  |    0.718(R)|      FAST  |    1.114|    1.282|       -0.084|
okUHU<11>         |    0.816(R)|      SLOW  |    0.747(R)|      FAST  |    1.184|    1.253|       -0.034|
okUHU<12>         |    0.886(R)|      SLOW  |    0.718(R)|      FAST  |    1.114|    1.282|       -0.084|
okUHU<13>         |    0.778(R)|      SLOW  |    0.785(R)|      FAST  |    1.222|    1.215|        0.003|
okUHU<14>         |    0.848(R)|      SLOW  |    0.756(R)|      FAST  |    1.152|    1.244|       -0.046|
okUHU<15>         |    0.908(R)|      SLOW  |    0.696(R)|      FAST  |    1.092|    1.304|       -0.106|
okUHU<16>         |    0.908(R)|      SLOW  |    0.696(R)|      FAST  |    1.092|    1.304|       -0.106|
okUHU<17>         |    0.825(R)|      SLOW  |    0.779(R)|      FAST  |    1.175|    1.221|       -0.023|
okUHU<18>         |    0.777(R)|      SLOW  |    0.786(R)|      FAST  |    1.223|    1.214|        0.005|
okUHU<19>         |    0.846(R)|      SLOW  |    0.758(R)|      FAST  |    1.154|    1.242|       -0.044|
okUHU<20>         |    0.778(R)|      SLOW  |    0.785(R)|      FAST  |    1.222|    1.215|        0.003|
okUHU<21>         |    0.847(R)|      SLOW  |    0.757(R)|      FAST  |    1.153|    1.243|       -0.045|
okUHU<22>         |    0.848(R)|      SLOW  |    0.756(R)|      FAST  |    1.152|    1.244|       -0.046|
okUHU<23>         |    0.838(R)|      SLOW  |    0.725(R)|      FAST  |    1.162|    1.275|       -0.057|
okUHU<24>         |    0.827(R)|      SLOW  |    0.777(R)|      FAST  |    1.173|    1.223|       -0.025|
okUHU<25>         |    0.908(R)|      SLOW  |    0.696(R)|      FAST  |    1.092|    1.304|       -0.106|
okUHU<26>         |    0.847(R)|      SLOW  |    0.757(R)|      FAST  |    1.153|    1.243|       -0.045|
okUHU<27>         |    0.848(R)|      SLOW  |    0.756(R)|      FAST  |    1.152|    1.244|       -0.046|
okUHU<28>         |    0.756(R)|      SLOW  |    0.807(R)|      FAST  |    1.244|    1.193|        0.025|
okUHU<29>         |    0.776(R)|      SLOW  |    0.787(R)|      FAST  |    1.224|    1.213|        0.005|
okUHU<30>         |    0.827(R)|      SLOW  |    0.777(R)|      FAST  |    1.173|    1.223|       -0.025|
okUHU<31>         |    0.817(R)|      SLOW  |    0.746(R)|      FAST  |    1.183|    1.254|       -0.035|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.908|         -  |       0.807|         -  |    1.092|    1.193|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostIN_grp" OFFSET = IN 2 ns VALID 2 ns BEFORE COMP "okUH<0>"         "RISING";
Worst Case Data Window 1.693; Ideal Clock Offset To Actual Clock -0.960; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
okUH<1>           |    0.887(R)|      SLOW  |    0.717(R)|      FAST  |    1.113|   -0.717|        0.915|
okUH<2>           |    0.757(R)|      SLOW  |    0.806(R)|      FAST  |    1.243|   -0.806|        1.025|
okUH<3>           |    0.817(R)|      SLOW  |    0.746(R)|      FAST  |    1.183|   -0.746|        0.965|
okUH<4>           |    0.778(R)|      SLOW  |    0.785(R)|      FAST  |    1.222|   -0.785|        1.004|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.887|         -  |       0.806|         -  |    1.113|   -0.806|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
Bus Skew: 0.073 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
okUHU<0>                                       |        7.024|      SLOW  |        2.721|      FAST  |         0.024|
okUHU<1>                                       |        7.024|      SLOW  |        2.721|      FAST  |         0.024|
okUHU<2>                                       |        7.052|      SLOW  |        2.749|      FAST  |         0.052|
okUHU<3>                                       |        7.051|      SLOW  |        2.748|      FAST  |         0.051|
okUHU<4>                                       |        7.051|      SLOW  |        2.748|      FAST  |         0.051|
okUHU<5>                                       |        7.001|      SLOW  |        2.698|      FAST  |         0.001|
okUHU<6>                                       |        7.023|      SLOW  |        2.720|      FAST  |         0.023|
okUHU<7>                                       |        7.023|      SLOW  |        2.720|      FAST  |         0.023|
okUHU<8>                                       |        7.072|      SLOW  |        2.769|      FAST  |         0.072|
okUHU<9>                                       |        7.023|      SLOW  |        2.720|      FAST  |         0.023|
okUHU<10>                                      |        7.023|      SLOW  |        2.720|      FAST  |         0.023|
okUHU<11>                                      |        7.022|      SLOW  |        2.719|      FAST  |         0.022|
okUHU<12>                                      |        7.022|      SLOW  |        2.719|      FAST  |         0.022|
okUHU<13>                                      |        7.050|      SLOW  |        2.747|      FAST  |         0.050|
okUHU<14>                                      |        7.050|      SLOW  |        2.747|      FAST  |         0.050|
okUHU<15>                                      |        7.001|      SLOW  |        2.698|      FAST  |         0.001|
okUHU<16>                                      |        7.001|      SLOW  |        2.698|      FAST  |         0.001|
okUHU<17>                                      |        7.073|      SLOW  |        2.770|      FAST  |         0.073|
okUHU<18>                                      |        7.051|      SLOW  |        2.748|      FAST  |         0.051|
okUHU<19>                                      |        7.053|      SLOW  |        2.750|      FAST  |         0.053|
okUHU<20>                                      |        7.050|      SLOW  |        2.747|      FAST  |         0.050|
okUHU<21>                                      |        7.051|      SLOW  |        2.748|      FAST  |         0.051|
okUHU<22>                                      |        7.051|      SLOW  |        2.748|      FAST  |         0.051|
okUHU<23>                                      |        7.001|      SLOW  |        2.698|      FAST  |         0.001|
okUHU<24>                                      |        7.072|      SLOW  |        2.769|      FAST  |         0.072|
okUHU<25>                                      |        7.000|      SLOW  |        2.697|      FAST  |         0.000|
okUHU<26>                                      |        7.052|      SLOW  |        2.749|      FAST  |         0.052|
okUHU<27>                                      |        7.050|      SLOW  |        2.747|      FAST  |         0.050|
okUHU<28>                                      |        7.072|      SLOW  |        2.769|      FAST  |         0.072|
okUHU<29>                                      |        7.053|      SLOW  |        2.750|      FAST  |         0.053|
okUHU<30>                                      |        7.072|      SLOW  |        2.769|      FAST  |         0.072|
okUHU<31>                                      |        7.021|      SLOW  |        2.718|      FAST  |         0.021|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
Bus Skew: 0.002 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
okHU<0>                                        |        7.074|      SLOW  |        2.879|      FAST  |         0.002|
okHU<2>                                        |        7.072|      SLOW  |        2.877|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 6  Score: 6150  (Setup/Max: 2525, Hold: 3625)

Constraints cover 43166 paths, 0 nets, and 13285 connections

Design statistics:
   Minimum period:  53.200ns{1}   (Maximum frequency:  18.797MHz)
   Minimum input required time before clock:   0.908ns
   Minimum output required time after clock:   7.074ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jul 21 12:08:10 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 674 MB



