# Reading D:/Intel/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do I2S_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Intel/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Programme/Verilog/I2S {D:/Programme/Verilog/I2S/i2s_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:00 on May 28,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Programme/Verilog/I2S" D:/Programme/Verilog/I2S/i2s_top.v 
# -- Compiling module i2s_top
# 
# Top level modules:
# 	i2s_top
# End time: 10:39:00 on May 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Programme/Verilog/I2S {D:/Programme/Verilog/I2S/i2s_tx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:00 on May 28,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Programme/Verilog/I2S" D:/Programme/Verilog/I2S/i2s_tx.v 
# -- Compiling module i2s_tx
# 
# Top level modules:
# 	i2s_tx
# End time: 10:39:00 on May 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Programme/Verilog/I2S {D:/Programme/Verilog/I2S/i2s_rx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:00 on May 28,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Programme/Verilog/I2S" D:/Programme/Verilog/I2S/i2s_rx.v 
# -- Compiling module i2s_rx
# 
# Top level modules:
# 	i2s_rx
# End time: 10:39:00 on May 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Programme/Verilog/I2S/simulation/modelsim {D:/Programme/Verilog/I2S/simulation/modelsim/i2s_top.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:00 on May 28,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Programme/Verilog/I2S/simulation/modelsim" D:/Programme/Verilog/I2S/simulation/modelsim/i2s_top.vt 
# -- Compiling module i2s_top_vlg_tst
# 
# Top level modules:
# 	i2s_top_vlg_tst
# End time: 10:39:00 on May 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclone10lp_ver -L rtl_work -L work -voptargs="+acc"  i2s_top_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclone10lp_ver -L rtl_work -L work -voptargs=""+acc"" i2s_top_vlg_tst 
# Start time: 10:39:02 on May 28,2021
# Loading work.i2s_top_vlg_tst
# Loading work.i2s_top
# Loading work.i2s_tx
# Loading work.i2s_rx
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
# Running testbench
run
run
run
run
run
# End time: 10:40:42 on May 28,2021, Elapsed time: 0:01:40
# Errors: 0, Warnings: 0
