{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 09 21:24:57 2018 " "Info: Processing started: Sun Dec 09 21:24:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part2 -c part2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part2 -c part2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 6 -1 0 } } { "d:/programfiles/quartusii9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartusii9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk register counter16:counter\|Q\[0\] register counter16:counter\|Q\[15\] 401.61 MHz 2.49 ns Internal " "Info: Clock \"Clk\" has Internal fmax of 401.61 MHz between source register \"counter16:counter\|Q\[0\]\" and destination register \"counter16:counter\|Q\[15\]\" (period= 2.49 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.276 ns + Longest register register " "Info: + Longest register to register delay is 2.276 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter16:counter\|Q\[0\] 1 REG LCFF_X21_Y3_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y3_N1; Fanout = 3; REG Node = 'counter16:counter\|Q\[0\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter16:counter|Q[0] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns counter16:counter\|Q\[0\]~49 2 COMB LCCOMB_X21_Y3_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X21_Y3_N0; Fanout = 2; COMB Node = 'counter16:counter\|Q\[0\]~49'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { counter16:counter|Q[0] counter16:counter|Q[0]~49 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns counter16:counter\|Q\[1\]~51 3 COMB LCCOMB_X21_Y3_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X21_Y3_N2; Fanout = 2; COMB Node = 'counter16:counter\|Q\[1\]~51'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter16:counter|Q[0]~49 counter16:counter|Q[1]~51 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns counter16:counter\|Q\[2\]~53 4 COMB LCCOMB_X21_Y3_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X21_Y3_N4; Fanout = 2; COMB Node = 'counter16:counter\|Q\[2\]~53'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter16:counter|Q[1]~51 counter16:counter|Q[2]~53 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns counter16:counter\|Q\[3\]~55 5 COMB LCCOMB_X21_Y3_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X21_Y3_N6; Fanout = 2; COMB Node = 'counter16:counter\|Q\[3\]~55'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter16:counter|Q[2]~53 counter16:counter|Q[3]~55 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns counter16:counter\|Q\[4\]~57 6 COMB LCCOMB_X21_Y3_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X21_Y3_N8; Fanout = 2; COMB Node = 'counter16:counter\|Q\[4\]~57'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter16:counter|Q[3]~55 counter16:counter|Q[4]~57 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns counter16:counter\|Q\[5\]~59 7 COMB LCCOMB_X21_Y3_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X21_Y3_N10; Fanout = 2; COMB Node = 'counter16:counter\|Q\[5\]~59'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter16:counter|Q[4]~57 counter16:counter|Q[5]~59 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns counter16:counter\|Q\[6\]~61 8 COMB LCCOMB_X21_Y3_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X21_Y3_N12; Fanout = 2; COMB Node = 'counter16:counter\|Q\[6\]~61'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter16:counter|Q[5]~59 counter16:counter|Q[6]~61 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns counter16:counter\|Q\[7\]~63 9 COMB LCCOMB_X21_Y3_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X21_Y3_N14; Fanout = 2; COMB Node = 'counter16:counter\|Q\[7\]~63'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter16:counter|Q[6]~61 counter16:counter|Q[7]~63 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns counter16:counter\|Q\[8\]~65 10 COMB LCCOMB_X21_Y3_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X21_Y3_N16; Fanout = 2; COMB Node = 'counter16:counter\|Q\[8\]~65'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter16:counter|Q[7]~63 counter16:counter|Q[8]~65 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns counter16:counter\|Q\[9\]~67 11 COMB LCCOMB_X21_Y3_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X21_Y3_N18; Fanout = 2; COMB Node = 'counter16:counter\|Q\[9\]~67'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter16:counter|Q[8]~65 counter16:counter|Q[9]~67 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns counter16:counter\|Q\[10\]~69 12 COMB LCCOMB_X21_Y3_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X21_Y3_N20; Fanout = 2; COMB Node = 'counter16:counter\|Q\[10\]~69'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter16:counter|Q[9]~67 counter16:counter|Q[10]~69 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns counter16:counter\|Q\[11\]~71 13 COMB LCCOMB_X21_Y3_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X21_Y3_N22; Fanout = 2; COMB Node = 'counter16:counter\|Q\[11\]~71'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter16:counter|Q[10]~69 counter16:counter|Q[11]~71 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns counter16:counter\|Q\[12\]~73 14 COMB LCCOMB_X21_Y3_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X21_Y3_N24; Fanout = 2; COMB Node = 'counter16:counter\|Q\[12\]~73'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter16:counter|Q[11]~71 counter16:counter|Q[12]~73 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns counter16:counter\|Q\[13\]~75 15 COMB LCCOMB_X21_Y3_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X21_Y3_N26; Fanout = 2; COMB Node = 'counter16:counter\|Q\[13\]~75'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter16:counter|Q[12]~73 counter16:counter|Q[13]~75 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns counter16:counter\|Q\[14\]~77 16 COMB LCCOMB_X21_Y3_N28 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X21_Y3_N28; Fanout = 1; COMB Node = 'counter16:counter\|Q\[14\]~77'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter16:counter|Q[13]~75 counter16:counter|Q[14]~77 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.192 ns counter16:counter\|Q\[15\]~78 17 COMB LCCOMB_X21_Y3_N30 1 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 2.192 ns; Loc. = LCCOMB_X21_Y3_N30; Fanout = 1; COMB Node = 'counter16:counter\|Q\[15\]~78'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter16:counter|Q[14]~77 counter16:counter|Q[15]~78 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.276 ns counter16:counter\|Q\[15\] 18 REG LCFF_X21_Y3_N31 2 " "Info: 18: + IC(0.000 ns) + CELL(0.084 ns) = 2.276 ns; Loc. = LCFF_X21_Y3_N31; Fanout = 2; REG Node = 'counter16:counter\|Q\[15\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter16:counter|Q[15]~78 counter16:counter|Q[15] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.969 ns ( 86.51 % ) " "Info: Total cell delay = 1.969 ns ( 86.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 13.49 % ) " "Info: Total interconnect delay = 0.307 ns ( 13.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.276 ns" { counter16:counter|Q[0] counter16:counter|Q[0]~49 counter16:counter|Q[1]~51 counter16:counter|Q[2]~53 counter16:counter|Q[3]~55 counter16:counter|Q[4]~57 counter16:counter|Q[5]~59 counter16:counter|Q[6]~61 counter16:counter|Q[7]~63 counter16:counter|Q[8]~65 counter16:counter|Q[9]~67 counter16:counter|Q[10]~69 counter16:counter|Q[11]~71 counter16:counter|Q[12]~73 counter16:counter|Q[13]~75 counter16:counter|Q[14]~77 counter16:counter|Q[15]~78 counter16:counter|Q[15] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.276 ns" { counter16:counter|Q[0] {} counter16:counter|Q[0]~49 {} counter16:counter|Q[1]~51 {} counter16:counter|Q[2]~53 {} counter16:counter|Q[3]~55 {} counter16:counter|Q[4]~57 {} counter16:counter|Q[5]~59 {} counter16:counter|Q[6]~61 {} counter16:counter|Q[7]~63 {} counter16:counter|Q[8]~65 {} counter16:counter|Q[9]~67 {} counter16:counter|Q[10]~69 {} counter16:counter|Q[11]~71 {} counter16:counter|Q[12]~73 {} counter16:counter|Q[13]~75 {} counter16:counter|Q[14]~77 {} counter16:counter|Q[15]~78 {} counter16:counter|Q[15] {} } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.696 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 2.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'Clk~clkctrl'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 2.696 ns counter16:counter\|Q\[15\] 3 REG LCFF_X21_Y3_N31 2 " "Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.696 ns; Loc. = LCFF_X21_Y3_N31; Fanout = 2; REG Node = 'counter16:counter\|Q\[15\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { Clk~clkctrl counter16:counter|Q[15] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.97 % ) " "Info: Total cell delay = 1.536 ns ( 56.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 43.03 % ) " "Info: Total interconnect delay = 1.160 ns ( 43.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { Clk Clk~clkctrl counter16:counter|Q[15] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { Clk {} Clk~combout {} Clk~clkctrl {} counter16:counter|Q[15] {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.696 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 2.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'Clk~clkctrl'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 2.696 ns counter16:counter\|Q\[0\] 3 REG LCFF_X21_Y3_N1 3 " "Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.696 ns; Loc. = LCFF_X21_Y3_N1; Fanout = 3; REG Node = 'counter16:counter\|Q\[0\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { Clk~clkctrl counter16:counter|Q[0] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.97 % ) " "Info: Total cell delay = 1.536 ns ( 56.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 43.03 % ) " "Info: Total interconnect delay = 1.160 ns ( 43.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { Clk Clk~clkctrl counter16:counter|Q[0] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { Clk {} Clk~combout {} Clk~clkctrl {} counter16:counter|Q[0] {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { Clk Clk~clkctrl counter16:counter|Q[15] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { Clk {} Clk~combout {} Clk~clkctrl {} counter16:counter|Q[15] {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { Clk Clk~clkctrl counter16:counter|Q[0] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { Clk {} Clk~combout {} Clk~clkctrl {} counter16:counter|Q[0] {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.276 ns" { counter16:counter|Q[0] counter16:counter|Q[0]~49 counter16:counter|Q[1]~51 counter16:counter|Q[2]~53 counter16:counter|Q[3]~55 counter16:counter|Q[4]~57 counter16:counter|Q[5]~59 counter16:counter|Q[6]~61 counter16:counter|Q[7]~63 counter16:counter|Q[8]~65 counter16:counter|Q[9]~67 counter16:counter|Q[10]~69 counter16:counter|Q[11]~71 counter16:counter|Q[12]~73 counter16:counter|Q[13]~75 counter16:counter|Q[14]~77 counter16:counter|Q[15]~78 counter16:counter|Q[15] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.276 ns" { counter16:counter|Q[0] {} counter16:counter|Q[0]~49 {} counter16:counter|Q[1]~51 {} counter16:counter|Q[2]~53 {} counter16:counter|Q[3]~55 {} counter16:counter|Q[4]~57 {} counter16:counter|Q[5]~59 {} counter16:counter|Q[6]~61 {} counter16:counter|Q[7]~63 {} counter16:counter|Q[8]~65 {} counter16:counter|Q[9]~67 {} counter16:counter|Q[10]~69 {} counter16:counter|Q[11]~71 {} counter16:counter|Q[12]~73 {} counter16:counter|Q[13]~75 {} counter16:counter|Q[14]~77 {} counter16:counter|Q[15]~78 {} counter16:counter|Q[15] {} } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { Clk Clk~clkctrl counter16:counter|Q[15] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { Clk {} Clk~combout {} Clk~clkctrl {} counter16:counter|Q[15] {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { Clk Clk~clkctrl counter16:counter|Q[0] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { Clk {} Clk~combout {} Clk~clkctrl {} counter16:counter|Q[0] {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "counter16:counter\|Q\[15\] T Clk 2.738 ns register " "Info: tsu for register \"counter16:counter\|Q\[15\]\" (data pin = \"T\", clock pin = \"Clk\") is 2.738 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.470 ns + Longest pin register " "Info: + Longest pin to register delay is 5.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns T 1 PIN PIN_C13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 2; PIN Node = 'T'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { T } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.501 ns) + CELL(0.414 ns) 3.894 ns counter16:counter\|Q\[0\]~49 2 COMB LCCOMB_X21_Y3_N0 2 " "Info: 2: + IC(2.501 ns) + CELL(0.414 ns) = 3.894 ns; Loc. = LCCOMB_X21_Y3_N0; Fanout = 2; COMB Node = 'counter16:counter\|Q\[0\]~49'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { T counter16:counter|Q[0]~49 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.965 ns counter16:counter\|Q\[1\]~51 3 COMB LCCOMB_X21_Y3_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 3.965 ns; Loc. = LCCOMB_X21_Y3_N2; Fanout = 2; COMB Node = 'counter16:counter\|Q\[1\]~51'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter16:counter|Q[0]~49 counter16:counter|Q[1]~51 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.036 ns counter16:counter\|Q\[2\]~53 4 COMB LCCOMB_X21_Y3_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 4.036 ns; Loc. = LCCOMB_X21_Y3_N4; Fanout = 2; COMB Node = 'counter16:counter\|Q\[2\]~53'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter16:counter|Q[1]~51 counter16:counter|Q[2]~53 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.107 ns counter16:counter\|Q\[3\]~55 5 COMB LCCOMB_X21_Y3_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 4.107 ns; Loc. = LCCOMB_X21_Y3_N6; Fanout = 2; COMB Node = 'counter16:counter\|Q\[3\]~55'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter16:counter|Q[2]~53 counter16:counter|Q[3]~55 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.178 ns counter16:counter\|Q\[4\]~57 6 COMB LCCOMB_X21_Y3_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 4.178 ns; Loc. = LCCOMB_X21_Y3_N8; Fanout = 2; COMB Node = 'counter16:counter\|Q\[4\]~57'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter16:counter|Q[3]~55 counter16:counter|Q[4]~57 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.249 ns counter16:counter\|Q\[5\]~59 7 COMB LCCOMB_X21_Y3_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.249 ns; Loc. = LCCOMB_X21_Y3_N10; Fanout = 2; COMB Node = 'counter16:counter\|Q\[5\]~59'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter16:counter|Q[4]~57 counter16:counter|Q[5]~59 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.320 ns counter16:counter\|Q\[6\]~61 8 COMB LCCOMB_X21_Y3_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.320 ns; Loc. = LCCOMB_X21_Y3_N12; Fanout = 2; COMB Node = 'counter16:counter\|Q\[6\]~61'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter16:counter|Q[5]~59 counter16:counter|Q[6]~61 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 4.479 ns counter16:counter\|Q\[7\]~63 9 COMB LCCOMB_X21_Y3_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 4.479 ns; Loc. = LCCOMB_X21_Y3_N14; Fanout = 2; COMB Node = 'counter16:counter\|Q\[7\]~63'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter16:counter|Q[6]~61 counter16:counter|Q[7]~63 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.550 ns counter16:counter\|Q\[8\]~65 10 COMB LCCOMB_X21_Y3_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.550 ns; Loc. = LCCOMB_X21_Y3_N16; Fanout = 2; COMB Node = 'counter16:counter\|Q\[8\]~65'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter16:counter|Q[7]~63 counter16:counter|Q[8]~65 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.621 ns counter16:counter\|Q\[9\]~67 11 COMB LCCOMB_X21_Y3_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.621 ns; Loc. = LCCOMB_X21_Y3_N18; Fanout = 2; COMB Node = 'counter16:counter\|Q\[9\]~67'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter16:counter|Q[8]~65 counter16:counter|Q[9]~67 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.692 ns counter16:counter\|Q\[10\]~69 12 COMB LCCOMB_X21_Y3_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.692 ns; Loc. = LCCOMB_X21_Y3_N20; Fanout = 2; COMB Node = 'counter16:counter\|Q\[10\]~69'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter16:counter|Q[9]~67 counter16:counter|Q[10]~69 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.763 ns counter16:counter\|Q\[11\]~71 13 COMB LCCOMB_X21_Y3_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.763 ns; Loc. = LCCOMB_X21_Y3_N22; Fanout = 2; COMB Node = 'counter16:counter\|Q\[11\]~71'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter16:counter|Q[10]~69 counter16:counter|Q[11]~71 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.834 ns counter16:counter\|Q\[12\]~73 14 COMB LCCOMB_X21_Y3_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.834 ns; Loc. = LCCOMB_X21_Y3_N24; Fanout = 2; COMB Node = 'counter16:counter\|Q\[12\]~73'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter16:counter|Q[11]~71 counter16:counter|Q[12]~73 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.905 ns counter16:counter\|Q\[13\]~75 15 COMB LCCOMB_X21_Y3_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 4.905 ns; Loc. = LCCOMB_X21_Y3_N26; Fanout = 2; COMB Node = 'counter16:counter\|Q\[13\]~75'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter16:counter|Q[12]~73 counter16:counter|Q[13]~75 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.976 ns counter16:counter\|Q\[14\]~77 16 COMB LCCOMB_X21_Y3_N28 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 4.976 ns; Loc. = LCCOMB_X21_Y3_N28; Fanout = 1; COMB Node = 'counter16:counter\|Q\[14\]~77'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter16:counter|Q[13]~75 counter16:counter|Q[14]~77 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.386 ns counter16:counter\|Q\[15\]~78 17 COMB LCCOMB_X21_Y3_N30 1 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 5.386 ns; Loc. = LCCOMB_X21_Y3_N30; Fanout = 1; COMB Node = 'counter16:counter\|Q\[15\]~78'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter16:counter|Q[14]~77 counter16:counter|Q[15]~78 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.470 ns counter16:counter\|Q\[15\] 18 REG LCFF_X21_Y3_N31 2 " "Info: 18: + IC(0.000 ns) + CELL(0.084 ns) = 5.470 ns; Loc. = LCFF_X21_Y3_N31; Fanout = 2; REG Node = 'counter16:counter\|Q\[15\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter16:counter|Q[15]~78 counter16:counter|Q[15] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.969 ns ( 54.28 % ) " "Info: Total cell delay = 2.969 ns ( 54.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.501 ns ( 45.72 % ) " "Info: Total interconnect delay = 2.501 ns ( 45.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.470 ns" { T counter16:counter|Q[0]~49 counter16:counter|Q[1]~51 counter16:counter|Q[2]~53 counter16:counter|Q[3]~55 counter16:counter|Q[4]~57 counter16:counter|Q[5]~59 counter16:counter|Q[6]~61 counter16:counter|Q[7]~63 counter16:counter|Q[8]~65 counter16:counter|Q[9]~67 counter16:counter|Q[10]~69 counter16:counter|Q[11]~71 counter16:counter|Q[12]~73 counter16:counter|Q[13]~75 counter16:counter|Q[14]~77 counter16:counter|Q[15]~78 counter16:counter|Q[15] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "5.470 ns" { T {} T~combout {} counter16:counter|Q[0]~49 {} counter16:counter|Q[1]~51 {} counter16:counter|Q[2]~53 {} counter16:counter|Q[3]~55 {} counter16:counter|Q[4]~57 {} counter16:counter|Q[5]~59 {} counter16:counter|Q[6]~61 {} counter16:counter|Q[7]~63 {} counter16:counter|Q[8]~65 {} counter16:counter|Q[9]~67 {} counter16:counter|Q[10]~69 {} counter16:counter|Q[11]~71 {} counter16:counter|Q[12]~73 {} counter16:counter|Q[13]~75 {} counter16:counter|Q[14]~77 {} counter16:counter|Q[15]~78 {} counter16:counter|Q[15] {} } { 0.000ns 0.000ns 2.501ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.979ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.696 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 2.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'Clk~clkctrl'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 2.696 ns counter16:counter\|Q\[15\] 3 REG LCFF_X21_Y3_N31 2 " "Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.696 ns; Loc. = LCFF_X21_Y3_N31; Fanout = 2; REG Node = 'counter16:counter\|Q\[15\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { Clk~clkctrl counter16:counter|Q[15] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.97 % ) " "Info: Total cell delay = 1.536 ns ( 56.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 43.03 % ) " "Info: Total interconnect delay = 1.160 ns ( 43.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { Clk Clk~clkctrl counter16:counter|Q[15] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { Clk {} Clk~combout {} Clk~clkctrl {} counter16:counter|Q[15] {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.470 ns" { T counter16:counter|Q[0]~49 counter16:counter|Q[1]~51 counter16:counter|Q[2]~53 counter16:counter|Q[3]~55 counter16:counter|Q[4]~57 counter16:counter|Q[5]~59 counter16:counter|Q[6]~61 counter16:counter|Q[7]~63 counter16:counter|Q[8]~65 counter16:counter|Q[9]~67 counter16:counter|Q[10]~69 counter16:counter|Q[11]~71 counter16:counter|Q[12]~73 counter16:counter|Q[13]~75 counter16:counter|Q[14]~77 counter16:counter|Q[15]~78 counter16:counter|Q[15] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "5.470 ns" { T {} T~combout {} counter16:counter|Q[0]~49 {} counter16:counter|Q[1]~51 {} counter16:counter|Q[2]~53 {} counter16:counter|Q[3]~55 {} counter16:counter|Q[4]~57 {} counter16:counter|Q[5]~59 {} counter16:counter|Q[6]~61 {} counter16:counter|Q[7]~63 {} counter16:counter|Q[8]~65 {} counter16:counter|Q[9]~67 {} counter16:counter|Q[10]~69 {} counter16:counter|Q[11]~71 {} counter16:counter|Q[12]~73 {} counter16:counter|Q[13]~75 {} counter16:counter|Q[14]~77 {} counter16:counter|Q[15]~78 {} counter16:counter|Q[15] {} } { 0.000ns 0.000ns 2.501ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.979ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { Clk Clk~clkctrl counter16:counter|Q[15] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { Clk {} Clk~combout {} Clk~clkctrl {} counter16:counter|Q[15] {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk Q\[13\] counter16:counter\|Q\[13\] 8.865 ns register " "Info: tco from clock \"Clk\" to destination pin \"Q\[13\]\" through register \"counter16:counter\|Q\[13\]\" is 8.865 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.696 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 2.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'Clk~clkctrl'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 2.696 ns counter16:counter\|Q\[13\] 3 REG LCFF_X21_Y3_N27 3 " "Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.696 ns; Loc. = LCFF_X21_Y3_N27; Fanout = 3; REG Node = 'counter16:counter\|Q\[13\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { Clk~clkctrl counter16:counter|Q[13] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.97 % ) " "Info: Total cell delay = 1.536 ns ( 56.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 43.03 % ) " "Info: Total interconnect delay = 1.160 ns ( 43.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { Clk Clk~clkctrl counter16:counter|Q[13] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { Clk {} Clk~combout {} Clk~clkctrl {} counter16:counter|Q[13] {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.919 ns + Longest register pin " "Info: + Longest register to pin delay is 5.919 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter16:counter\|Q\[13\] 1 REG LCFF_X21_Y3_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y3_N27; Fanout = 3; REG Node = 'counter16:counter\|Q\[13\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter16:counter|Q[13] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.131 ns) + CELL(2.788 ns) 5.919 ns Q\[13\] 2 PIN PIN_D10 0 " "Info: 2: + IC(3.131 ns) + CELL(2.788 ns) = 5.919 ns; Loc. = PIN_D10; Fanout = 0; PIN Node = 'Q\[13\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.919 ns" { counter16:counter|Q[13] Q[13] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 47.10 % ) " "Info: Total cell delay = 2.788 ns ( 47.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.131 ns ( 52.90 % ) " "Info: Total interconnect delay = 3.131 ns ( 52.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.919 ns" { counter16:counter|Q[13] Q[13] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "5.919 ns" { counter16:counter|Q[13] {} Q[13] {} } { 0.000ns 3.131ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { Clk Clk~clkctrl counter16:counter|Q[13] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { Clk {} Clk~combout {} Clk~clkctrl {} counter16:counter|Q[13] {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.919 ns" { counter16:counter|Q[13] Q[13] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "5.919 ns" { counter16:counter|Q[13] {} Q[13] {} } { 0.000ns 3.131ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "counter16:counter\|Q\[0\] T Clk -1.039 ns register " "Info: th for register \"counter16:counter\|Q\[0\]\" (data pin = \"T\", clock pin = \"Clk\") is -1.039 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.696 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 2.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'Clk~clkctrl'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 2.696 ns counter16:counter\|Q\[0\] 3 REG LCFF_X21_Y3_N1 3 " "Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.696 ns; Loc. = LCFF_X21_Y3_N1; Fanout = 3; REG Node = 'counter16:counter\|Q\[0\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { Clk~clkctrl counter16:counter|Q[0] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.97 % ) " "Info: Total cell delay = 1.536 ns ( 56.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 43.03 % ) " "Info: Total interconnect delay = 1.160 ns ( 43.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { Clk Clk~clkctrl counter16:counter|Q[0] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { Clk {} Clk~combout {} Clk~clkctrl {} counter16:counter|Q[0] {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.001 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.001 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns T 1 PIN PIN_C13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 2; PIN Node = 'T'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { T } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.501 ns) + CELL(0.437 ns) 3.917 ns counter16:counter\|Q\[0\]~48 2 COMB LCCOMB_X21_Y3_N0 1 " "Info: 2: + IC(2.501 ns) + CELL(0.437 ns) = 3.917 ns; Loc. = LCCOMB_X21_Y3_N0; Fanout = 1; COMB Node = 'counter16:counter\|Q\[0\]~48'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.938 ns" { T counter16:counter|Q[0]~48 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.001 ns counter16:counter\|Q\[0\] 3 REG LCFF_X21_Y3_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 4.001 ns; Loc. = LCFF_X21_Y3_N1; Fanout = 3; REG Node = 'counter16:counter\|Q\[0\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter16:counter|Q[0]~48 counter16:counter|Q[0] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part2/part2.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 37.49 % ) " "Info: Total cell delay = 1.500 ns ( 37.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.501 ns ( 62.51 % ) " "Info: Total interconnect delay = 2.501 ns ( 62.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.001 ns" { T counter16:counter|Q[0]~48 counter16:counter|Q[0] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "4.001 ns" { T {} T~combout {} counter16:counter|Q[0]~48 {} counter16:counter|Q[0] {} } { 0.000ns 0.000ns 2.501ns 0.000ns } { 0.000ns 0.979ns 0.437ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { Clk Clk~clkctrl counter16:counter|Q[0] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { Clk {} Clk~combout {} Clk~clkctrl {} counter16:counter|Q[0] {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.001 ns" { T counter16:counter|Q[0]~48 counter16:counter|Q[0] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "4.001 ns" { T {} T~combout {} counter16:counter|Q[0]~48 {} counter16:counter|Q[0] {} } { 0.000ns 0.000ns 2.501ns 0.000ns } { 0.000ns 0.979ns 0.437ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 09 21:24:57 2018 " "Info: Processing ended: Sun Dec 09 21:24:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
