Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Jan 12 00:05:24 2023
| Host         : Hellgate running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     22.823        0.000                      0                15859        0.037        0.000                      0                15839       14.750        0.000                       0                  5181  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 41.666}     83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 20.345}     40.690          24.576          
  clkfbout_clk_wiz_0  {0.000 41.666}     83.333          12.000          
sck_in                {0.000 16.000}     32.000          31.250          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0       22.823        0.000                      0                10049        0.037        0.000                      0                10049       19.845        0.000                       0                  4339  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     2  
sck_in                     23.566        0.000                      0                 5628        0.049        0.000                      0                 5628       14.750        0.000                       0                   839  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sck_in              clk_out1_clk_wiz_0       30.703        0.000                      0                   10                                                                        
clk_out1_clk_wiz_0  sck_in                   39.257        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       34.482        0.000                      0                  115        0.367        0.000                      0                  115  
**async_default**   sck_in              sck_in                   28.752        0.000                      0                   47        0.350        0.000                      0                   47  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  audio_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  audio_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  audio_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  audio_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  audio_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  audio_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       22.823ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.823ns  (required time - arrival time)
  Source:                 voice0/op2/phasecounter_reg_rep_bsel_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice0/op2/soundout_reg/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.036ns  (logic 8.301ns (48.726%)  route 8.735ns (51.274%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.829ns = ( 46.519 - 40.690 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        1.588     6.131    voice0/op2/clk_out1
    RAMB18_X0Y35         RAMB18E1                                     r  voice0/op2/phasecounter_reg_rep_bsel_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     7.013 r  voice0/op2/phasecounter_reg_rep_bsel_rep/DOADO[1]
                         net (fo=4, routed)           1.710     8.723    voice0/op2/current_sample[1]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.124     8.847 r  voice0/op2/interpolation0_i_31__1/O
                         net (fo=1, routed)           0.000     8.847    voice0/op2/interpolation0_i_31__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.227 r  voice0/op2/interpolation0_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.227    voice0/op2/interpolation0_i_2__1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.542 r  voice0/op2/interpolation0_i_1__1/O[3]
                         net (fo=12, routed)          1.910    11.453    voice0/op2/interpolation10_out[25]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_B[11]_P[18])
                                                      3.839    15.292 r  voice0/op2/interpolation0/P[18]
                         net (fo=3, routed)           1.170    16.462    voice0/op2/interpolation0_n_87
    SLICE_X31Y81         LUT3 (Prop_lut3_I0_O)        0.124    16.586 r  voice0/op2/soundout_reg_i_70__1/O
                         net (fo=1, routed)           0.000    16.586    voice0/op2/soundout_reg_i_70__1_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.118 r  voice0/op2/soundout_reg_i_56__1/CO[3]
                         net (fo=1, routed)           0.000    17.118    voice0/op2/soundout_reg_i_56__1_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.452 r  voice0/op2/soundout_reg_i_55__1/O[1]
                         net (fo=1, routed)           0.736    18.188    voice0/op2/interpolation00_out[6]
    SLICE_X30Y86         LUT2 (Prop_lut2_I1_O)        0.303    18.491 r  voice0/op2/soundout_reg_i_44__1/O
                         net (fo=1, routed)           0.000    18.491    voice0/op2/soundout_reg_i_44__1_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    19.035 r  voice0/op2/soundout_reg_i_23__1/O[2]
                         net (fo=2, routed)           1.427    20.462    voice0/op2/p_1_in__0_5[14]
    SLICE_X13Y84         LUT2 (Prop_lut2_I0_O)        0.301    20.763 r  voice0/op2/soundout_reg_i_25__1/O
                         net (fo=1, routed)           0.000    20.763    voice0/op2/soundout_reg_i_25__1_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.164 r  voice0/op2/soundout_reg_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    21.164    voice0/op2/soundout_reg_i_18__1_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.386 r  voice0/op2/soundout_reg_i_17__1/O[0]
                         net (fo=15, routed)          1.782    23.167    voice0/op2/A_6[15]
    DSP48_X0Y25          DSP48E1                                      r  voice0/op2/soundout_reg/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        1.517    46.519    voice0/op2/clk_out1
    DSP48_X0Y25          DSP48E1                                      r  voice0/op2/soundout_reg/CLK
                         clock pessimism              0.309    46.828    
                         clock uncertainty           -0.301    46.527    
    DSP48_X0Y25          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.537    45.990    voice0/op2/soundout_reg
  -------------------------------------------------------------------
                         required time                         45.990    
                         arrival time                         -23.167    
  -------------------------------------------------------------------
                         slack                                 22.823    

Slack (MET) :             23.012ns  (required time - arrival time)
  Source:                 voice0/op2/phasecounter_reg_rep_bsel_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice0/op2/soundout_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.847ns  (logic 8.301ns (49.274%)  route 8.546ns (50.726%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.829ns = ( 46.519 - 40.690 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        1.588     6.131    voice0/op2/clk_out1
    RAMB18_X0Y35         RAMB18E1                                     r  voice0/op2/phasecounter_reg_rep_bsel_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     7.013 r  voice0/op2/phasecounter_reg_rep_bsel_rep/DOADO[1]
                         net (fo=4, routed)           1.710     8.723    voice0/op2/current_sample[1]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.124     8.847 r  voice0/op2/interpolation0_i_31__1/O
                         net (fo=1, routed)           0.000     8.847    voice0/op2/interpolation0_i_31__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.227 r  voice0/op2/interpolation0_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.227    voice0/op2/interpolation0_i_2__1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.542 r  voice0/op2/interpolation0_i_1__1/O[3]
                         net (fo=12, routed)          1.910    11.453    voice0/op2/interpolation10_out[25]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_B[11]_P[18])
                                                      3.839    15.292 r  voice0/op2/interpolation0/P[18]
                         net (fo=3, routed)           1.170    16.462    voice0/op2/interpolation0_n_87
    SLICE_X31Y81         LUT3 (Prop_lut3_I0_O)        0.124    16.586 r  voice0/op2/soundout_reg_i_70__1/O
                         net (fo=1, routed)           0.000    16.586    voice0/op2/soundout_reg_i_70__1_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.118 r  voice0/op2/soundout_reg_i_56__1/CO[3]
                         net (fo=1, routed)           0.000    17.118    voice0/op2/soundout_reg_i_56__1_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.452 r  voice0/op2/soundout_reg_i_55__1/O[1]
                         net (fo=1, routed)           0.736    18.188    voice0/op2/interpolation00_out[6]
    SLICE_X30Y86         LUT2 (Prop_lut2_I1_O)        0.303    18.491 r  voice0/op2/soundout_reg_i_44__1/O
                         net (fo=1, routed)           0.000    18.491    voice0/op2/soundout_reg_i_44__1_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    19.035 r  voice0/op2/soundout_reg_i_23__1/O[2]
                         net (fo=2, routed)           1.427    20.462    voice0/op2/p_1_in__0_5[14]
    SLICE_X13Y84         LUT2 (Prop_lut2_I0_O)        0.301    20.763 r  voice0/op2/soundout_reg_i_25__1/O
                         net (fo=1, routed)           0.000    20.763    voice0/op2/soundout_reg_i_25__1_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.164 r  voice0/op2/soundout_reg_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    21.164    voice0/op2/soundout_reg_i_18__1_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.386 r  voice0/op2/soundout_reg_i_17__1/O[0]
                         net (fo=15, routed)          1.592    22.978    voice0/op2/A_6[15]
    DSP48_X0Y25          DSP48E1                                      r  voice0/op2/soundout_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        1.517    46.519    voice0/op2/clk_out1
    DSP48_X0Y25          DSP48E1                                      r  voice0/op2/soundout_reg/CLK
                         clock pessimism              0.309    46.828    
                         clock uncertainty           -0.301    46.527    
    DSP48_X0Y25          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.537    45.990    voice0/op2/soundout_reg
  -------------------------------------------------------------------
                         required time                         45.990    
                         arrival time                         -22.978    
  -------------------------------------------------------------------
                         slack                                 23.012    

Slack (MET) :             23.012ns  (required time - arrival time)
  Source:                 voice0/op2/phasecounter_reg_rep_bsel_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice0/op2/soundout_reg/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.847ns  (logic 8.301ns (49.274%)  route 8.546ns (50.726%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.829ns = ( 46.519 - 40.690 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        1.588     6.131    voice0/op2/clk_out1
    RAMB18_X0Y35         RAMB18E1                                     r  voice0/op2/phasecounter_reg_rep_bsel_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     7.013 r  voice0/op2/phasecounter_reg_rep_bsel_rep/DOADO[1]
                         net (fo=4, routed)           1.710     8.723    voice0/op2/current_sample[1]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.124     8.847 r  voice0/op2/interpolation0_i_31__1/O
                         net (fo=1, routed)           0.000     8.847    voice0/op2/interpolation0_i_31__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.227 r  voice0/op2/interpolation0_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.227    voice0/op2/interpolation0_i_2__1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.542 r  voice0/op2/interpolation0_i_1__1/O[3]
                         net (fo=12, routed)          1.910    11.453    voice0/op2/interpolation10_out[25]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_B[11]_P[18])
                                                      3.839    15.292 r  voice0/op2/interpolation0/P[18]
                         net (fo=3, routed)           1.170    16.462    voice0/op2/interpolation0_n_87
    SLICE_X31Y81         LUT3 (Prop_lut3_I0_O)        0.124    16.586 r  voice0/op2/soundout_reg_i_70__1/O
                         net (fo=1, routed)           0.000    16.586    voice0/op2/soundout_reg_i_70__1_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.118 r  voice0/op2/soundout_reg_i_56__1/CO[3]
                         net (fo=1, routed)           0.000    17.118    voice0/op2/soundout_reg_i_56__1_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.452 r  voice0/op2/soundout_reg_i_55__1/O[1]
                         net (fo=1, routed)           0.736    18.188    voice0/op2/interpolation00_out[6]
    SLICE_X30Y86         LUT2 (Prop_lut2_I1_O)        0.303    18.491 r  voice0/op2/soundout_reg_i_44__1/O
                         net (fo=1, routed)           0.000    18.491    voice0/op2/soundout_reg_i_44__1_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    19.035 r  voice0/op2/soundout_reg_i_23__1/O[2]
                         net (fo=2, routed)           1.427    20.462    voice0/op2/p_1_in__0_5[14]
    SLICE_X13Y84         LUT2 (Prop_lut2_I0_O)        0.301    20.763 r  voice0/op2/soundout_reg_i_25__1/O
                         net (fo=1, routed)           0.000    20.763    voice0/op2/soundout_reg_i_25__1_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.164 r  voice0/op2/soundout_reg_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    21.164    voice0/op2/soundout_reg_i_18__1_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.386 r  voice0/op2/soundout_reg_i_17__1/O[0]
                         net (fo=15, routed)          1.592    22.978    voice0/op2/A_6[15]
    DSP48_X0Y25          DSP48E1                                      r  voice0/op2/soundout_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        1.517    46.519    voice0/op2/clk_out1
    DSP48_X0Y25          DSP48E1                                      r  voice0/op2/soundout_reg/CLK
                         clock pessimism              0.309    46.828    
                         clock uncertainty           -0.301    46.527    
    DSP48_X0Y25          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.537    45.990    voice0/op2/soundout_reg
  -------------------------------------------------------------------
                         required time                         45.990    
                         arrival time                         -22.978    
  -------------------------------------------------------------------
                         slack                                 23.012    

Slack (MET) :             23.012ns  (required time - arrival time)
  Source:                 voice0/op2/phasecounter_reg_rep_bsel_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice0/op2/soundout_reg/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.847ns  (logic 8.301ns (49.274%)  route 8.546ns (50.726%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.829ns = ( 46.519 - 40.690 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        1.588     6.131    voice0/op2/clk_out1
    RAMB18_X0Y35         RAMB18E1                                     r  voice0/op2/phasecounter_reg_rep_bsel_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     7.013 r  voice0/op2/phasecounter_reg_rep_bsel_rep/DOADO[1]
                         net (fo=4, routed)           1.710     8.723    voice0/op2/current_sample[1]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.124     8.847 r  voice0/op2/interpolation0_i_31__1/O
                         net (fo=1, routed)           0.000     8.847    voice0/op2/interpolation0_i_31__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.227 r  voice0/op2/interpolation0_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.227    voice0/op2/interpolation0_i_2__1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.542 r  voice0/op2/interpolation0_i_1__1/O[3]
                         net (fo=12, routed)          1.910    11.453    voice0/op2/interpolation10_out[25]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_B[11]_P[18])
                                                      3.839    15.292 r  voice0/op2/interpolation0/P[18]
                         net (fo=3, routed)           1.170    16.462    voice0/op2/interpolation0_n_87
    SLICE_X31Y81         LUT3 (Prop_lut3_I0_O)        0.124    16.586 r  voice0/op2/soundout_reg_i_70__1/O
                         net (fo=1, routed)           0.000    16.586    voice0/op2/soundout_reg_i_70__1_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.118 r  voice0/op2/soundout_reg_i_56__1/CO[3]
                         net (fo=1, routed)           0.000    17.118    voice0/op2/soundout_reg_i_56__1_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.452 r  voice0/op2/soundout_reg_i_55__1/O[1]
                         net (fo=1, routed)           0.736    18.188    voice0/op2/interpolation00_out[6]
    SLICE_X30Y86         LUT2 (Prop_lut2_I1_O)        0.303    18.491 r  voice0/op2/soundout_reg_i_44__1/O
                         net (fo=1, routed)           0.000    18.491    voice0/op2/soundout_reg_i_44__1_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    19.035 r  voice0/op2/soundout_reg_i_23__1/O[2]
                         net (fo=2, routed)           1.427    20.462    voice0/op2/p_1_in__0_5[14]
    SLICE_X13Y84         LUT2 (Prop_lut2_I0_O)        0.301    20.763 r  voice0/op2/soundout_reg_i_25__1/O
                         net (fo=1, routed)           0.000    20.763    voice0/op2/soundout_reg_i_25__1_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.164 r  voice0/op2/soundout_reg_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    21.164    voice0/op2/soundout_reg_i_18__1_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.386 r  voice0/op2/soundout_reg_i_17__1/O[0]
                         net (fo=15, routed)          1.592    22.978    voice0/op2/A_6[15]
    DSP48_X0Y25          DSP48E1                                      r  voice0/op2/soundout_reg/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        1.517    46.519    voice0/op2/clk_out1
    DSP48_X0Y25          DSP48E1                                      r  voice0/op2/soundout_reg/CLK
                         clock pessimism              0.309    46.828    
                         clock uncertainty           -0.301    46.527    
    DSP48_X0Y25          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.537    45.990    voice0/op2/soundout_reg
  -------------------------------------------------------------------
                         required time                         45.990    
                         arrival time                         -22.978    
  -------------------------------------------------------------------
                         slack                                 23.012    

Slack (MET) :             23.013ns  (required time - arrival time)
  Source:                 voice0/op2/phasecounter_reg_rep_bsel_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice0/op2/soundout_reg/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.846ns  (logic 8.301ns (49.276%)  route 8.545ns (50.724%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.829ns = ( 46.519 - 40.690 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        1.588     6.131    voice0/op2/clk_out1
    RAMB18_X0Y35         RAMB18E1                                     r  voice0/op2/phasecounter_reg_rep_bsel_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     7.013 r  voice0/op2/phasecounter_reg_rep_bsel_rep/DOADO[1]
                         net (fo=4, routed)           1.710     8.723    voice0/op2/current_sample[1]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.124     8.847 r  voice0/op2/interpolation0_i_31__1/O
                         net (fo=1, routed)           0.000     8.847    voice0/op2/interpolation0_i_31__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.227 r  voice0/op2/interpolation0_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.227    voice0/op2/interpolation0_i_2__1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.542 r  voice0/op2/interpolation0_i_1__1/O[3]
                         net (fo=12, routed)          1.910    11.453    voice0/op2/interpolation10_out[25]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_B[11]_P[18])
                                                      3.839    15.292 r  voice0/op2/interpolation0/P[18]
                         net (fo=3, routed)           1.170    16.462    voice0/op2/interpolation0_n_87
    SLICE_X31Y81         LUT3 (Prop_lut3_I0_O)        0.124    16.586 r  voice0/op2/soundout_reg_i_70__1/O
                         net (fo=1, routed)           0.000    16.586    voice0/op2/soundout_reg_i_70__1_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.118 r  voice0/op2/soundout_reg_i_56__1/CO[3]
                         net (fo=1, routed)           0.000    17.118    voice0/op2/soundout_reg_i_56__1_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.452 r  voice0/op2/soundout_reg_i_55__1/O[1]
                         net (fo=1, routed)           0.736    18.188    voice0/op2/interpolation00_out[6]
    SLICE_X30Y86         LUT2 (Prop_lut2_I1_O)        0.303    18.491 r  voice0/op2/soundout_reg_i_44__1/O
                         net (fo=1, routed)           0.000    18.491    voice0/op2/soundout_reg_i_44__1_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    19.035 r  voice0/op2/soundout_reg_i_23__1/O[2]
                         net (fo=2, routed)           1.427    20.462    voice0/op2/p_1_in__0_5[14]
    SLICE_X13Y84         LUT2 (Prop_lut2_I0_O)        0.301    20.763 r  voice0/op2/soundout_reg_i_25__1/O
                         net (fo=1, routed)           0.000    20.763    voice0/op2/soundout_reg_i_25__1_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.164 r  voice0/op2/soundout_reg_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    21.164    voice0/op2/soundout_reg_i_18__1_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.386 r  voice0/op2/soundout_reg_i_17__1/O[0]
                         net (fo=15, routed)          1.592    22.977    voice0/op2/A_6[15]
    DSP48_X0Y25          DSP48E1                                      r  voice0/op2/soundout_reg/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        1.517    46.519    voice0/op2/clk_out1
    DSP48_X0Y25          DSP48E1                                      r  voice0/op2/soundout_reg/CLK
                         clock pessimism              0.309    46.828    
                         clock uncertainty           -0.301    46.527    
    DSP48_X0Y25          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.537    45.990    voice0/op2/soundout_reg
  -------------------------------------------------------------------
                         required time                         45.990    
                         arrival time                         -22.977    
  -------------------------------------------------------------------
                         slack                                 23.013    

Slack (MET) :             23.013ns  (required time - arrival time)
  Source:                 voice0/op2/phasecounter_reg_rep_bsel_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice0/op2/soundout_reg/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.846ns  (logic 8.301ns (49.276%)  route 8.545ns (50.724%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.829ns = ( 46.519 - 40.690 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        1.588     6.131    voice0/op2/clk_out1
    RAMB18_X0Y35         RAMB18E1                                     r  voice0/op2/phasecounter_reg_rep_bsel_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     7.013 r  voice0/op2/phasecounter_reg_rep_bsel_rep/DOADO[1]
                         net (fo=4, routed)           1.710     8.723    voice0/op2/current_sample[1]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.124     8.847 r  voice0/op2/interpolation0_i_31__1/O
                         net (fo=1, routed)           0.000     8.847    voice0/op2/interpolation0_i_31__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.227 r  voice0/op2/interpolation0_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.227    voice0/op2/interpolation0_i_2__1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.542 r  voice0/op2/interpolation0_i_1__1/O[3]
                         net (fo=12, routed)          1.910    11.453    voice0/op2/interpolation10_out[25]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_B[11]_P[18])
                                                      3.839    15.292 r  voice0/op2/interpolation0/P[18]
                         net (fo=3, routed)           1.170    16.462    voice0/op2/interpolation0_n_87
    SLICE_X31Y81         LUT3 (Prop_lut3_I0_O)        0.124    16.586 r  voice0/op2/soundout_reg_i_70__1/O
                         net (fo=1, routed)           0.000    16.586    voice0/op2/soundout_reg_i_70__1_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.118 r  voice0/op2/soundout_reg_i_56__1/CO[3]
                         net (fo=1, routed)           0.000    17.118    voice0/op2/soundout_reg_i_56__1_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.452 r  voice0/op2/soundout_reg_i_55__1/O[1]
                         net (fo=1, routed)           0.736    18.188    voice0/op2/interpolation00_out[6]
    SLICE_X30Y86         LUT2 (Prop_lut2_I1_O)        0.303    18.491 r  voice0/op2/soundout_reg_i_44__1/O
                         net (fo=1, routed)           0.000    18.491    voice0/op2/soundout_reg_i_44__1_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    19.035 r  voice0/op2/soundout_reg_i_23__1/O[2]
                         net (fo=2, routed)           1.427    20.462    voice0/op2/p_1_in__0_5[14]
    SLICE_X13Y84         LUT2 (Prop_lut2_I0_O)        0.301    20.763 r  voice0/op2/soundout_reg_i_25__1/O
                         net (fo=1, routed)           0.000    20.763    voice0/op2/soundout_reg_i_25__1_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.164 r  voice0/op2/soundout_reg_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    21.164    voice0/op2/soundout_reg_i_18__1_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.386 r  voice0/op2/soundout_reg_i_17__1/O[0]
                         net (fo=15, routed)          1.592    22.977    voice0/op2/A_6[15]
    DSP48_X0Y25          DSP48E1                                      r  voice0/op2/soundout_reg/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        1.517    46.519    voice0/op2/clk_out1
    DSP48_X0Y25          DSP48E1                                      r  voice0/op2/soundout_reg/CLK
                         clock pessimism              0.309    46.828    
                         clock uncertainty           -0.301    46.527    
    DSP48_X0Y25          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.537    45.990    voice0/op2/soundout_reg
  -------------------------------------------------------------------
                         required time                         45.990    
                         arrival time                         -22.977    
  -------------------------------------------------------------------
                         slack                                 23.013    

Slack (MET) :             23.013ns  (required time - arrival time)
  Source:                 voice0/op2/phasecounter_reg_rep_bsel_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice0/op2/soundout_reg/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.846ns  (logic 8.301ns (49.276%)  route 8.545ns (50.724%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.829ns = ( 46.519 - 40.690 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        1.588     6.131    voice0/op2/clk_out1
    RAMB18_X0Y35         RAMB18E1                                     r  voice0/op2/phasecounter_reg_rep_bsel_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     7.013 r  voice0/op2/phasecounter_reg_rep_bsel_rep/DOADO[1]
                         net (fo=4, routed)           1.710     8.723    voice0/op2/current_sample[1]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.124     8.847 r  voice0/op2/interpolation0_i_31__1/O
                         net (fo=1, routed)           0.000     8.847    voice0/op2/interpolation0_i_31__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.227 r  voice0/op2/interpolation0_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.227    voice0/op2/interpolation0_i_2__1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.542 r  voice0/op2/interpolation0_i_1__1/O[3]
                         net (fo=12, routed)          1.910    11.453    voice0/op2/interpolation10_out[25]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_B[11]_P[18])
                                                      3.839    15.292 r  voice0/op2/interpolation0/P[18]
                         net (fo=3, routed)           1.170    16.462    voice0/op2/interpolation0_n_87
    SLICE_X31Y81         LUT3 (Prop_lut3_I0_O)        0.124    16.586 r  voice0/op2/soundout_reg_i_70__1/O
                         net (fo=1, routed)           0.000    16.586    voice0/op2/soundout_reg_i_70__1_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.118 r  voice0/op2/soundout_reg_i_56__1/CO[3]
                         net (fo=1, routed)           0.000    17.118    voice0/op2/soundout_reg_i_56__1_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.452 r  voice0/op2/soundout_reg_i_55__1/O[1]
                         net (fo=1, routed)           0.736    18.188    voice0/op2/interpolation00_out[6]
    SLICE_X30Y86         LUT2 (Prop_lut2_I1_O)        0.303    18.491 r  voice0/op2/soundout_reg_i_44__1/O
                         net (fo=1, routed)           0.000    18.491    voice0/op2/soundout_reg_i_44__1_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    19.035 r  voice0/op2/soundout_reg_i_23__1/O[2]
                         net (fo=2, routed)           1.427    20.462    voice0/op2/p_1_in__0_5[14]
    SLICE_X13Y84         LUT2 (Prop_lut2_I0_O)        0.301    20.763 r  voice0/op2/soundout_reg_i_25__1/O
                         net (fo=1, routed)           0.000    20.763    voice0/op2/soundout_reg_i_25__1_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.164 r  voice0/op2/soundout_reg_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    21.164    voice0/op2/soundout_reg_i_18__1_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.386 r  voice0/op2/soundout_reg_i_17__1/O[0]
                         net (fo=15, routed)          1.592    22.977    voice0/op2/A_6[15]
    DSP48_X0Y25          DSP48E1                                      r  voice0/op2/soundout_reg/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        1.517    46.519    voice0/op2/clk_out1
    DSP48_X0Y25          DSP48E1                                      r  voice0/op2/soundout_reg/CLK
                         clock pessimism              0.309    46.828    
                         clock uncertainty           -0.301    46.527    
    DSP48_X0Y25          DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.537    45.990    voice0/op2/soundout_reg
  -------------------------------------------------------------------
                         required time                         45.990    
                         arrival time                         -22.977    
  -------------------------------------------------------------------
                         slack                                 23.013    

Slack (MET) :             23.013ns  (required time - arrival time)
  Source:                 voice0/op2/phasecounter_reg_rep_bsel_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice0/op2/soundout_reg/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.846ns  (logic 8.301ns (49.276%)  route 8.545ns (50.724%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.829ns = ( 46.519 - 40.690 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        1.588     6.131    voice0/op2/clk_out1
    RAMB18_X0Y35         RAMB18E1                                     r  voice0/op2/phasecounter_reg_rep_bsel_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     7.013 r  voice0/op2/phasecounter_reg_rep_bsel_rep/DOADO[1]
                         net (fo=4, routed)           1.710     8.723    voice0/op2/current_sample[1]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.124     8.847 r  voice0/op2/interpolation0_i_31__1/O
                         net (fo=1, routed)           0.000     8.847    voice0/op2/interpolation0_i_31__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.227 r  voice0/op2/interpolation0_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.227    voice0/op2/interpolation0_i_2__1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.542 r  voice0/op2/interpolation0_i_1__1/O[3]
                         net (fo=12, routed)          1.910    11.453    voice0/op2/interpolation10_out[25]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_B[11]_P[18])
                                                      3.839    15.292 r  voice0/op2/interpolation0/P[18]
                         net (fo=3, routed)           1.170    16.462    voice0/op2/interpolation0_n_87
    SLICE_X31Y81         LUT3 (Prop_lut3_I0_O)        0.124    16.586 r  voice0/op2/soundout_reg_i_70__1/O
                         net (fo=1, routed)           0.000    16.586    voice0/op2/soundout_reg_i_70__1_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.118 r  voice0/op2/soundout_reg_i_56__1/CO[3]
                         net (fo=1, routed)           0.000    17.118    voice0/op2/soundout_reg_i_56__1_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.452 r  voice0/op2/soundout_reg_i_55__1/O[1]
                         net (fo=1, routed)           0.736    18.188    voice0/op2/interpolation00_out[6]
    SLICE_X30Y86         LUT2 (Prop_lut2_I1_O)        0.303    18.491 r  voice0/op2/soundout_reg_i_44__1/O
                         net (fo=1, routed)           0.000    18.491    voice0/op2/soundout_reg_i_44__1_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    19.035 r  voice0/op2/soundout_reg_i_23__1/O[2]
                         net (fo=2, routed)           1.427    20.462    voice0/op2/p_1_in__0_5[14]
    SLICE_X13Y84         LUT2 (Prop_lut2_I0_O)        0.301    20.763 r  voice0/op2/soundout_reg_i_25__1/O
                         net (fo=1, routed)           0.000    20.763    voice0/op2/soundout_reg_i_25__1_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.164 r  voice0/op2/soundout_reg_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    21.164    voice0/op2/soundout_reg_i_18__1_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.386 r  voice0/op2/soundout_reg_i_17__1/O[0]
                         net (fo=15, routed)          1.592    22.977    voice0/op2/A_6[15]
    DSP48_X0Y25          DSP48E1                                      r  voice0/op2/soundout_reg/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        1.517    46.519    voice0/op2/clk_out1
    DSP48_X0Y25          DSP48E1                                      r  voice0/op2/soundout_reg/CLK
                         clock pessimism              0.309    46.828    
                         clock uncertainty           -0.301    46.527    
    DSP48_X0Y25          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.537    45.990    voice0/op2/soundout_reg
  -------------------------------------------------------------------
                         required time                         45.990    
                         arrival time                         -22.977    
  -------------------------------------------------------------------
                         slack                                 23.013    

Slack (MET) :             23.160ns  (required time - arrival time)
  Source:                 voice0/op2/phasecounter_reg_rep_bsel_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice0/op2/soundout_reg/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.699ns  (logic 8.301ns (49.710%)  route 8.398ns (50.290%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.829ns = ( 46.519 - 40.690 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        1.588     6.131    voice0/op2/clk_out1
    RAMB18_X0Y35         RAMB18E1                                     r  voice0/op2/phasecounter_reg_rep_bsel_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     7.013 r  voice0/op2/phasecounter_reg_rep_bsel_rep/DOADO[1]
                         net (fo=4, routed)           1.710     8.723    voice0/op2/current_sample[1]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.124     8.847 r  voice0/op2/interpolation0_i_31__1/O
                         net (fo=1, routed)           0.000     8.847    voice0/op2/interpolation0_i_31__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.227 r  voice0/op2/interpolation0_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.227    voice0/op2/interpolation0_i_2__1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.542 r  voice0/op2/interpolation0_i_1__1/O[3]
                         net (fo=12, routed)          1.910    11.453    voice0/op2/interpolation10_out[25]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_B[11]_P[18])
                                                      3.839    15.292 r  voice0/op2/interpolation0/P[18]
                         net (fo=3, routed)           1.170    16.462    voice0/op2/interpolation0_n_87
    SLICE_X31Y81         LUT3 (Prop_lut3_I0_O)        0.124    16.586 r  voice0/op2/soundout_reg_i_70__1/O
                         net (fo=1, routed)           0.000    16.586    voice0/op2/soundout_reg_i_70__1_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.118 r  voice0/op2/soundout_reg_i_56__1/CO[3]
                         net (fo=1, routed)           0.000    17.118    voice0/op2/soundout_reg_i_56__1_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.452 r  voice0/op2/soundout_reg_i_55__1/O[1]
                         net (fo=1, routed)           0.736    18.188    voice0/op2/interpolation00_out[6]
    SLICE_X30Y86         LUT2 (Prop_lut2_I1_O)        0.303    18.491 r  voice0/op2/soundout_reg_i_44__1/O
                         net (fo=1, routed)           0.000    18.491    voice0/op2/soundout_reg_i_44__1_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    19.035 r  voice0/op2/soundout_reg_i_23__1/O[2]
                         net (fo=2, routed)           1.427    20.462    voice0/op2/p_1_in__0_5[14]
    SLICE_X13Y84         LUT2 (Prop_lut2_I0_O)        0.301    20.763 r  voice0/op2/soundout_reg_i_25__1/O
                         net (fo=1, routed)           0.000    20.763    voice0/op2/soundout_reg_i_25__1_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.164 r  voice0/op2/soundout_reg_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    21.164    voice0/op2/soundout_reg_i_18__1_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.386 r  voice0/op2/soundout_reg_i_17__1/O[0]
                         net (fo=15, routed)          1.444    22.830    voice0/op2/A_6[15]
    DSP48_X0Y25          DSP48E1                                      r  voice0/op2/soundout_reg/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        1.517    46.519    voice0/op2/clk_out1
    DSP48_X0Y25          DSP48E1                                      r  voice0/op2/soundout_reg/CLK
                         clock pessimism              0.309    46.828    
                         clock uncertainty           -0.301    46.527    
    DSP48_X0Y25          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -0.537    45.990    voice0/op2/soundout_reg
  -------------------------------------------------------------------
                         required time                         45.990    
                         arrival time                         -22.830    
  -------------------------------------------------------------------
                         slack                                 23.160    

Slack (MET) :             23.180ns  (required time - arrival time)
  Source:                 voice0/op2/phasecounter_reg_rep_bsel_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice0/op2/soundout_reg/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.679ns  (logic 8.301ns (49.770%)  route 8.378ns (50.230%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.829ns = ( 46.519 - 40.690 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        1.588     6.131    voice0/op2/clk_out1
    RAMB18_X0Y35         RAMB18E1                                     r  voice0/op2/phasecounter_reg_rep_bsel_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     7.013 r  voice0/op2/phasecounter_reg_rep_bsel_rep/DOADO[1]
                         net (fo=4, routed)           1.710     8.723    voice0/op2/current_sample[1]
    SLICE_X10Y84         LUT4 (Prop_lut4_I0_O)        0.124     8.847 r  voice0/op2/interpolation0_i_31__1/O
                         net (fo=1, routed)           0.000     8.847    voice0/op2/interpolation0_i_31__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.227 r  voice0/op2/interpolation0_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.227    voice0/op2/interpolation0_i_2__1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.542 r  voice0/op2/interpolation0_i_1__1/O[3]
                         net (fo=12, routed)          1.910    11.453    voice0/op2/interpolation10_out[25]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_B[11]_P[18])
                                                      3.839    15.292 r  voice0/op2/interpolation0/P[18]
                         net (fo=3, routed)           1.170    16.462    voice0/op2/interpolation0_n_87
    SLICE_X31Y81         LUT3 (Prop_lut3_I0_O)        0.124    16.586 r  voice0/op2/soundout_reg_i_70__1/O
                         net (fo=1, routed)           0.000    16.586    voice0/op2/soundout_reg_i_70__1_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.118 r  voice0/op2/soundout_reg_i_56__1/CO[3]
                         net (fo=1, routed)           0.000    17.118    voice0/op2/soundout_reg_i_56__1_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.452 r  voice0/op2/soundout_reg_i_55__1/O[1]
                         net (fo=1, routed)           0.736    18.188    voice0/op2/interpolation00_out[6]
    SLICE_X30Y86         LUT2 (Prop_lut2_I1_O)        0.303    18.491 r  voice0/op2/soundout_reg_i_44__1/O
                         net (fo=1, routed)           0.000    18.491    voice0/op2/soundout_reg_i_44__1_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    19.035 r  voice0/op2/soundout_reg_i_23__1/O[2]
                         net (fo=2, routed)           1.427    20.462    voice0/op2/p_1_in__0_5[14]
    SLICE_X13Y84         LUT2 (Prop_lut2_I0_O)        0.301    20.763 r  voice0/op2/soundout_reg_i_25__1/O
                         net (fo=1, routed)           0.000    20.763    voice0/op2/soundout_reg_i_25__1_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.164 r  voice0/op2/soundout_reg_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    21.164    voice0/op2/soundout_reg_i_18__1_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.386 r  voice0/op2/soundout_reg_i_17__1/O[0]
                         net (fo=15, routed)          1.424    22.810    voice0/op2/A_6[15]
    DSP48_X0Y25          DSP48E1                                      r  voice0/op2/soundout_reg/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        1.517    46.519    voice0/op2/clk_out1
    DSP48_X0Y25          DSP48E1                                      r  voice0/op2/soundout_reg/CLK
                         clock pessimism              0.309    46.828    
                         clock uncertainty           -0.301    46.527    
    DSP48_X0Y25          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.537    45.990    voice0/op2/soundout_reg
  -------------------------------------------------------------------
                         required time                         45.990    
                         arrival time                         -22.810    
  -------------------------------------------------------------------
                         slack                                 23.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 synth_params_reg[23][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice0/op0/adsr_amp_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.589%)  route 0.231ns (55.411%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        0.555     1.790    clk24
    SLICE_X13Y82         FDRE                                         r  synth_params_reg[23][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.141     1.931 r  synth_params_reg[23][31]/Q
                         net (fo=3, routed)           0.231     2.162    voice0/op0/adsr_amp_reg[31]_0[31]
    SLICE_X18Y82         LUT6 (Prop_lut6_I2_O)        0.045     2.207 r  voice0/op0/adsr_amp[31]_i_2/O
                         net (fo=1, routed)           0.000     2.207    voice0/op0/adsr_amp[31]_i_2_n_0
    SLICE_X18Y82         FDRE                                         r  voice0/op0/adsr_amp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        0.818     2.331    voice0/op0/clk_out1
    SLICE_X18Y82         FDRE                                         r  voice0/op0/adsr_amp_reg[31]/C
                         clock pessimism             -0.282     2.049    
    SLICE_X18Y82         FDRE (Hold_fdre_C_D)         0.121     2.170    voice0/op0/adsr_amp_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 synth_params_reg[23][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice1/op0/adsr_amp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.390%)  route 0.224ns (54.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        0.546     1.781    clk24
    SLICE_X16Y73         FDRE                                         r  synth_params_reg[23][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y73         FDRE (Prop_fdre_C_Q)         0.141     1.922 r  synth_params_reg[23][8]/Q
                         net (fo=3, routed)           0.224     2.146    voice1/op0/adsr_amp_reg[31]_0[8]
    SLICE_X15Y74         LUT6 (Prop_lut6_I2_O)        0.045     2.191 r  voice1/op0/adsr_amp[8]_i_1__5/O
                         net (fo=1, routed)           0.000     2.191    voice1/op0/adsr_amp[8]_i_1__5_n_0
    SLICE_X15Y74         FDRE                                         r  voice1/op0/adsr_amp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        0.813     2.326    voice1/op0/clk_out1
    SLICE_X15Y74         FDRE                                         r  voice1/op0/adsr_amp_reg[8]/C
                         clock pessimism             -0.282     2.044    
    SLICE_X15Y74         FDRE (Hold_fdre_C_D)         0.092     2.136    voice1/op0/adsr_amp_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 synth_params_reg[23][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice0/op0/adsr_amp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.209ns (46.399%)  route 0.241ns (53.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        0.548     1.783    clk24
    SLICE_X14Y74         FDRE                                         r  synth_params_reg[23][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.164     1.947 r  synth_params_reg[23][2]/Q
                         net (fo=3, routed)           0.241     2.188    voice0/op0/adsr_amp_reg[31]_0[2]
    SLICE_X18Y75         LUT6 (Prop_lut6_I2_O)        0.045     2.233 r  voice0/op0/adsr_amp[2]_i_1/O
                         net (fo=1, routed)           0.000     2.233    voice0/op0/adsr_amp[2]_i_1_n_0
    SLICE_X18Y75         FDRE                                         r  voice0/op0/adsr_amp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        0.811     2.323    voice0/op0/clk_out1
    SLICE_X18Y75         FDRE                                         r  voice0/op0/adsr_amp_reg[2]/C
                         clock pessimism             -0.282     2.041    
    SLICE_X18Y75         FDRE (Hold_fdre_C_D)         0.121     2.162    voice0/op0/adsr_amp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 synth_params_reg[23][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice2/op0/adsr_amp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.209ns (46.815%)  route 0.237ns (53.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        0.548     1.783    clk24
    SLICE_X14Y74         FDRE                                         r  synth_params_reg[23][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.164     1.947 r  synth_params_reg[23][2]/Q
                         net (fo=3, routed)           0.237     2.184    voice2/op0/adsr_amp_reg[31]_0[2]
    SLICE_X19Y75         LUT6 (Prop_lut6_I2_O)        0.045     2.229 r  voice2/op0/adsr_amp[2]_i_1__11/O
                         net (fo=1, routed)           0.000     2.229    voice2/op0/adsr_amp[2]_i_1__11_n_0
    SLICE_X19Y75         FDRE                                         r  voice2/op0/adsr_amp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        0.811     2.323    voice2/op0/clk_out1
    SLICE_X19Y75         FDRE                                         r  voice2/op0/adsr_amp_reg[2]/C
                         clock pessimism             -0.282     2.041    
    SLICE_X19Y75         FDRE (Hold_fdre_C_D)         0.092     2.133    voice2/op0/adsr_amp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 synth_params_reg[23][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice1/op0/adsr_amp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.425%)  route 0.298ns (61.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        0.546     1.781    clk24
    SLICE_X20Y76         FDRE                                         r  synth_params_reg[23][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y76         FDRE (Prop_fdre_C_Q)         0.141     1.922 r  synth_params_reg[23][11]/Q
                         net (fo=3, routed)           0.298     2.220    voice1/op0/adsr_amp_reg[31]_0[11]
    SLICE_X12Y76         LUT6 (Prop_lut6_I2_O)        0.045     2.265 r  voice1/op0/adsr_amp[11]_i_1__5/O
                         net (fo=1, routed)           0.000     2.265    voice1/op0/adsr_amp[11]_i_1__5_n_0
    SLICE_X12Y76         FDRE                                         r  voice1/op0/adsr_amp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        0.814     2.327    voice1/op0/clk_out1
    SLICE_X12Y76         FDRE                                         r  voice1/op0/adsr_amp_reg[11]/C
                         clock pessimism             -0.282     2.045    
    SLICE_X12Y76         FDRE (Hold_fdre_C_D)         0.120     2.165    voice1/op0/adsr_amp_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 synth_params_reg[23][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice0/op0/adsr_amp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (39.972%)  route 0.279ns (60.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        0.548     1.783    clk24
    SLICE_X13Y75         FDRE                                         r  synth_params_reg[23][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE (Prop_fdre_C_Q)         0.141     1.924 r  synth_params_reg[23][1]/Q
                         net (fo=3, routed)           0.279     2.203    voice0/op0/adsr_amp_reg[31]_0[1]
    SLICE_X16Y74         LUT6 (Prop_lut6_I2_O)        0.045     2.248 r  voice0/op0/adsr_amp[1]_i_1/O
                         net (fo=1, routed)           0.000     2.248    voice0/op0/adsr_amp[1]_i_1_n_0
    SLICE_X16Y74         FDRE                                         r  voice0/op0/adsr_amp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        0.811     2.323    voice0/op0/clk_out1
    SLICE_X16Y74         FDRE                                         r  voice0/op0/adsr_amp_reg[1]/C
                         clock pessimism             -0.282     2.041    
    SLICE_X16Y74         FDRE (Hold_fdre_C_D)         0.092     2.133    voice0/op0/adsr_amp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 synth_params_reg[23][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice0/op0/adsr_amp_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.489%)  route 0.310ns (62.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        0.555     1.790    clk24
    SLICE_X13Y82         FDRE                                         r  synth_params_reg[23][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.141     1.931 r  synth_params_reg[23][26]/Q
                         net (fo=3, routed)           0.310     2.241    voice0/op0/adsr_amp_reg[31]_0[26]
    SLICE_X18Y81         LUT6 (Prop_lut6_I2_O)        0.045     2.286 r  voice0/op0/adsr_amp[26]_i_1/O
                         net (fo=1, routed)           0.000     2.286    voice0/op0/adsr_amp[26]_i_1_n_0
    SLICE_X18Y81         FDRE                                         r  voice0/op0/adsr_amp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        0.817     2.330    voice0/op0/clk_out1
    SLICE_X18Y81         FDRE                                         r  voice0/op0/adsr_amp_reg[26]/C
                         clock pessimism             -0.282     2.048    
    SLICE_X18Y81         FDRE (Hold_fdre_C_D)         0.121     2.169    voice0/op0/adsr_amp_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 synth_params_reg[23][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice0/op0/adsr_amp_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.413%)  route 0.311ns (62.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        0.555     1.790    clk24
    SLICE_X13Y82         FDRE                                         r  synth_params_reg[23][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.141     1.931 r  synth_params_reg[23][29]/Q
                         net (fo=3, routed)           0.311     2.242    voice0/op0/adsr_amp_reg[31]_0[29]
    SLICE_X18Y82         LUT6 (Prop_lut6_I2_O)        0.045     2.287 r  voice0/op0/adsr_amp[29]_i_1/O
                         net (fo=1, routed)           0.000     2.287    voice0/op0/adsr_amp[29]_i_1_n_0
    SLICE_X18Y82         FDRE                                         r  voice0/op0/adsr_amp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        0.818     2.331    voice0/op0/clk_out1
    SLICE_X18Y82         FDRE                                         r  voice0/op0/adsr_amp_reg[29]/C
                         clock pessimism             -0.282     2.049    
    SLICE_X18Y82         FDRE (Hold_fdre_C_D)         0.121     2.170    voice0/op0/adsr_amp_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 synth_params_reg[68][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice1/op5/adsr_amp_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        0.552     1.787    clk24
    SLICE_X23Y21         FDRE                                         r  synth_params_reg[68][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.141     1.928 r  synth_params_reg[68][19]/Q
                         net (fo=3, routed)           0.066     1.994    voice1/op5/adsr_amp_reg[31]_0[19]
    SLICE_X22Y21         LUT6 (Prop_lut6_I2_O)        0.045     2.039 r  voice1/op5/adsr_amp[19]_i_1__10/O
                         net (fo=1, routed)           0.000     2.039    voice1/op5/adsr_amp[19]_i_1__10_n_0
    SLICE_X22Y21         FDRE                                         r  voice1/op5/adsr_amp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        0.820     2.332    voice1/op5/clk_out1
    SLICE_X22Y21         FDRE                                         r  voice1/op5/adsr_amp_reg[19]/C
                         clock pessimism             -0.532     1.800    
    SLICE_X22Y21         FDRE (Hold_fdre_C_D)         0.121     1.921    voice1/op5/adsr_amp_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.177%)  route 0.311ns (68.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        0.562     1.797    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X31Y52         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.141     1.938 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.311     2.249    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[1]
    SLICE_X31Y47         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        0.836     2.348    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X31Y47         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                         clock pessimism             -0.277     2.071    
    SLICE_X31Y47         FDCE (Hold_fdce_C_D)         0.059     2.130    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.345 }
Period(ns):         40.690
Sources:            { audio_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.690      36.806     DSP48_X0Y35      voice0/op3/soundout_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.690      36.806     DSP48_X1Y25      voice2/op1/soundout_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.690      36.806     DSP48_X1Y6       voice1/op1/soundout_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.690      36.806     DSP48_X0Y18      voice0/op1/soundout_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.690      36.806     DSP48_X1Y26      voice2/op0/soundout_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.690      36.806     DSP48_X0Y24      voice2/op5/soundout_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.690      36.806     DSP48_X0Y6       voice1/op0/soundout_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.690      36.806     DSP48_X1Y19      voice2/op4/soundout_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.690      36.806     DSP48_X1Y7       voice1/op5/soundout_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.690      36.806     DSP48_X1Y15      voice1/op2/soundout_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.690      172.670    MMCME2_ADV_X0Y0  audio_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X41Y44     cmd_input/busy_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X35Y47     cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X35Y47     cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.345      19.845     SLICE_X34Y47     cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.345      19.845     SLICE_X34Y47     cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.345      19.845     SLICE_X34Y47     cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.345      19.845     SLICE_X34Y47     cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.345      19.845     SLICE_X34Y47     cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.345      19.845     SLICE_X34Y47     cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.345      19.845     SLICE_X34Y47     cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X25Y58     channel1/bit_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X25Y58     channel1/bit_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X25Y58     channel1/bit_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X25Y58     channel1/bit_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X27Y56     channel1/lrck_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X26Y57     channel1/lrck_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X26Y57     channel1/lrck_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X26Y57     channel1/lrck_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X26Y58     channel1/lrck_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X26Y58     channel1/lrck_counter_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { audio_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  audio_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  audio_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  audio_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  audio_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sck_in
  To Clock:  sck_in

Setup :            0  Failing Endpoints,  Worst Slack       23.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.566ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_18_20/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        7.814ns  (logic 0.580ns (7.422%)  route 7.234ns (92.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 36.822 - 32.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.552     5.225    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y53         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDCE (Prop_fdce_C_Q)         0.456     5.681 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/Q
                         net (fo=18, routed)          2.581     8.262    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[9]
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.386 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_192_255_0_2_i_1/O
                         net (fo=44, routed)          4.653    13.039    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_18_20/WE
    SLICE_X36Y27         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_18_20/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.500    36.822    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_18_20/WCLK
    SLICE_X36Y27         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_18_20/RAMA/CLK
                         clock pessimism              0.351    37.174    
                         clock uncertainty           -0.035    37.138    
    SLICE_X36Y27         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    36.605    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_18_20/RAMA
  -------------------------------------------------------------------
                         required time                         36.605    
                         arrival time                         -13.040    
  -------------------------------------------------------------------
                         slack                                 23.566    

Slack (MET) :             23.566ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_18_20/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        7.814ns  (logic 0.580ns (7.422%)  route 7.234ns (92.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 36.822 - 32.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.552     5.225    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y53         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDCE (Prop_fdce_C_Q)         0.456     5.681 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/Q
                         net (fo=18, routed)          2.581     8.262    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[9]
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.386 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_192_255_0_2_i_1/O
                         net (fo=44, routed)          4.653    13.039    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_18_20/WE
    SLICE_X36Y27         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_18_20/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.500    36.822    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_18_20/WCLK
    SLICE_X36Y27         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_18_20/RAMB/CLK
                         clock pessimism              0.351    37.174    
                         clock uncertainty           -0.035    37.138    
    SLICE_X36Y27         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    36.605    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_18_20/RAMB
  -------------------------------------------------------------------
                         required time                         36.605    
                         arrival time                         -13.040    
  -------------------------------------------------------------------
                         slack                                 23.566    

Slack (MET) :             23.566ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_18_20/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        7.814ns  (logic 0.580ns (7.422%)  route 7.234ns (92.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 36.822 - 32.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.552     5.225    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y53         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDCE (Prop_fdce_C_Q)         0.456     5.681 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/Q
                         net (fo=18, routed)          2.581     8.262    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[9]
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.386 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_192_255_0_2_i_1/O
                         net (fo=44, routed)          4.653    13.039    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_18_20/WE
    SLICE_X36Y27         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_18_20/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.500    36.822    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_18_20/WCLK
    SLICE_X36Y27         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_18_20/RAMC/CLK
                         clock pessimism              0.351    37.174    
                         clock uncertainty           -0.035    37.138    
    SLICE_X36Y27         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    36.605    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_18_20/RAMC
  -------------------------------------------------------------------
                         required time                         36.605    
                         arrival time                         -13.040    
  -------------------------------------------------------------------
                         slack                                 23.566    

Slack (MET) :             23.566ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_18_20/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        7.814ns  (logic 0.580ns (7.422%)  route 7.234ns (92.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 36.822 - 32.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.552     5.225    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y53         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDCE (Prop_fdce_C_Q)         0.456     5.681 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/Q
                         net (fo=18, routed)          2.581     8.262    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[9]
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.386 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_192_255_0_2_i_1/O
                         net (fo=44, routed)          4.653    13.039    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_18_20/WE
    SLICE_X36Y27         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_18_20/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.500    36.822    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_18_20/WCLK
    SLICE_X36Y27         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_18_20/RAMD/CLK
                         clock pessimism              0.351    37.174    
                         clock uncertainty           -0.035    37.138    
    SLICE_X36Y27         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    36.605    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_18_20/RAMD
  -------------------------------------------------------------------
                         required time                         36.605    
                         arrival time                         -13.040    
  -------------------------------------------------------------------
                         slack                                 23.566    

Slack (MET) :             24.276ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_15_17/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        7.038ns  (logic 0.580ns (8.241%)  route 6.458ns (91.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns = ( 36.756 - 32.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.552     5.225    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y53         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDCE (Prop_fdce_C_Q)         0.456     5.681 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/Q
                         net (fo=18, routed)          2.581     8.262    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[9]
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.386 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_192_255_0_2_i_1/O
                         net (fo=44, routed)          3.877    12.263    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_15_17/WE
    SLICE_X28Y22         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_15_17/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.434    36.756    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_15_17/WCLK
    SLICE_X28Y22         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_15_17/RAMA/CLK
                         clock pessimism              0.351    37.108    
                         clock uncertainty           -0.035    37.072    
    SLICE_X28Y22         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    36.539    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_15_17/RAMA
  -------------------------------------------------------------------
                         required time                         36.539    
                         arrival time                         -12.263    
  -------------------------------------------------------------------
                         slack                                 24.276    

Slack (MET) :             24.276ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_15_17/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        7.038ns  (logic 0.580ns (8.241%)  route 6.458ns (91.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns = ( 36.756 - 32.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.552     5.225    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y53         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDCE (Prop_fdce_C_Q)         0.456     5.681 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/Q
                         net (fo=18, routed)          2.581     8.262    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[9]
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.386 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_192_255_0_2_i_1/O
                         net (fo=44, routed)          3.877    12.263    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_15_17/WE
    SLICE_X28Y22         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_15_17/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.434    36.756    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_15_17/WCLK
    SLICE_X28Y22         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_15_17/RAMB/CLK
                         clock pessimism              0.351    37.108    
                         clock uncertainty           -0.035    37.072    
    SLICE_X28Y22         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    36.539    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_15_17/RAMB
  -------------------------------------------------------------------
                         required time                         36.539    
                         arrival time                         -12.263    
  -------------------------------------------------------------------
                         slack                                 24.276    

Slack (MET) :             24.276ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_15_17/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        7.038ns  (logic 0.580ns (8.241%)  route 6.458ns (91.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns = ( 36.756 - 32.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.552     5.225    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y53         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDCE (Prop_fdce_C_Q)         0.456     5.681 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/Q
                         net (fo=18, routed)          2.581     8.262    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[9]
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.386 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_192_255_0_2_i_1/O
                         net (fo=44, routed)          3.877    12.263    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_15_17/WE
    SLICE_X28Y22         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_15_17/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.434    36.756    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_15_17/WCLK
    SLICE_X28Y22         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_15_17/RAMC/CLK
                         clock pessimism              0.351    37.108    
                         clock uncertainty           -0.035    37.072    
    SLICE_X28Y22         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    36.539    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_15_17/RAMC
  -------------------------------------------------------------------
                         required time                         36.539    
                         arrival time                         -12.263    
  -------------------------------------------------------------------
                         slack                                 24.276    

Slack (MET) :             24.276ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_15_17/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        7.038ns  (logic 0.580ns (8.241%)  route 6.458ns (91.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns = ( 36.756 - 32.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.552     5.225    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y53         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDCE (Prop_fdce_C_Q)         0.456     5.681 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/Q
                         net (fo=18, routed)          2.581     8.262    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[9]
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.386 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_192_255_0_2_i_1/O
                         net (fo=44, routed)          3.877    12.263    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_15_17/WE
    SLICE_X28Y22         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_15_17/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.434    36.756    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_15_17/WCLK
    SLICE_X28Y22         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_15_17/RAMD/CLK
                         clock pessimism              0.351    37.108    
                         clock uncertainty           -0.035    37.072    
    SLICE_X28Y22         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    36.539    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_15_17/RAMD
  -------------------------------------------------------------------
                         required time                         36.539    
                         arrival time                         -12.263    
  -------------------------------------------------------------------
                         slack                                 24.276    

Slack (MET) :             24.539ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_18_20/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        6.840ns  (logic 0.580ns (8.480%)  route 6.260ns (91.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 36.821 - 32.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.552     5.225    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y53         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDCE (Prop_fdce_C_Q)         0.456     5.681 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/Q
                         net (fo=18, routed)          2.257     7.938    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[9]
    SLICE_X35Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.062 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_448_511_0_2_i_1/O
                         net (fo=44, routed)          4.003    12.065    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_18_20/WE
    SLICE_X40Y25         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_18_20/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.499    36.821    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_18_20/WCLK
    SLICE_X40Y25         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_18_20/RAMA/CLK
                         clock pessimism              0.351    37.173    
                         clock uncertainty           -0.035    37.137    
    SLICE_X40Y25         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    36.604    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_18_20/RAMA
  -------------------------------------------------------------------
                         required time                         36.604    
                         arrival time                         -12.065    
  -------------------------------------------------------------------
                         slack                                 24.539    

Slack (MET) :             24.539ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_18_20/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        6.840ns  (logic 0.580ns (8.480%)  route 6.260ns (91.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 36.821 - 32.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.552     5.225    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y53         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDCE (Prop_fdce_C_Q)         0.456     5.681 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/Q
                         net (fo=18, routed)          2.257     7.938    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[9]
    SLICE_X35Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.062 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_448_511_0_2_i_1/O
                         net (fo=44, routed)          4.003    12.065    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_18_20/WE
    SLICE_X40Y25         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_18_20/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.499    36.821    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_18_20/WCLK
    SLICE_X40Y25         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_18_20/RAMB/CLK
                         clock pessimism              0.351    37.173    
                         clock uncertainty           -0.035    37.137    
    SLICE_X40Y25         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    36.604    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_18_20/RAMB
  -------------------------------------------------------------------
                         required time                         36.604    
                         arrival time                         -12.065    
  -------------------------------------------------------------------
                         slack                                 24.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.947%)  route 0.231ns (62.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.593     1.748    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y48         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141     1.889 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=641, routed)         0.231     2.119    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/ADDRD0
    SLICE_X36Y48         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.864     2.338    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/WCLK
    SLICE_X36Y48         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/RAMA/CLK
                         clock pessimism             -0.577     1.761    
    SLICE_X36Y48         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.071    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/RAMA
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.947%)  route 0.231ns (62.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.593     1.748    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y48         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141     1.889 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=641, routed)         0.231     2.119    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/ADDRD0
    SLICE_X36Y48         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.864     2.338    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/WCLK
    SLICE_X36Y48         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/RAMB/CLK
                         clock pessimism             -0.577     1.761    
    SLICE_X36Y48         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.071    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/RAMB
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.947%)  route 0.231ns (62.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.593     1.748    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y48         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141     1.889 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=641, routed)         0.231     2.119    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/ADDRD0
    SLICE_X36Y48         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.864     2.338    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/WCLK
    SLICE_X36Y48         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/RAMC/CLK
                         clock pessimism             -0.577     1.761    
    SLICE_X36Y48         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.071    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/RAMC
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.947%)  route 0.231ns (62.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.593     1.748    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y48         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141     1.889 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=641, routed)         0.231     2.119    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/ADDRD0
    SLICE_X36Y48         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.864     2.338    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/WCLK
    SLICE_X36Y48         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/RAMD/CLK
                         clock pessimism             -0.577     1.761    
    SLICE_X36Y48         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.071    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/RAMD
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 cmd_input/spi_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.563     1.718    cmd_input/sck_in_IBUF_BUFG
    SLICE_X27Y42         FDRE                                         r  cmd_input/spi_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141     1.859 r  cmd_input/spi_data_reg[3]/Q
                         net (fo=17, routed)          0.080     1.939    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_3_5/DIA
    SLICE_X26Y42         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.833     2.307    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_3_5/WCLK
    SLICE_X26Y42         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_3_5/RAMA/CLK
                         clock pessimism             -0.576     1.731    
    SLICE_X26Y42         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.878    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.659%)  route 0.155ns (52.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.593     1.748    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y49         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.141     1.889 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/Q
                         net (fo=642, routed)         0.155     2.044    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/ADDRD4
    SLICE_X36Y48         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.864     2.338    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/WCLK
    SLICE_X36Y48         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/RAMA/CLK
                         clock pessimism             -0.574     1.764    
    SLICE_X36Y48         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.964    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.659%)  route 0.155ns (52.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.593     1.748    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y49         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.141     1.889 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/Q
                         net (fo=642, routed)         0.155     2.044    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/ADDRD4
    SLICE_X36Y48         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.864     2.338    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/WCLK
    SLICE_X36Y48         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/RAMB/CLK
                         clock pessimism             -0.574     1.764    
    SLICE_X36Y48         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.964    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/RAMB
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.659%)  route 0.155ns (52.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.593     1.748    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y49         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.141     1.889 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/Q
                         net (fo=642, routed)         0.155     2.044    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/ADDRD4
    SLICE_X36Y48         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.864     2.338    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/WCLK
    SLICE_X36Y48         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/RAMC/CLK
                         clock pessimism             -0.574     1.764    
    SLICE_X36Y48         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.964    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/RAMC
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.659%)  route 0.155ns (52.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.593     1.748    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y49         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.141     1.889 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/Q
                         net (fo=642, routed)         0.155     2.044    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/ADDRD4
    SLICE_X36Y48         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.864     2.338    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/WCLK
    SLICE_X36Y48         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/RAMD/CLK
                         clock pessimism             -0.574     1.764    
    SLICE_X36Y48         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.964    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_21_23/RAMD
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_24_26/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.288%)  route 0.201ns (58.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.566     1.721    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y48         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDCE (Prop_fdce_C_Q)         0.141     1.862 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/Q
                         net (fo=256, routed)         0.201     2.062    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_24_26/ADDRD3
    SLICE_X32Y49         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_24_26/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.836     2.310    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_24_26/WCLK
    SLICE_X32Y49         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_24_26/RAMA/CLK
                         clock pessimism             -0.573     1.737    
    SLICE_X32Y49         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.977    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_24_26/RAMA
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sck_in
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { sck_in }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         32.000      29.845     BUFGCTRL_X0Y1  sck_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         32.000      31.000     SLICE_X41Y45   cmd_input/bitcnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         32.000      31.000     SLICE_X41Y45   cmd_input/bitcnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         32.000      31.000     SLICE_X41Y45   cmd_input/bitcnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         32.000      31.000     SLICE_X41Y45   cmd_input/bitcnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         32.000      31.000     SLICE_X39Y45   cmd_input/bitcnt_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         32.000      31.000     SLICE_X41Y45   cmd_input/bitcnt_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         32.000      31.000     SLICE_X39Y45   cmd_input/bitcnt_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         32.000      31.000     SLICE_X39Y45   cmd_input/bitcnt_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         32.000      31.000     SLICE_X39Y49   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X28Y24   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X28Y24   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_15_17/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X28Y24   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_15_17/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X28Y24   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_15_17/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X40Y30   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_18_20/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X40Y30   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_18_20/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X40Y30   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_18_20/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X40Y30   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_18_20/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X40Y43   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_23/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X40Y43   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_23/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X40Y43   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_23/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X40Y43   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_23/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X40Y43   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_23/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X40Y43   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_23/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X28Y31   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_27_29/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X28Y31   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_27_29/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X28Y31   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_27_29/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X28Y31   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_27_29/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X36Y47   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_21_23/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X36Y47   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_21_23/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sck_in
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.703ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.703ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.029ns  (logic 0.419ns (40.731%)  route 0.610ns (59.269%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.610     1.029    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X39Y47         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X39Y47         FDRE (Setup_fdre_C_D)       -0.268    31.732    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         31.732    
                         arrival time                          -1.029    
  -------------------------------------------------------------------
                         slack                                 30.703    

Slack (MET) :             30.728ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.004ns  (logic 0.419ns (41.725%)  route 0.585ns (58.275%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.585     1.004    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X34Y45         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)       -0.268    31.732    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         31.732    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                 30.728    

Slack (MET) :             30.771ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.961ns  (logic 0.419ns (43.592%)  route 0.542ns (56.408%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.542     0.961    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X33Y46         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X33Y46         FDRE (Setup_fdre_C_D)       -0.268    31.732    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         31.732    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                 30.771    

Slack (MET) :             30.816ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.089ns  (logic 0.456ns (41.888%)  route 0.633ns (58.112%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.633     1.089    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X39Y47         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X39Y47         FDRE (Setup_fdre_C_D)       -0.095    31.905    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         31.905    
                         arrival time                          -1.089    
  -------------------------------------------------------------------
                         slack                                 30.816    

Slack (MET) :             30.820ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.915ns  (logic 0.478ns (52.254%)  route 0.437ns (47.746%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.437     0.915    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X33Y55         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X33Y55         FDRE (Setup_fdre_C_D)       -0.265    31.735    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         31.735    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                 30.820    

Slack (MET) :             30.866ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.041ns  (logic 0.456ns (43.822%)  route 0.585ns (56.178%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.585     1.041    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X38Y48         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X38Y48         FDRE (Setup_fdre_C_D)       -0.093    31.907    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         31.907    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                 30.866    

Slack (MET) :             30.867ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.865ns  (logic 0.419ns (48.430%)  route 0.446ns (51.570%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.446     0.865    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X38Y48         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X38Y48         FDRE (Setup_fdre_C_D)       -0.268    31.732    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         31.732    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                 30.867    

Slack (MET) :             30.880ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.027ns  (logic 0.456ns (44.406%)  route 0.571ns (55.594%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.571     1.027    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X38Y47         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X38Y47         FDRE (Setup_fdre_C_D)       -0.093    31.907    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         31.907    
                         arrival time                          -1.027    
  -------------------------------------------------------------------
                         slack                                 30.880    

Slack (MET) :             30.957ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.948ns  (logic 0.456ns (48.108%)  route 0.492ns (51.892%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.492     0.948    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X34Y45         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)       -0.095    31.905    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         31.905    
                         arrival time                          -0.948    
  -------------------------------------------------------------------
                         slack                                 30.957    

Slack (MET) :             31.022ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.883ns  (logic 0.456ns (51.639%)  route 0.427ns (48.361%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.427     0.883    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X41Y49         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X41Y49         FDRE (Setup_fdre_C_D)       -0.095    31.905    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         31.905    
                         arrival time                          -0.883    
  -------------------------------------------------------------------
                         slack                                 31.022    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sck_in

Setup :            0  Failing Endpoints,  Worst Slack       39.257ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.257ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (MaxDelay Path 40.690ns)
  Data Path Delay:        1.215ns  (logic 0.419ns (34.484%)  route 0.796ns (65.516%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.690ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.796     1.215    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X32Y57         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.690    40.690    
    SLICE_X32Y57         FDRE (Setup_fdre_C_D)       -0.218    40.472    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         40.472    
                         arrival time                          -1.215    
  -------------------------------------------------------------------
                         slack                                 39.257    

Slack (MET) :             39.257ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (MaxDelay Path 40.690ns)
  Data Path Delay:        1.386ns  (logic 0.456ns (32.909%)  route 0.930ns (67.091%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.690ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.930     1.386    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X32Y57         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.690    40.690    
    SLICE_X32Y57         FDRE (Setup_fdre_C_D)       -0.047    40.643    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         40.643    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                 39.257    

Slack (MET) :             39.456ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (MaxDelay Path 40.690ns)
  Data Path Delay:        1.014ns  (logic 0.419ns (41.338%)  route 0.595ns (58.662%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.690ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.595     1.014    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X32Y55         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.690    40.690    
    SLICE_X32Y55         FDRE (Setup_fdre_C_D)       -0.220    40.470    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         40.470    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                 39.456    

Slack (MET) :             39.538ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (MaxDelay Path 40.690ns)
  Data Path Delay:        0.884ns  (logic 0.419ns (47.412%)  route 0.465ns (52.588%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.690ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.465     0.884    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X39Y49         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.690    40.690    
    SLICE_X39Y49         FDRE (Setup_fdre_C_D)       -0.268    40.422    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         40.422    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                 39.538    

Slack (MET) :             39.554ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (MaxDelay Path 40.690ns)
  Data Path Delay:        0.866ns  (logic 0.419ns (48.381%)  route 0.447ns (51.619%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.690ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.447     0.866    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X38Y49         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.690    40.690    
    SLICE_X38Y49         FDRE (Setup_fdre_C_D)       -0.270    40.420    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         40.420    
                         arrival time                          -0.866    
  -------------------------------------------------------------------
                         slack                                 39.554    

Slack (MET) :             39.561ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (MaxDelay Path 40.690ns)
  Data Path Delay:        1.034ns  (logic 0.456ns (44.100%)  route 0.578ns (55.900%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.690ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.578     1.034    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X39Y49         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.690    40.690    
    SLICE_X39Y49         FDRE (Setup_fdre_C_D)       -0.095    40.595    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         40.595    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                 39.561    

Slack (MET) :             39.604ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (MaxDelay Path 40.690ns)
  Data Path Delay:        0.866ns  (logic 0.419ns (48.402%)  route 0.447ns (51.598%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.690ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.447     0.866    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X32Y57         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.690    40.690    
    SLICE_X32Y57         FDRE (Setup_fdre_C_D)       -0.220    40.470    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         40.470    
                         arrival time                          -0.866    
  -------------------------------------------------------------------
                         slack                                 39.604    

Slack (MET) :             39.623ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (MaxDelay Path 40.690ns)
  Data Path Delay:        1.024ns  (logic 0.456ns (44.535%)  route 0.568ns (55.465%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.690ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.568     1.024    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X32Y54         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.690    40.690    
    SLICE_X32Y54         FDRE (Setup_fdre_C_D)       -0.043    40.647    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         40.647    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                 39.623    

Slack (MET) :             39.703ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (MaxDelay Path 40.690ns)
  Data Path Delay:        0.894ns  (logic 0.456ns (51.028%)  route 0.438ns (48.972%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.690ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.438     0.894    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X39Y49         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.690    40.690    
    SLICE_X39Y49         FDRE (Setup_fdre_C_D)       -0.093    40.597    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         40.597    
                         arrival time                          -0.894    
  -------------------------------------------------------------------
                         slack                                 39.703    

Slack (MET) :             39.710ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (MaxDelay Path 40.690ns)
  Data Path Delay:        0.933ns  (logic 0.456ns (48.865%)  route 0.477ns (51.135%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.690ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.477     0.933    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X32Y54         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.690    40.690    
    SLICE_X32Y54         FDRE (Setup_fdre_C_D)       -0.047    40.643    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         40.643    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                 39.710    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.482ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 0.456ns (8.454%)  route 4.938ns (91.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.754ns = ( 46.444 - 40.690 ) 
    Source Clock Delay      (SCD):    6.093ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        1.550     6.093    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y59         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDPE (Prop_fdpe_C_Q)         0.456     6.549 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         4.938    11.487    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X33Y33         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        1.442    46.444    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X33Y33         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]/C
                         clock pessimism              0.231    46.675    
                         clock uncertainty           -0.301    46.374    
    SLICE_X33Y33         FDCE (Recov_fdce_C_CLR)     -0.405    45.969    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]
  -------------------------------------------------------------------
                         required time                         45.969    
                         arrival time                         -11.487    
  -------------------------------------------------------------------
                         slack                                 34.482    

Slack (MET) :             34.712ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 0.456ns (8.845%)  route 4.699ns (91.155%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.745ns = ( 46.435 - 40.690 ) 
    Source Clock Delay      (SCD):    6.093ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        1.550     6.093    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y59         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDPE (Prop_fdpe_C_Q)         0.456     6.549 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         4.699    11.248    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X29Y23         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        1.433    46.435    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y23         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/C
                         clock pessimism              0.231    46.666    
                         clock uncertainty           -0.301    46.365    
    SLICE_X29Y23         FDCE (Recov_fdce_C_CLR)     -0.405    45.960    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]
  -------------------------------------------------------------------
                         required time                         45.960    
                         arrival time                         -11.248    
  -------------------------------------------------------------------
                         slack                                 34.712    

Slack (MET) :             34.777ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.086ns  (logic 0.456ns (8.966%)  route 4.630ns (91.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.741ns = ( 46.431 - 40.690 ) 
    Source Clock Delay      (SCD):    6.093ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        1.550     6.093    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y59         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDPE (Prop_fdpe_C_Q)         0.456     6.549 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         4.630    11.179    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X23Y26         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        1.429    46.431    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X23Y26         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
                         clock pessimism              0.231    46.662    
                         clock uncertainty           -0.301    46.361    
    SLICE_X23Y26         FDCE (Recov_fdce_C_CLR)     -0.405    45.956    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]
  -------------------------------------------------------------------
                         required time                         45.956    
                         arrival time                         -11.179    
  -------------------------------------------------------------------
                         slack                                 34.777    

Slack (MET) :             34.874ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.993ns  (logic 0.456ns (9.133%)  route 4.537ns (90.867%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.745ns = ( 46.435 - 40.690 ) 
    Source Clock Delay      (SCD):    6.093ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        1.550     6.093    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y59         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDPE (Prop_fdpe_C_Q)         0.456     6.549 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         4.537    11.086    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X31Y23         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        1.433    46.435    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X31Y23         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/C
                         clock pessimism              0.231    46.666    
                         clock uncertainty           -0.301    46.365    
    SLICE_X31Y23         FDCE (Recov_fdce_C_CLR)     -0.405    45.960    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]
  -------------------------------------------------------------------
                         required time                         45.960    
                         arrival time                         -11.086    
  -------------------------------------------------------------------
                         slack                                 34.874    

Slack (MET) :             34.944ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 0.456ns (9.248%)  route 4.475ns (90.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.753ns = ( 46.443 - 40.690 ) 
    Source Clock Delay      (SCD):    6.093ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        1.550     6.093    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y59         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDPE (Prop_fdpe_C_Q)         0.456     6.549 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         4.475    11.023    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X31Y33         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        1.441    46.443    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X31Y33         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]/C
                         clock pessimism              0.231    46.674    
                         clock uncertainty           -0.301    46.373    
    SLICE_X31Y33         FDCE (Recov_fdce_C_CLR)     -0.405    45.968    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]
  -------------------------------------------------------------------
                         required time                         45.968    
                         arrival time                         -11.023    
  -------------------------------------------------------------------
                         slack                                 34.944    

Slack (MET) :             34.955ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.927ns  (logic 0.456ns (9.256%)  route 4.471ns (90.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.759ns = ( 46.449 - 40.690 ) 
    Source Clock Delay      (SCD):    6.093ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        1.550     6.093    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y59         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDPE (Prop_fdpe_C_Q)         0.456     6.549 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         4.471    11.019    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X24Y43         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        1.447    46.449    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X24Y43         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                         clock pessimism              0.231    46.680    
                         clock uncertainty           -0.301    46.379    
    SLICE_X24Y43         FDCE (Recov_fdce_C_CLR)     -0.405    45.974    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         45.974    
                         arrival time                         -11.019    
  -------------------------------------------------------------------
                         slack                                 34.955    

Slack (MET) :             34.959ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.456ns (9.264%)  route 4.466ns (90.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.759ns = ( 46.449 - 40.690 ) 
    Source Clock Delay      (SCD):    6.093ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        1.550     6.093    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y59         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDPE (Prop_fdpe_C_Q)         0.456     6.549 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         4.466    11.015    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X25Y43         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        1.447    46.449    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X25Y43         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
                         clock pessimism              0.231    46.680    
                         clock uncertainty           -0.301    46.379    
    SLICE_X25Y43         FDCE (Recov_fdce_C_CLR)     -0.405    45.974    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         45.974    
                         arrival time                         -11.015    
  -------------------------------------------------------------------
                         slack                                 34.959    

Slack (MET) :             35.050ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 0.456ns (9.471%)  route 4.359ns (90.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.742ns = ( 46.432 - 40.690 ) 
    Source Clock Delay      (SCD):    6.093ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        1.550     6.093    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y59         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDPE (Prop_fdpe_C_Q)         0.456     6.549 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         4.359    10.907    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X23Y27         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        1.430    46.432    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X23Y27         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
                         clock pessimism              0.231    46.663    
                         clock uncertainty           -0.301    46.362    
    SLICE_X23Y27         FDCE (Recov_fdce_C_CLR)     -0.405    45.957    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                         45.957    
                         arrival time                         -10.907    
  -------------------------------------------------------------------
                         slack                                 35.050    

Slack (MET) :             35.072ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.803ns  (logic 0.456ns (9.495%)  route 4.347ns (90.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.752ns = ( 46.442 - 40.690 ) 
    Source Clock Delay      (SCD):    6.093ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        1.550     6.093    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y59         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDPE (Prop_fdpe_C_Q)         0.456     6.549 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         4.347    10.895    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X27Y32         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        1.440    46.442    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X27Y32         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[29]/C
                         clock pessimism              0.231    46.673    
                         clock uncertainty           -0.301    46.372    
    SLICE_X27Y32         FDCE (Recov_fdce_C_CLR)     -0.405    45.967    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[29]
  -------------------------------------------------------------------
                         required time                         45.967    
                         arrival time                         -10.895    
  -------------------------------------------------------------------
                         slack                                 35.072    

Slack (MET) :             35.102ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.456ns (9.555%)  route 4.317ns (90.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.752ns = ( 46.442 - 40.690 ) 
    Source Clock Delay      (SCD):    6.093ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        1.550     6.093    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y59         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDPE (Prop_fdpe_C_Q)         0.456     6.549 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         4.317    10.865    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X31Y32         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        1.440    46.442    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X31Y32         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]/C
                         clock pessimism              0.231    46.673    
                         clock uncertainty           -0.301    46.372    
    SLICE_X31Y32         FDCE (Recov_fdce_C_CLR)     -0.405    45.967    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]
  -------------------------------------------------------------------
                         required time                         45.967    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                 35.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.141ns (25.590%)  route 0.410ns (74.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        0.560     1.795    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y59         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDPE (Prop_fdpe_C_Q)         0.141     1.936 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         0.410     2.346    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X33Y49         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        0.836     2.348    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X33Y49         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/C
                         clock pessimism             -0.277     2.071    
    SLICE_X33Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.979    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        0.560     1.795    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X32Y59         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDPE (Prop_fdpe_C_Q)         0.148     1.943 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.183     2.126    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X33Y59         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        0.830     2.342    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y59         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.534     1.808    
    SLICE_X33Y59         FDCE (Remov_fdce_C_CLR)     -0.145     1.663    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        0.560     1.795    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X32Y59         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDPE (Prop_fdpe_C_Q)         0.148     1.943 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.183     2.126    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X33Y59         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        0.830     2.342    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y59         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.534     1.808    
    SLICE_X33Y59         FDCE (Remov_fdce_C_CLR)     -0.145     1.663    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        0.560     1.795    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X32Y59         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDPE (Prop_fdpe_C_Q)         0.148     1.943 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.183     2.126    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X33Y59         FDPE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        0.830     2.342    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y59         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.534     1.808    
    SLICE_X33Y59         FDPE (Remov_fdpe_C_PRE)     -0.148     1.660    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.160%)  route 0.272ns (65.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        0.560     1.795    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y59         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDPE (Prop_fdpe_C_Q)         0.141     1.936 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         0.272     2.208    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X32Y56         FDPE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        0.831     2.343    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X32Y56         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.531     1.812    
    SLICE_X32Y56         FDPE (Remov_fdpe_C_PRE)     -0.071     1.741    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.160%)  route 0.272ns (65.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        0.560     1.795    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y59         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDPE (Prop_fdpe_C_Q)         0.141     1.936 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         0.272     2.208    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X32Y56         FDPE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        0.831     2.343    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X32Y56         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.531     1.812    
    SLICE_X32Y56         FDPE (Remov_fdpe_C_PRE)     -0.071     1.741    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.540%)  route 0.292ns (67.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        0.560     1.795    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y59         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDPE (Prop_fdpe_C_Q)         0.141     1.936 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         0.292     2.228    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X33Y51         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        0.832     2.344    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X33Y51         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.531     1.813    
    SLICE_X33Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.721    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.540%)  route 0.292ns (67.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        0.560     1.795    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y59         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDPE (Prop_fdpe_C_Q)         0.141     1.936 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         0.292     2.228    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X33Y51         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        0.832     2.344    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X33Y51         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.531     1.813    
    SLICE_X33Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.721    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.540%)  route 0.292ns (67.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        0.560     1.795    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y59         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDPE (Prop_fdpe_C_Q)         0.141     1.936 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         0.292     2.228    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X33Y51         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        0.832     2.344    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X33Y51         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.531     1.813    
    SLICE_X33Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.721    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.540%)  route 0.292ns (67.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        0.560     1.795    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y59         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDPE (Prop_fdpe_C_Q)         0.141     1.936 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         0.292     2.228    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X33Y51         FDPE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=4337, routed)        0.832     2.344    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X33Y51         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.531     1.813    
    SLICE_X33Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     1.718    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.510    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sck_in
  To Clock:  sck_in

Setup :            0  Failing Endpoints,  Worst Slack       28.752ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.350ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.752ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 0.456ns (16.859%)  route 2.249ns (83.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 36.771 - 32.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.552     5.225    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y56         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDPE (Prop_fdpe_C_Q)         0.456     5.681 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          2.249     7.930    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X31Y48         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.449    36.771    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y48         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.351    37.123    
                         clock uncertainty           -0.035    37.087    
    SLICE_X31Y48         FDCE (Recov_fdce_C_CLR)     -0.405    36.682    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         36.682    
                         arrival time                          -7.930    
  -------------------------------------------------------------------
                         slack                                 28.752    

Slack (MET) :             28.838ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 0.456ns (16.859%)  route 2.249ns (83.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 36.771 - 32.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.552     5.225    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y56         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDPE (Prop_fdpe_C_Q)         0.456     5.681 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          2.249     7.930    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X30Y48         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.449    36.771    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y48         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism              0.351    37.123    
                         clock uncertainty           -0.035    37.087    
    SLICE_X30Y48         FDCE (Recov_fdce_C_CLR)     -0.319    36.768    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         36.768    
                         arrival time                          -7.930    
  -------------------------------------------------------------------
                         slack                                 28.838    

Slack (MET) :             28.838ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 0.456ns (16.859%)  route 2.249ns (83.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 36.771 - 32.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.552     5.225    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y56         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDPE (Prop_fdpe_C_Q)         0.456     5.681 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          2.249     7.930    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X30Y48         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.449    36.771    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y48         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep/C
                         clock pessimism              0.351    37.123    
                         clock uncertainty           -0.035    37.087    
    SLICE_X30Y48         FDCE (Recov_fdce_C_CLR)     -0.319    36.768    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep
  -------------------------------------------------------------------
                         required time                         36.768    
                         arrival time                          -7.930    
  -------------------------------------------------------------------
                         slack                                 28.838    

Slack (MET) :             29.078ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.456ns (19.160%)  route 1.924ns (80.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 36.772 - 32.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.552     5.225    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y56         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDPE (Prop_fdpe_C_Q)         0.456     5.681 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          1.924     7.605    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X33Y48         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.450    36.772    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y48         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.351    37.124    
                         clock uncertainty           -0.035    37.088    
    SLICE_X33Y48         FDCE (Recov_fdce_C_CLR)     -0.405    36.683    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         36.683    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 29.078    

Slack (MET) :             29.078ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.456ns (19.160%)  route 1.924ns (80.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 36.772 - 32.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.552     5.225    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y56         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDPE (Prop_fdpe_C_Q)         0.456     5.681 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          1.924     7.605    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X33Y48         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.450    36.772    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y48         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                         clock pessimism              0.351    37.124    
                         clock uncertainty           -0.035    37.088    
    SLICE_X33Y48         FDCE (Recov_fdce_C_CLR)     -0.405    36.683    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         36.683    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 29.078    

Slack (MET) :             29.078ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.456ns (19.160%)  route 1.924ns (80.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 36.772 - 32.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.552     5.225    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y56         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDPE (Prop_fdpe_C_Q)         0.456     5.681 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          1.924     7.605    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X33Y48         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.450    36.772    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y48         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.351    37.124    
                         clock uncertainty           -0.035    37.088    
    SLICE_X33Y48         FDCE (Recov_fdce_C_CLR)     -0.405    36.683    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         36.683    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 29.078    

Slack (MET) :             29.078ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.456ns (19.160%)  route 1.924ns (80.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 36.772 - 32.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.552     5.225    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y56         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDPE (Prop_fdpe_C_Q)         0.456     5.681 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          1.924     7.605    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X33Y48         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.450    36.772    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y48         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
                         clock pessimism              0.351    37.124    
                         clock uncertainty           -0.035    37.088    
    SLICE_X33Y48         FDCE (Recov_fdce_C_CLR)     -0.405    36.683    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         36.683    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 29.078    

Slack (MET) :             29.233ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.456ns (19.911%)  route 1.834ns (80.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 36.837 - 32.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.552     5.225    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y56         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDPE (Prop_fdpe_C_Q)         0.456     5.681 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          1.834     7.515    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X37Y47         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.515    36.837    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y47         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.351    37.189    
                         clock uncertainty           -0.035    37.153    
    SLICE_X37Y47         FDCE (Recov_fdce_C_CLR)     -0.405    36.748    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         36.748    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                 29.233    

Slack (MET) :             29.233ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.456ns (19.911%)  route 1.834ns (80.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 36.837 - 32.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.552     5.225    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y56         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDPE (Prop_fdpe_C_Q)         0.456     5.681 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          1.834     7.515    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X37Y47         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.515    36.837    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y47         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep/C
                         clock pessimism              0.351    37.189    
                         clock uncertainty           -0.035    37.153    
    SLICE_X37Y47         FDCE (Recov_fdce_C_CLR)     -0.405    36.748    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         36.748    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                 29.233    

Slack (MET) :             29.233ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.456ns (19.911%)  route 1.834ns (80.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 36.837 - 32.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.552     5.225    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y56         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDPE (Prop_fdpe_C_Q)         0.456     5.681 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          1.834     7.515    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X37Y47         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.515    36.837    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y47         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                         clock pessimism              0.351    37.189    
                         clock uncertainty           -0.035    37.153    
    SLICE_X37Y47         FDCE (Recov_fdce_C_CLR)     -0.405    36.748    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         36.748    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                 29.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.128ns (25.421%)  route 0.376ns (74.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.561     1.716    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y56         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDPE (Prop_fdpe_C_Q)         0.128     1.844 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.376     2.219    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_0
    SLICE_X37Y49         FDPE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.864     2.338    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X37Y49         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.319     2.019    
    SLICE_X37Y49         FDPE (Remov_fdpe_C_PRE)     -0.149     1.870    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.128ns (25.421%)  route 0.376ns (74.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.561     1.716    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y56         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDPE (Prop_fdpe_C_Q)         0.128     1.844 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.376     2.219    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_0
    SLICE_X37Y49         FDPE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.864     2.338    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X37Y49         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.319     2.019    
    SLICE_X37Y49         FDPE (Remov_fdpe_C_PRE)     -0.149     1.870    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.974%)  route 0.274ns (66.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.561     1.716    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y56         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.857 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.274     2.131    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X30Y54         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.831     2.304    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y54         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
                         clock pessimism             -0.553     1.752    
    SLICE_X30Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.685    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/CLR
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.974%)  route 0.274ns (66.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.561     1.716    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y56         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.857 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.274     2.131    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X30Y54         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.831     2.304    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y54         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/C
                         clock pessimism             -0.553     1.752    
    SLICE_X30Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.685    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.202%)  route 0.216ns (62.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.561     1.716    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y54         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDPE (Prop_fdpe_C_Q)         0.128     1.844 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.216     2.060    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y56         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.831     2.304    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y56         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.573     1.732    
    SLICE_X33Y56         FDCE (Remov_fdce_C_CLR)     -0.146     1.586    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.202%)  route 0.216ns (62.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.561     1.716    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y54         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDPE (Prop_fdpe_C_Q)         0.128     1.844 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.216     2.060    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y56         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.831     2.304    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y56         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.573     1.732    
    SLICE_X33Y56         FDCE (Remov_fdce_C_CLR)     -0.146     1.586    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.202%)  route 0.216ns (62.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.561     1.716    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y54         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDPE (Prop_fdpe_C_Q)         0.128     1.844 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.216     2.060    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y56         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.831     2.304    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y56         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.573     1.732    
    SLICE_X33Y56         FDCE (Remov_fdce_C_CLR)     -0.146     1.586    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.202%)  route 0.216ns (62.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.561     1.716    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y54         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDPE (Prop_fdpe_C_Q)         0.128     1.844 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.216     2.060    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y56         FDPE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.831     2.304    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y56         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.573     1.732    
    SLICE_X33Y56         FDPE (Remov_fdpe_C_PRE)     -0.149     1.583    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.202%)  route 0.216ns (62.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.561     1.716    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y54         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDPE (Prop_fdpe_C_Q)         0.128     1.844 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.216     2.060    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y56         FDPE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.831     2.304    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y56         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.573     1.732    
    SLICE_X33Y56         FDPE (Remov_fdpe_C_PRE)     -0.149     1.583    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.202%)  route 0.216ns (62.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.561     1.716    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y54         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDPE (Prop_fdpe_C_Q)         0.128     1.844 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.216     2.060    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y56         FDPE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.831     2.304    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y56         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.573     1.732    
    SLICE_X33Y56         FDPE (Remov_fdpe_C_PRE)     -0.149     1.583    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.477    





