Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Dec 12 21:04:14 2023
| Host         : DESKTOP-89OFCK6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file obj/post_synth_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (4)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sw[3] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.475        0.000                      0                40657        0.063        0.000                      0                40657        2.000        0.000                       0                 33873  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
gclk                      {0.000 4.000}      10.000          100.000         
  clk_out_audio_clk_wiz   {0.000 5.087}      10.173          98.298          
  clkfbout_audio_clk_wiz  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                        2.000        0.000                       0                     1  
  clk_out_audio_clk_wiz         4.475        0.000                      0                40657        0.063        0.000                      0                40657        3.837        0.000                       0                 33869  
  clkfbout_audio_clk_wiz                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                macw/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               macw/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         6.000       4.000                macw/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000                macw/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_audio_clk_wiz
  To Clock:  clk_out_audio_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        4.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.837ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.475ns  (required time - arrival time)
  Source:                 tone_detection/change_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Destination:            tone_detection/change_1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Path Group:             clk_out_audio_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.173ns  (clk_out_audio_clk_wiz rise@10.173ns - clk_out_audio_clk_wiz rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 1.247ns (23.780%)  route 3.997ns (76.220%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.279ns = ( 7.894 - 10.173 ) 
    Source Clock Delay      (SCD):    -1.604ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_audio_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    macw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  macw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    macw/clk_in_audio_clk_wiz
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.083 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.284    macw/clk_out_audio_clk_wiz
                         BUFG (Prop_bufg_I_O)         0.096    -2.188 r  macw/clkout1_buf/O
                         net (fo=33867, unplaced)     0.584    -1.604    tone_detection/clk_out
                         FDRE                                         r  tone_detection/change_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.148 f  tone_detection/change_2_reg[3]/Q
                         net (fo=2, unplaced)         0.752    -0.396    tone_detection/change_2[3]
                         LUT4 (Prop_lut4_I1_O)        0.295    -0.101 f  tone_detection/state[0]_i_22/O
                         net (fo=1, unplaced)         0.902     0.801    tone_detection/state[0]_i_22_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     0.925 f  tone_detection/state[0]_i_13/O
                         net (fo=1, unplaced)         0.902     1.827    tone_detection/state[0]_i_13_n_0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.951 f  tone_detection/state[0]_i_6/O
                         net (fo=1, unplaced)         0.419     2.370    tone_detection/state[0]_i_6_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     2.494 r  tone_detection/state[0]_i_3/O
                         net (fo=6, unplaced)         0.451     2.945    tone_detection/state[0]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     3.069 r  tone_detection/change_2[32]_i_1/O
                         net (fo=93, unplaced)        0.571     3.640    tone_detection/change_1
                         FDRE                                         r  tone_detection/change_1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_audio_clk_wiz rise edge)
                                                     10.173    10.173 r  
    N15                                               0.000    10.173 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.173    macw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.543 r  macw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.982    macw/clk_in_audio_clk_wiz
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     6.605 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     7.364    macw/clk_out_audio_clk_wiz
                         BUFG (Prop_bufg_I_O)         0.091     7.455 r  macw/clkout1_buf/O
                         net (fo=33867, unplaced)     0.439     7.894    tone_detection/clk_out
                         FDRE                                         r  tone_detection/change_1_reg[10]/C
                         clock pessimism              0.530     8.424    
                         clock uncertainty           -0.107     8.317    
                         FDRE (Setup_fdre_C_CE)      -0.202     8.115    tone_detection/change_1_reg[10]
  -------------------------------------------------------------------
                         required time                          8.115    
                         arrival time                          -3.640    
  -------------------------------------------------------------------
                         slack                                  4.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 fft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Destination:            fft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_srl16e/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Path Group:             clk_out_audio_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_audio_clk_wiz rise@0.000ns - clk_out_audio_clk_wiz rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.131ns (48.199%)  route 0.141ns (51.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.112ns
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    -0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_audio_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    macw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  macw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.323    macw/clk_in_audio_clk_wiz
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.454 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.116    macw/clk_out_audio_clk_wiz
                         BUFG (Prop_bufg_I_O)         0.026    -1.090 r  macw/clkout1_buf/O
                         net (fo=33867, unplaced)     0.114    -0.976    fft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/aclk
                         FDRE                                         r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.131    -0.845 r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre0/Q
                         net (fo=1, unplaced)         0.141    -0.705    fft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/Q[8]
                         SRL16E                                       r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_srl16e/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_audio_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    macw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  macw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.655    macw/clk_in_audio_clk_wiz
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.755 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.400    macw/clk_out_audio_clk_wiz
                         BUFG (Prop_bufg_I_O)         0.029    -1.371 r  macw/clkout1_buf/O
                         net (fo=33867, unplaced)     0.259    -1.112    fft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/aclk
                         SRL16E                                       r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_srl16e/CLK
                         clock pessimism              0.281    -0.831    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.767    fft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_srl16e
  -------------------------------------------------------------------
                         required time                          0.767    
                         arrival time                          -0.705    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_audio_clk_wiz
Waveform(ns):       { 0.000 5.087 }
Period(ns):         10.173
Sources:            { macw/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.173      7.597                fft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.173      203.187              macw/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.087       3.837                fft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.087       3.837                fft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_audio_clk_wiz
  To Clock:  clkfbout_audio_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_audio_clk_wiz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { macw/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845               macw/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000               macw/mmcm_adv_inst/CLKFBIN



