#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Nov 12 16:31:38 2025
# Process ID: 3464
# Current directory: C:/Users/mackr/426_Finial/Lab_3_426
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31132 C:\Users\mackr\426_Finial\Lab_3_426\Lab_3_426.xpr
# Log file: C:/Users/mackr/426_Finial/Lab_3_426/vivado.log
# Journal file: C:/Users/mackr/426_Finial/Lab_3_426\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/register_file_tb.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/control_unit_tb.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/alu_control_tb.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/adder_32bit_tb.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/full_adder_tb.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ;launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_pipeline' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mips_pipeline_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/alu_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu_control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/data_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'data_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/hazard_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hazard_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/pipeline_registers.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IF_ID_reg'
INFO: [VRFC 10-3107] analyzing entity 'ID_EX_reg'
INFO: [VRFC 10-3107] analyzing entity 'EX_MEM_reg'
INFO: [VRFC 10-3107] analyzing entity 'MEM_WB_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/pipelined_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipelined_cpu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_file'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_mips_pipeline'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xelab -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_pipeline_behav xil_defaultlib.tb_mips_pipeline -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_pipeline_behav xil_defaultlib.tb_mips_pipeline -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3219] choice '"0100"' is already covered [C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/control_unit.vhd:61]
ERROR: [VRFC 10-3219] choice '"0101"' is already covered [C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/control_unit.vhd:67]
ERROR: [VRFC 10-3219] choice '"0110"' is already covered [C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/control_unit.vhd:73]
ERROR: [VRFC 10-3219] choice '"0111"' is already covered [C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/control_unit.vhd:79]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_mips_pipeline in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_pipeline' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mips_pipeline_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xelab -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_pipeline_behav xil_defaultlib.tb_mips_pipeline -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_pipeline_behav xil_defaultlib.tb_mips_pipeline -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture rtl of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture rtl of entity xil_defaultlib.IF_ID_reg [if_id_reg_default]
Compiling architecture rtl of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture rtl of entity xil_defaultlib.ID_EX_reg [id_ex_reg_default]
Compiling architecture rtl of entity xil_defaultlib.alu_control [alu_control_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.adder_16bit [adder_16bit_default]
Compiling architecture rtl of entity xil_defaultlib.alu [alu_default]
Compiling architecture rtl of entity xil_defaultlib.EX_MEM_reg [ex_mem_reg_default]
Compiling architecture rtl of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture rtl of entity xil_defaultlib.MEM_WB_reg [mem_wb_reg_default]
Compiling architecture rtl of entity xil_defaultlib.hazard_unit [hazard_unit_default]
Compiling architecture rtl of entity xil_defaultlib.pipelined_cpu [pipelined_cpu_default]
Compiling architecture testbench of entity xil_defaultlib.tb_mips_pipeline
Built simulation snapshot tb_mips_pipeline_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim/xsim.dir/tb_mips_pipeline_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 12 16:43:14 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1018.207 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_pipeline_behav -key {Behavioral:sim_1:Functional:tb_mips_pipeline} -tclbatch {tb_mips_pipeline.tcl} -view {C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg
source tb_mips_pipeline.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: 
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 1 ====
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0004 | R0=0040 R1=1010 R4=0000 R5=0010 R6=0005 R7=0000
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |   2    | IF (Fetch)     | AND R6,R2,R3   | 1               | 1
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |  --    | EMPTY          | --              | --              | --
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |  --    | EMPTY          | --              | --              | --
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |  --    | EMPTY          | --              | --              | --
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |  --    | EMPTY          | --              | --              | --
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 2 ====
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0006 | R0=0040 R1=1010 R4=0000 R5=0010 R6=0005 R7=0000
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |   3    | IF (Fetch)     | OR  R7,R2,R3   | 1               | 1
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |   2    | ID (Decode)    | AND R6,R2,R3   | 1               | 2
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |  --    | EMPTY          | --              | --              | --
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |  --    | EMPTY          | --              | --              | --
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |  --    | EMPTY          | --              | --              | --
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 3 ====
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0008 | R0=0080 R1=1010 R4=0000 R5=0010 R6=0005 R7=0000
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |   4    | IF (Fetch)     | XOR R4,R2,R3   | 1               | 1
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |   3    | ID (Decode)    | OR  R7,R2,R3   | 1               | 2
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |   2    | EX (Execute)   | AND R6,R2,R3   | 1               | 3
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |  --    | EMPTY          | --              | --              | --
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |  --    | EMPTY          | --              | --              | --
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 4 ====
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x000A | R0=0080 R1=1010 R4=0000 R5=0010 R6=0005 R7=0000
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |   5    | IF (Fetch)     | SLL R5,R1,R0   | 1               | 1
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |   4    | ID (Decode)    | XOR R4,R2,R3   | 1               | 2
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |   3    | EX (Execute)   | OR  R7,R2,R3   | 1               | 3
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |   2    | MEM (Memory)   | AND R6,R2,R3   | 1               | 4
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |  --    | EMPTY          | --              | --              | --
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 5 ====
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x000C | R0=0080 R1=1010 R4=0000 R5=0010 R6=0005 R7=0000
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |   6    | IF (Fetch)     | SRL R6,R1,R0   | 1               | 1
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |   5    | ID (Decode)    | SLL R5,R1,R0   | 1               | 2
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |   4    | EX (Execute)   | XOR R4,R2,R3   | 1               | 3
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |   3    | MEM (Memory)   | OR  R7,R2,R3   | 1               | 4
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |   2    | WB (WriteBack) | AND R6,R2,R3   | 1               | 5
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 6 ====
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x000E | R0=0080 R1=1010 R4=0000 R5=0010 R6=0005 R7=0000
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |   7    | IF (Fetch)     | ADI R0,R2,R2   | 1               | 1
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |   6    | ID (Decode)    | SRL R6,R1,R0   | 1               | 2
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |   5    | EX (Execute)   | SLL R5,R1,R0   | 1               | 3
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |   4    | MEM (Memory)   | XOR R4,R2,R3   | 1               | 4
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |   3    | WB (WriteBack) | OR  R7,R2,R3   | 1               | 5
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 7 ====
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0010 | R0=0080 R1=1010 R4=0000 R5=0010 R6=0005 R7=0000
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |  --    | EMPTY          | --              | --              | --
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |   7    | ID (Decode)    | ADI R0,R2,R2   | 1               | 2
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |   6    | EX (Execute)   | SRL R6,R1,R0   | 1               | 3
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |   5    | MEM (Memory)   | SLL R5,R1,R0   | 1               | 4
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |   4    | WB (WriteBack) | XOR R4,R2,R3   | 1               | 5
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 8 ====
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0012 | R0=0000 R1=1010 R4=0000 R5=0010 R6=0005 R7=0000
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |  --    | EMPTY          | --              | --              | --
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |  --    | EMPTY          | --              | --              | --
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |   7    | EX (Execute)   | ADI R0,R2,R2   | 1               | 3
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |   6    | MEM (Memory)   | SRL R6,R1,R0   | 1               | 4
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |   5    | WB (WriteBack) | SLL R5,R1,R0   | 1               | 5
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 9 ====
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x000E | R0=000A R1=1010 R4=0000 R5=0010 R6=0005 R7=0000
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |   7    | IF (Fetch)     | ADI R0,R2,R2   | 1               | 1
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |  --    | EMPTY          | --              | --              | --
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |  --    | EMPTY          | --              | --              | --
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |   7    | MEM (Memory)   | ADI R0,R2,R2   | 1               | 4
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |   6    | WB (WriteBack) | SRL R6,R1,R0   | 1               | 5
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 10 ====
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0010 | R0=000A R1=1010 R4=0000 R5=0020 R6=0005 R7=0000
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |  --    | EMPTY          | --              | --              | --
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |   7    | ID (Decode)    | ADI R0,R2,R2   | 1               | 2
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |  --    | EMPTY          | --              | --              | --
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |  --    | EMPTY          | --              | --              | --
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |   7    | WB (WriteBack) | ADI R0,R2,R2   | 1               | 5
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 11 ====
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0012 | R0=000A R1=1010 R4=0000 R5=0020 R6=0005 R7=0000
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |  --    | EMPTY          | --              | --              | --
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |  --    | EMPTY          | --              | --              | --
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |   7    | EX (Execute)   | ADI R0,R2,R2   | 1               | 3
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |  --    | EMPTY          | --              | --              | --
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |  --    | EMPTY          | --              | --              | --
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 12 ====
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0014 | R0=000A R1=1010 R4=0000 R5=0020 R6=0005 R7=0000
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |  --    | EMPTY          | --              | --              | --
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |  --    | EMPTY          | --              | --              | --
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |  --    | EMPTY          | --              | --              | --
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |   7    | MEM (Memory)   | ADI R0,R2,R2   | 1               | 4
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |  --    | EMPTY          | --              | --              | --
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 13 ====
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0016 | R0=0014 R1=1010 R4=0000 R5=0020 R6=0005 R7=0000
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |  --    | EMPTY          | --              | --              | --
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |  --    | EMPTY          | --              | --              | --
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |  --    | EMPTY          | --              | --              | --
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |  --    | EMPTY          | --              | --              | --
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |   7    | WB (WriteBack) | ADI R0,R2,R2   | 1               | 5
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 14 ====
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0018 | R0=0014 R1=1010 R4=0000 R5=0020 R6=0005 R7=0000
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |  --    | EMPTY          | --              | --              | --
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |  --    | EMPTY          | --              | --              | --
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |  --    | EMPTY          | --              | --              | --
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |  --    | EMPTY          | --              | --              | --
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |  --    | EMPTY          | --              | --              | --
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: All instructions completed successfully!
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Simulation ended.
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_pipeline_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1018.207 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_pipeline' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mips_pipeline_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/data_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'data_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/pipelined_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipelined_cpu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_file'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xelab -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_pipeline_behav xil_defaultlib.tb_mips_pipeline -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_pipeline_behav xil_defaultlib.tb_mips_pipeline -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture rtl of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture rtl of entity xil_defaultlib.IF_ID_reg [if_id_reg_default]
Compiling architecture rtl of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture rtl of entity xil_defaultlib.ID_EX_reg [id_ex_reg_default]
Compiling architecture rtl of entity xil_defaultlib.alu_control [alu_control_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.adder_16bit [adder_16bit_default]
Compiling architecture rtl of entity xil_defaultlib.alu [alu_default]
Compiling architecture rtl of entity xil_defaultlib.EX_MEM_reg [ex_mem_reg_default]
Compiling architecture rtl of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture rtl of entity xil_defaultlib.MEM_WB_reg [mem_wb_reg_default]
Compiling architecture rtl of entity xil_defaultlib.hazard_unit [hazard_unit_default]
Compiling architecture rtl of entity xil_defaultlib.pipelined_cpu [pipelined_cpu_default]
Compiling architecture testbench of entity xil_defaultlib.tb_mips_pipeline
Built simulation snapshot tb_mips_pipeline_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_pipeline_behav -key {Behavioral:sim_1:Functional:tb_mips_pipeline} -tclbatch {tb_mips_pipeline.tcl} -view {C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg
source tb_mips_pipeline.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: 
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 1 ====
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0004 | R0=0040 R1=1010 R4=0000 R5=0010 R6=0005 R7=0000
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |   2    | IF (Fetch)     | AND R6,R2,R3   | 1               | 1
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |  --    | EMPTY          | --              | --              | --
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |  --    | EMPTY          | --              | --              | --
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |  --    | EMPTY          | --              | --              | --
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |  --    | EMPTY          | --              | --              | --
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 2 ====
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0006 | R0=0040 R1=1010 R4=0000 R5=0010 R6=0005 R7=0000
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |   3    | IF (Fetch)     | OR  R7,R2,R3   | 1               | 1
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |   2    | ID (Decode)    | AND R6,R2,R3   | 1               | 2
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |  --    | EMPTY          | --              | --              | --
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |  --    | EMPTY          | --              | --              | --
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |  --    | EMPTY          | --              | --              | --
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 3 ====
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0008 | R0=0080 R1=1010 R4=0000 R5=0010 R6=0005 R7=0000
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |   4    | IF (Fetch)     | XOR R4,R2,R3   | 1               | 1
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |   3    | ID (Decode)    | OR  R7,R2,R3   | 1               | 2
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |   2    | EX (Execute)   | AND R6,R2,R3   | 1               | 3
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |  --    | EMPTY          | --              | --              | --
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |  --    | EMPTY          | --              | --              | --
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 4 ====
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x000A | R0=0080 R1=1010 R4=0000 R5=0010 R6=0005 R7=0000
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |   5    | IF (Fetch)     | SLL R5,R1,R0   | 1               | 1
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |   4    | ID (Decode)    | XOR R4,R2,R3   | 1               | 2
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |   3    | EX (Execute)   | OR  R7,R2,R3   | 1               | 3
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |   2    | MEM (Memory)   | AND R6,R2,R3   | 1               | 4
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |  --    | EMPTY          | --              | --              | --
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 5 ====
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x000C | R0=0080 R1=1010 R4=0000 R5=0010 R6=0005 R7=0000
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |   6    | IF (Fetch)     | SRL R6,R1,R0   | 1               | 1
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |   5    | ID (Decode)    | SLL R5,R1,R0   | 1               | 2
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |   4    | EX (Execute)   | XOR R4,R2,R3   | 1               | 3
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |   3    | MEM (Memory)   | OR  R7,R2,R3   | 1               | 4
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |   2    | WB (WriteBack) | AND R6,R2,R3   | 1               | 5
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 6 ====
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x000E | R0=0080 R1=1010 R4=0000 R5=0010 R6=0005 R7=0000
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |   7    | IF (Fetch)     | ADI R0,R2,R2   | 1               | 1
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |   6    | ID (Decode)    | SRL R6,R1,R0   | 1               | 2
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |   5    | EX (Execute)   | SLL R5,R1,R0   | 1               | 3
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |   4    | MEM (Memory)   | XOR R4,R2,R3   | 1               | 4
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |   3    | WB (WriteBack) | OR  R7,R2,R3   | 1               | 5
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 7 ====
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0010 | R0=0080 R1=1010 R4=0000 R5=0010 R6=0005 R7=0000
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |  --    | EMPTY          | --              | --              | --
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |   7    | ID (Decode)    | ADI R0,R2,R2   | 1               | 2
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |   6    | EX (Execute)   | SRL R6,R1,R0   | 1               | 3
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |   5    | MEM (Memory)   | SLL R5,R1,R0   | 1               | 4
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |   4    | WB (WriteBack) | XOR R4,R2,R3   | 1               | 5
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 8 ====
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0012 | R0=0000 R1=1010 R4=0000 R5=0010 R6=0005 R7=0000
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |  --    | EMPTY          | --              | --              | --
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |  --    | EMPTY          | --              | --              | --
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |   7    | EX (Execute)   | ADI R0,R2,R2   | 1               | 3
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |   6    | MEM (Memory)   | SRL R6,R1,R0   | 1               | 4
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |   5    | WB (WriteBack) | SLL R5,R1,R0   | 1               | 5
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 9 ====
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x000E | R0=000A R1=1010 R4=0000 R5=0010 R6=0005 R7=0000
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |   7    | IF (Fetch)     | ADI R0,R2,R2   | 1               | 1
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |  --    | EMPTY          | --              | --              | --
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |  --    | EMPTY          | --              | --              | --
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |   7    | MEM (Memory)   | ADI R0,R2,R2   | 1               | 4
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |   6    | WB (WriteBack) | SRL R6,R1,R0   | 1               | 5
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 10 ====
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0010 | R0=000A R1=1010 R4=0000 R5=0020 R6=0005 R7=0000
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |  --    | EMPTY          | --              | --              | --
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |   7    | ID (Decode)    | ADI R0,R2,R2   | 1               | 2
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |  --    | EMPTY          | --              | --              | --
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |  --    | EMPTY          | --              | --              | --
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |   7    | WB (WriteBack) | ADI R0,R2,R2   | 1               | 5
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 11 ====
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0012 | R0=000A R1=1010 R4=0000 R5=0020 R6=0005 R7=0000
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |  --    | EMPTY          | --              | --              | --
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |  --    | EMPTY          | --              | --              | --
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |   7    | EX (Execute)   | ADI R0,R2,R2   | 1               | 3
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |  --    | EMPTY          | --              | --              | --
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |  --    | EMPTY          | --              | --              | --
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 12 ====
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0014 | R0=000A R1=1010 R4=0000 R5=0020 R6=0005 R7=0000
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |  --    | EMPTY          | --              | --              | --
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |  --    | EMPTY          | --              | --              | --
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |  --    | EMPTY          | --              | --              | --
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |   7    | MEM (Memory)   | ADI R0,R2,R2   | 1               | 4
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |  --    | EMPTY          | --              | --              | --
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 13 ====
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0016 | R0=0014 R1=1010 R4=0000 R5=0020 R6=0005 R7=0000
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |  --    | EMPTY          | --              | --              | --
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |  --    | EMPTY          | --              | --              | --
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |  --    | EMPTY          | --              | --              | --
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |  --    | EMPTY          | --              | --              | --
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |   7    | WB (WriteBack) | ADI R0,R2,R2   | 1               | 5
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 14 ====
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0018 | R0=0014 R1=1010 R4=0000 R5=0020 R6=0005 R7=0000
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |  --    | EMPTY          | --              | --              | --
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |  --    | EMPTY          | --              | --              | --
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |  --    | EMPTY          | --              | --              | --
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |  --    | EMPTY          | --              | --              | --
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |  --    | EMPTY          | --              | --              | --
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: All instructions completed successfully!
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Simulation ended.
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_pipeline_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1018.207 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_pipeline' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mips_pipeline_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/data_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'data_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/pipelined_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipelined_cpu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_file'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xelab -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_pipeline_behav xil_defaultlib.tb_mips_pipeline -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_pipeline_behav xil_defaultlib.tb_mips_pipeline -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture rtl of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture rtl of entity xil_defaultlib.IF_ID_reg [if_id_reg_default]
Compiling architecture rtl of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture rtl of entity xil_defaultlib.ID_EX_reg [id_ex_reg_default]
Compiling architecture rtl of entity xil_defaultlib.alu_control [alu_control_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.adder_16bit [adder_16bit_default]
Compiling architecture rtl of entity xil_defaultlib.alu [alu_default]
Compiling architecture rtl of entity xil_defaultlib.EX_MEM_reg [ex_mem_reg_default]
Compiling architecture rtl of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture rtl of entity xil_defaultlib.MEM_WB_reg [mem_wb_reg_default]
Compiling architecture rtl of entity xil_defaultlib.hazard_unit [hazard_unit_default]
Compiling architecture rtl of entity xil_defaultlib.pipelined_cpu [pipelined_cpu_default]
Compiling architecture testbench of entity xil_defaultlib.tb_mips_pipeline
Built simulation snapshot tb_mips_pipeline_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_pipeline_behav -key {Behavioral:sim_1:Functional:tb_mips_pipeline} -tclbatch {tb_mips_pipeline.tcl} -view {C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg
source tb_mips_pipeline.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: 
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 1 ====
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0004 | R0=0040 R1=1010 R4=0000 R5=0010 R6=0005 R7=0000
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |   2    | IF (Fetch)     | AND R6,R2,R3   | 1               | 1
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |  --    | EMPTY          | --              | --              | --
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |  --    | EMPTY          | --              | --              | --
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |  --    | EMPTY          | --              | --              | --
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |  --    | EMPTY          | --              | --              | --
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 2 ====
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0006 | R0=0040 R1=1010 R4=0000 R5=0010 R6=0005 R7=0000
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |   3    | IF (Fetch)     | OR  R7,R2,R3   | 1               | 1
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |   2    | ID (Decode)    | AND R6,R2,R3   | 1               | 2
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |  --    | EMPTY          | --              | --              | --
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |  --    | EMPTY          | --              | --              | --
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |  --    | EMPTY          | --              | --              | --
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 3 ====
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0008 | R0=0080 R1=1010 R4=0000 R5=0010 R6=0005 R7=0000
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |   4    | IF (Fetch)     | XOR R4,R2,R3   | 1               | 1
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |   3    | ID (Decode)    | OR  R7,R2,R3   | 1               | 2
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |   2    | EX (Execute)   | AND R6,R2,R3   | 1               | 3
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |  --    | EMPTY          | --              | --              | --
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |  --    | EMPTY          | --              | --              | --
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 4 ====
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x000A | R0=0080 R1=1010 R4=0000 R5=0010 R6=0005 R7=0000
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |   5    | IF (Fetch)     | SLL R5,R1,R0   | 1               | 1
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |   4    | ID (Decode)    | XOR R4,R2,R3   | 1               | 2
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |   3    | EX (Execute)   | OR  R7,R2,R3   | 1               | 3
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |   2    | MEM (Memory)   | AND R6,R2,R3   | 1               | 4
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |  --    | EMPTY          | --              | --              | --
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 5 ====
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x000C | R0=0080 R1=1010 R4=0000 R5=0010 R6=0005 R7=0000
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |   6    | IF (Fetch)     | SRL R6,R1,R0   | 1               | 1
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |   5    | ID (Decode)    | SLL R5,R1,R0   | 1               | 2
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |   4    | EX (Execute)   | XOR R4,R2,R3   | 1               | 3
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |   3    | MEM (Memory)   | OR  R7,R2,R3   | 1               | 4
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |   2    | WB (WriteBack) | AND R6,R2,R3   | 1               | 5
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 6 ====
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x000E | R0=0080 R1=1010 R4=0000 R5=0010 R6=0005 R7=0000
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |   7    | IF (Fetch)     | ADI R0,R2,R2   | 1               | 1
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |   6    | ID (Decode)    | SRL R6,R1,R0   | 1               | 2
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |   5    | EX (Execute)   | SLL R5,R1,R0   | 1               | 3
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |   4    | MEM (Memory)   | XOR R4,R2,R3   | 1               | 4
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |   3    | WB (WriteBack) | OR  R7,R2,R3   | 1               | 5
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 7 ====
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0010 | R0=0080 R1=1010 R4=0000 R5=0010 R6=0005 R7=0000
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |  --    | EMPTY          | --              | --              | --
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |   7    | ID (Decode)    | ADI R0,R2,R2   | 1               | 2
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |   6    | EX (Execute)   | SRL R6,R1,R0   | 1               | 3
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |   5    | MEM (Memory)   | SLL R5,R1,R0   | 1               | 4
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |   4    | WB (WriteBack) | XOR R4,R2,R3   | 1               | 5
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 8 ====
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0012 | R0=0000 R1=1010 R4=0000 R5=0010 R6=0005 R7=0000
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |  --    | EMPTY          | --              | --              | --
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |  --    | EMPTY          | --              | --              | --
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |   7    | EX (Execute)   | ADI R0,R2,R2   | 1               | 3
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |   6    | MEM (Memory)   | SRL R6,R1,R0   | 1               | 4
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |   5    | WB (WriteBack) | SLL R5,R1,R0   | 1               | 5
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 9 ====
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x000E | R0=000A R1=1010 R4=0000 R5=0010 R6=0005 R7=0000
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |   7    | IF (Fetch)     | ADI R0,R2,R2   | 1               | 1
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |  --    | EMPTY          | --              | --              | --
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |  --    | EMPTY          | --              | --              | --
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |   7    | MEM (Memory)   | ADI R0,R2,R2   | 1               | 4
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |   6    | WB (WriteBack) | SRL R6,R1,R0   | 1               | 5
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 10 ====
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0010 | R0=000A R1=1010 R4=0000 R5=0020 R6=0005 R7=0000
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |  --    | EMPTY          | --              | --              | --
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |   7    | ID (Decode)    | ADI R0,R2,R2   | 1               | 2
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |  --    | EMPTY          | --              | --              | --
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |  --    | EMPTY          | --              | --              | --
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |   7    | WB (WriteBack) | ADI R0,R2,R2   | 1               | 5
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 11 ====
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0012 | R0=000A R1=1010 R4=0000 R5=0020 R6=0005 R7=0000
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |  --    | EMPTY          | --              | --              | --
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |  --    | EMPTY          | --              | --              | --
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |   7    | EX (Execute)   | ADI R0,R2,R2   | 1               | 3
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |  --    | EMPTY          | --              | --              | --
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |  --    | EMPTY          | --              | --              | --
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 12 ====
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0014 | R0=000A R1=1010 R4=0000 R5=0020 R6=0005 R7=0000
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |  --    | EMPTY          | --              | --              | --
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |  --    | EMPTY          | --              | --              | --
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |  --    | EMPTY          | --              | --              | --
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |   7    | MEM (Memory)   | ADI R0,R2,R2   | 1               | 4
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |  --    | EMPTY          | --              | --              | --
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 13 ====
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0016 | R0=0014 R1=1010 R4=0000 R5=0020 R6=0005 R7=0000
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |  --    | EMPTY          | --              | --              | --
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |  --    | EMPTY          | --              | --              | --
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |  --    | EMPTY          | --              | --              | --
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |  --    | EMPTY          | --              | --              | --
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |   7    | WB (WriteBack) | ADI R0,R2,R2   | 1               | 5
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 14 ====
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0018 | R0=0014 R1=1010 R4=0000 R5=0020 R6=0005 R7=0000
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |  --    | EMPTY          | --              | --              | --
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |  --    | EMPTY          | --              | --              | --
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |  --    | EMPTY          | --              | --              | --
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |  --    | EMPTY          | --              | --              | --
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |  --    | EMPTY          | --              | --              | --
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: All instructions completed successfully!
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Simulation ended.
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_pipeline_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1384.938 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_pipeline' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mips_pipeline_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xelab -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_pipeline_behav xil_defaultlib.tb_mips_pipeline -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_pipeline_behav xil_defaultlib.tb_mips_pipeline -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: 
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 1 ====
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0004 | R0=0040 R1=1010 R4=0000 R5=0010 R6=0005 R7=0000
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |   2    | IF (Fetch)     | AND R6,R2,R3   | 1               | 1
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |  --    | EMPTY          | --              | --              | --
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |  --    | EMPTY          | --              | --              | --
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |  --    | EMPTY          | --              | --              | --
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |  --    | EMPTY          | --              | --              | --
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 2 ====
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0006 | R0=0040 R1=1010 R4=0000 R5=0010 R6=0005 R7=0000
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |   3    | IF (Fetch)     | OR  R7,R2,R3   | 1               | 1
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |   2    | ID (Decode)    | AND R6,R2,R3   | 1               | 2
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |  --    | EMPTY          | --              | --              | --
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |  --    | EMPTY          | --              | --              | --
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |  --    | EMPTY          | --              | --              | --
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 3 ====
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0008 | R0=0080 R1=1010 R4=0000 R5=0010 R6=0005 R7=0000
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |   4    | IF (Fetch)     | XOR R4,R2,R3   | 1               | 1
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |   3    | ID (Decode)    | OR  R7,R2,R3   | 1               | 2
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |   2    | EX (Execute)   | AND R6,R2,R3   | 1               | 3
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |  --    | EMPTY          | --              | --              | --
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |  --    | EMPTY          | --              | --              | --
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 4 ====
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x000A | R0=0080 R1=1010 R4=0000 R5=0010 R6=0005 R7=0000
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |   5    | IF (Fetch)     | SLL R5,R1,R0   | 1               | 1
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |   4    | ID (Decode)    | XOR R4,R2,R3   | 1               | 2
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |   3    | EX (Execute)   | OR  R7,R2,R3   | 1               | 3
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |   2    | MEM (Memory)   | AND R6,R2,R3   | 1               | 4
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |  --    | EMPTY          | --              | --              | --
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 5 ====
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x000C | R0=0080 R1=1010 R4=0000 R5=0010 R6=0005 R7=0000
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |   6    | IF (Fetch)     | SRL R6,R1,R0   | 1               | 1
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |   5    | ID (Decode)    | SLL R5,R1,R0   | 1               | 2
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |   4    | EX (Execute)   | XOR R4,R2,R3   | 1               | 3
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |   3    | MEM (Memory)   | OR  R7,R2,R3   | 1               | 4
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |   2    | WB (WriteBack) | AND R6,R2,R3   | 1               | 5
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 6 ====
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x000E | R0=0080 R1=1010 R4=0000 R5=0010 R6=0005 R7=0000
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |   7    | IF (Fetch)     | ADI R0,R2,R2   | 1               | 1
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |   6    | ID (Decode)    | SRL R6,R1,R0   | 1               | 2
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |   5    | EX (Execute)   | SLL R5,R1,R0   | 1               | 3
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |   4    | MEM (Memory)   | XOR R4,R2,R3   | 1               | 4
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |   3    | WB (WriteBack) | OR  R7,R2,R3   | 1               | 5
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 7 ====
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0010 | R0=0080 R1=1010 R4=0000 R5=0010 R6=0005 R7=0000
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |  --    | EMPTY          | --              | --              | --
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |   7    | ID (Decode)    | ADI R0,R2,R2   | 1               | 2
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |   6    | EX (Execute)   | SRL R6,R1,R0   | 1               | 3
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |   5    | MEM (Memory)   | SLL R5,R1,R0   | 1               | 4
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |   4    | WB (WriteBack) | XOR R4,R2,R3   | 1               | 5
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 8 ====
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0012 | R0=0000 R1=1010 R4=0000 R5=0010 R6=0005 R7=0000
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |  --    | EMPTY          | --              | --              | --
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |  --    | EMPTY          | --              | --              | --
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |   7    | EX (Execute)   | ADI R0,R2,R2   | 1               | 3
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |   6    | MEM (Memory)   | SRL R6,R1,R0   | 1               | 4
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |   5    | WB (WriteBack) | SLL R5,R1,R0   | 1               | 5
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 9 ====
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x000E | R0=000A R1=1010 R4=0000 R5=0010 R6=0005 R7=0000
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |   7    | IF (Fetch)     | ADI R0,R2,R2   | 1               | 1
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |  --    | EMPTY          | --              | --              | --
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |  --    | EMPTY          | --              | --              | --
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |   7    | MEM (Memory)   | ADI R0,R2,R2   | 1               | 4
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |   6    | WB (WriteBack) | SRL R6,R1,R0   | 1               | 5
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 10 ====
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0010 | R0=000A R1=1010 R4=0000 R5=0020 R6=0005 R7=0000
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |  --    | EMPTY          | --              | --              | --
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |   7    | ID (Decode)    | ADI R0,R2,R2   | 1               | 2
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |  --    | EMPTY          | --              | --              | --
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |  --    | EMPTY          | --              | --              | --
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |   7    | WB (WriteBack) | ADI R0,R2,R2   | 1               | 5
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 11 ====
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0012 | R0=000A R1=1010 R4=0000 R5=0020 R6=0005 R7=0000
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |  --    | EMPTY          | --              | --              | --
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |  --    | EMPTY          | --              | --              | --
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |   7    | EX (Execute)   | ADI R0,R2,R2   | 1               | 3
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |  --    | EMPTY          | --              | --              | --
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |  --    | EMPTY          | --              | --              | --
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 12 ====
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0014 | R0=000A R1=1010 R4=0000 R5=0020 R6=0005 R7=0000
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |  --    | EMPTY          | --              | --              | --
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |  --    | EMPTY          | --              | --              | --
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |  --    | EMPTY          | --              | --              | --
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |   7    | MEM (Memory)   | ADI R0,R2,R2   | 1               | 4
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |  --    | EMPTY          | --              | --              | --
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 13 ====
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0016 | R0=0014 R1=1010 R4=0000 R5=0020 R6=0005 R7=0000
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |  --    | EMPTY          | --              | --              | --
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |  --    | EMPTY          | --              | --              | --
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |  --    | EMPTY          | --              | --              | --
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |  --    | EMPTY          | --              | --              | --
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |   7    | WB (WriteBack) | ADI R0,R2,R2   | 1               | 5
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 14 ====
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0018 | R0=0014 R1=1010 R4=0000 R5=0020 R6=0005 R7=0000
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Pipeline Tracker - Instruction Flow:
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Stage | Instr# | Stage           | Operation       | Cycles in Stage | Total Cycles
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   0   |  --    | EMPTY          | --              | --              | --
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   1   |  --    | EMPTY          | --              | --              | --
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   2   |  --    | EMPTY          | --              | --              | --
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   3   |  --    | EMPTY          | --              | --              | --
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note:   4   |  --    | EMPTY          | --              | --              | --
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ======================================================================================
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: All instructions completed successfully!
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Simulation ended.
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1384.938 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 12 17:24:10 2025...
