{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 20 09:37:29 2022 " "Info: Processing started: Tue Sep 20 09:37:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PWM -c PWM " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PWM -c PWM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Diviseur de frequence/frq.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../Diviseur de frequence/frq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frq-arch_frq " "Info: Found design unit 1: frq-arch_frq" {  } { { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 frq " "Info: Found entity 1: frq" {  } { { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../compara/comparateur.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../compara/comparateur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparateur-arch_comparateur " "Info: Found design unit 1: comparateur-arch_comparateur" {  } { { "../compara/comparateur.vhd" "" { Text "C:/M2 SME/compara/comparateur.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 comparateur " "Info: Found entity 1: comparateur" {  } { { "../compara/comparateur.vhd" "" { Text "C:/M2 SME/compara/comparateur.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-arch_counter " "Info: Found design unit 1: counter-arch_counter" {  } { { "counter.vhd" "" { Text "C:/M2 SME/PWM2/counter.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/M2 SME/PWM2/counter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PWM2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file PWM2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PWM2 " "Info: Found entity 1: PWM2" {  } { { "PWM2.bdf" "" { Schematic "C:/M2 SME/PWM2/PWM2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "PWM2 " "Info: Elaborating entity \"PWM2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparateur comparateur:inst2 " "Info: Elaborating entity \"comparateur\" for hierarchy \"comparateur:inst2\"" {  } { { "PWM2.bdf" "inst2" { Schematic "C:/M2 SME/PWM2/PWM2.bdf" { { 72 608 752 200 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp comparateur.vhd(26) " "Warning (10492): VHDL Process Statement warning at comparateur.vhd(26): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../compara/comparateur.vhd" "" { Text "C:/M2 SME/compara/comparateur.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frq frq:inst " "Info: Elaborating entity \"frq\" for hierarchy \"frq:inst\"" {  } { { "PWM2.bdf" "inst" { Schematic "C:/M2 SME/PWM2/PWM2.bdf" { { 128 128 224 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp frq.vhd(30) " "Warning (10492): VHDL Process Statement warning at frq.vhd(30): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst1 " "Info: Elaborating entity \"counter\" for hierarchy \"counter:inst1\"" {  } { { "PWM2.bdf" "inst1" { Schematic "C:/M2 SME/PWM2/PWM2.bdf" { { 128 352 504 224 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt counter.vhd(30) " "Warning (10492): VHDL Process Statement warning at counter.vhd(30): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "C:/M2 SME/PWM2/counter.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "95 " "Info: Implemented 95 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Info: Implemented 76 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 20 09:37:31 2022 " "Info: Processing ended: Tue Sep 20 09:37:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 20 09:37:32 2022 " "Info: Processing started: Tue Sep 20 09:37:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PWM -c PWM " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off PWM -c PWM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "PWM EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"PWM\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frq:inst\|tmp " "Info: Destination node frq:inst\|tmp" {  } { { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frq:inst|tmp } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "PWM2.bdf" "" { Schematic "C:/M2 SME/PWM2/PWM2.bdf" { { 152 -48 120 168 "clk" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "frq:inst\|tmp  " "Info: Automatically promoted node frq:inst\|tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frq:inst\|tmp~0 " "Info: Destination node frq:inst\|tmp~0" {  } { { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frq:inst|tmp~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frq:inst|tmp } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN B13 (CLK8, LVDSCLK4n, Input)) " "Info: Automatically promoted node rst (placed in PIN B13 (CLK8, LVDSCLK4n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { rst } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "PWM2.bdf" "" { Schematic "C:/M2 SME/PWM2/PWM2.bdf" { { 240 120 288 256 "rst" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.973 ns register register " "Info: Estimated most critical path is register to register delay of 3.973 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns frq:inst\|cnt\[0\] 1 REG LAB_X16_Y24 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X16_Y24; Fanout = 3; REG Node = 'frq:inst\|cnt\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frq:inst|cnt[0] } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.414 ns) 1.069 ns frq:inst\|Add0~1 2 COMB LAB_X17_Y24 2 " "Info: 2: + IC(0.655 ns) + CELL(0.414 ns) = 1.069 ns; Loc. = LAB_X17_Y24; Fanout = 2; COMB Node = 'frq:inst\|Add0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { frq:inst|cnt[0] frq:inst|Add0~1 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.140 ns frq:inst\|Add0~3 3 COMB LAB_X17_Y24 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.140 ns; Loc. = LAB_X17_Y24; Fanout = 2; COMB Node = 'frq:inst\|Add0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~1 frq:inst|Add0~3 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.211 ns frq:inst\|Add0~5 4 COMB LAB_X17_Y24 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.211 ns; Loc. = LAB_X17_Y24; Fanout = 2; COMB Node = 'frq:inst\|Add0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~3 frq:inst|Add0~5 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.282 ns frq:inst\|Add0~7 5 COMB LAB_X17_Y24 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.282 ns; Loc. = LAB_X17_Y24; Fanout = 2; COMB Node = 'frq:inst\|Add0~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~5 frq:inst|Add0~7 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.353 ns frq:inst\|Add0~9 6 COMB LAB_X17_Y24 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.353 ns; Loc. = LAB_X17_Y24; Fanout = 2; COMB Node = 'frq:inst\|Add0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~7 frq:inst|Add0~9 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.424 ns frq:inst\|Add0~11 7 COMB LAB_X17_Y24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.424 ns; Loc. = LAB_X17_Y24; Fanout = 2; COMB Node = 'frq:inst\|Add0~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~9 frq:inst|Add0~11 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.495 ns frq:inst\|Add0~13 8 COMB LAB_X17_Y24 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.495 ns; Loc. = LAB_X17_Y24; Fanout = 2; COMB Node = 'frq:inst\|Add0~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~11 frq:inst|Add0~13 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.566 ns frq:inst\|Add0~15 9 COMB LAB_X17_Y24 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.566 ns; Loc. = LAB_X17_Y24; Fanout = 2; COMB Node = 'frq:inst\|Add0~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~13 frq:inst|Add0~15 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.637 ns frq:inst\|Add0~17 10 COMB LAB_X17_Y24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.637 ns; Loc. = LAB_X17_Y24; Fanout = 2; COMB Node = 'frq:inst\|Add0~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~15 frq:inst|Add0~17 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.708 ns frq:inst\|Add0~19 11 COMB LAB_X17_Y24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.708 ns; Loc. = LAB_X17_Y24; Fanout = 2; COMB Node = 'frq:inst\|Add0~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~17 frq:inst|Add0~19 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.779 ns frq:inst\|Add0~21 12 COMB LAB_X17_Y24 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.779 ns; Loc. = LAB_X17_Y24; Fanout = 2; COMB Node = 'frq:inst\|Add0~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~19 frq:inst|Add0~21 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.850 ns frq:inst\|Add0~23 13 COMB LAB_X17_Y24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.850 ns; Loc. = LAB_X17_Y24; Fanout = 2; COMB Node = 'frq:inst\|Add0~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~21 frq:inst|Add0~23 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.921 ns frq:inst\|Add0~25 14 COMB LAB_X17_Y24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.921 ns; Loc. = LAB_X17_Y24; Fanout = 2; COMB Node = 'frq:inst\|Add0~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~23 frq:inst|Add0~25 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.992 ns frq:inst\|Add0~27 15 COMB LAB_X17_Y24 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.992 ns; Loc. = LAB_X17_Y24; Fanout = 2; COMB Node = 'frq:inst\|Add0~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~25 frq:inst|Add0~27 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.063 ns frq:inst\|Add0~29 16 COMB LAB_X17_Y24 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.063 ns; Loc. = LAB_X17_Y24; Fanout = 2; COMB Node = 'frq:inst\|Add0~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~27 frq:inst|Add0~29 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.134 ns frq:inst\|Add0~31 17 COMB LAB_X17_Y24 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.134 ns; Loc. = LAB_X17_Y24; Fanout = 2; COMB Node = 'frq:inst\|Add0~31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~29 frq:inst|Add0~31 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 2.295 ns frq:inst\|Add0~33 18 COMB LAB_X17_Y23 2 " "Info: 18: + IC(0.090 ns) + CELL(0.071 ns) = 2.295 ns; Loc. = LAB_X17_Y23; Fanout = 2; COMB Node = 'frq:inst\|Add0~33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { frq:inst|Add0~31 frq:inst|Add0~33 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.366 ns frq:inst\|Add0~35 19 COMB LAB_X17_Y23 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.366 ns; Loc. = LAB_X17_Y23; Fanout = 2; COMB Node = 'frq:inst\|Add0~35'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~33 frq:inst|Add0~35 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.437 ns frq:inst\|Add0~37 20 COMB LAB_X17_Y23 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.437 ns; Loc. = LAB_X17_Y23; Fanout = 2; COMB Node = 'frq:inst\|Add0~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~35 frq:inst|Add0~37 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.847 ns frq:inst\|Add0~38 21 COMB LAB_X17_Y23 1 " "Info: 21: + IC(0.000 ns) + CELL(0.410 ns) = 2.847 ns; Loc. = LAB_X17_Y23; Fanout = 1; COMB Node = 'frq:inst\|Add0~38'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { frq:inst|Add0~37 frq:inst|Add0~38 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.604 ns) + CELL(0.438 ns) 3.889 ns frq:inst\|cnt~39 22 COMB LAB_X16_Y24 1 " "Info: 22: + IC(0.604 ns) + CELL(0.438 ns) = 3.889 ns; Loc. = LAB_X16_Y24; Fanout = 1; COMB Node = 'frq:inst\|cnt~39'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { frq:inst|Add0~38 frq:inst|cnt~39 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.973 ns frq:inst\|cnt\[19\] 23 REG LAB_X16_Y24 3 " "Info: 23: + IC(0.000 ns) + CELL(0.084 ns) = 3.973 ns; Loc. = LAB_X16_Y24; Fanout = 3; REG Node = 'frq:inst\|cnt\[19\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { frq:inst|cnt~39 frq:inst|cnt[19] } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.624 ns ( 66.05 % ) " "Info: Total cell delay = 2.624 ns ( 66.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.349 ns ( 33.95 % ) " "Info: Total interconnect delay = 1.349 ns ( 33.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.973 ns" { frq:inst|cnt[0] frq:inst|Add0~1 frq:inst|Add0~3 frq:inst|Add0~5 frq:inst|Add0~7 frq:inst|Add0~9 frq:inst|Add0~11 frq:inst|Add0~13 frq:inst|Add0~15 frq:inst|Add0~17 frq:inst|Add0~19 frq:inst|Add0~21 frq:inst|Add0~23 frq:inst|Add0~25 frq:inst|Add0~27 frq:inst|Add0~29 frq:inst|Add0~31 frq:inst|Add0~33 frq:inst|Add0~35 frq:inst|Add0~37 frq:inst|Add0~38 frq:inst|cnt~39 frq:inst|cnt[19] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y12 X10_Y23 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Warning: Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pwm_out 0 " "Info: Pin \"pwm_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "271 " "Info: Peak virtual memory: 271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 20 09:37:35 2022 " "Info: Processing ended: Tue Sep 20 09:37:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 20 09:37:37 2022 " "Info: Processing started: Tue Sep 20 09:37:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PWM -c PWM " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off PWM -c PWM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "252 " "Info: Peak virtual memory: 252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 20 09:37:38 2022 " "Info: Processing ended: Tue Sep 20 09:37:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 20 09:37:40 2022 " "Info: Processing started: Tue Sep 20 09:37:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PWM -c PWM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PWM -c PWM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "PWM2.bdf" "" { Schematic "C:/M2 SME/PWM2/PWM2.bdf" { { 152 -48 120 168 "clk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "frq:inst\|tmp " "Info: Detected ripple clock \"frq:inst\|tmp\" as buffer" {  } { { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "frq:inst\|tmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register frq:inst\|cnt\[0\] register frq:inst\|cnt\[18\] 247.65 MHz 4.038 ns Internal " "Info: Clock \"clk\" has Internal fmax of 247.65 MHz between source register \"frq:inst\|cnt\[0\]\" and destination register \"frq:inst\|cnt\[18\]\" (period= 4.038 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.834 ns + Longest register register " "Info: + Longest register to register delay is 3.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns frq:inst\|cnt\[0\] 1 REG LCFF_X16_Y24_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y24_N17; Fanout = 3; REG Node = 'frq:inst\|cnt\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frq:inst|cnt[0] } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.501 ns) + CELL(0.393 ns) 0.894 ns frq:inst\|Add0~1 2 COMB LCCOMB_X17_Y24_N0 2 " "Info: 2: + IC(0.501 ns) + CELL(0.393 ns) = 0.894 ns; Loc. = LCCOMB_X17_Y24_N0; Fanout = 2; COMB Node = 'frq:inst\|Add0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { frq:inst|cnt[0] frq:inst|Add0~1 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.965 ns frq:inst\|Add0~3 3 COMB LCCOMB_X17_Y24_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.965 ns; Loc. = LCCOMB_X17_Y24_N2; Fanout = 2; COMB Node = 'frq:inst\|Add0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~1 frq:inst|Add0~3 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.036 ns frq:inst\|Add0~5 4 COMB LCCOMB_X17_Y24_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.036 ns; Loc. = LCCOMB_X17_Y24_N4; Fanout = 2; COMB Node = 'frq:inst\|Add0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~3 frq:inst|Add0~5 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.107 ns frq:inst\|Add0~7 5 COMB LCCOMB_X17_Y24_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.107 ns; Loc. = LCCOMB_X17_Y24_N6; Fanout = 2; COMB Node = 'frq:inst\|Add0~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~5 frq:inst|Add0~7 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.178 ns frq:inst\|Add0~9 6 COMB LCCOMB_X17_Y24_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.178 ns; Loc. = LCCOMB_X17_Y24_N8; Fanout = 2; COMB Node = 'frq:inst\|Add0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~7 frq:inst|Add0~9 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.249 ns frq:inst\|Add0~11 7 COMB LCCOMB_X17_Y24_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.249 ns; Loc. = LCCOMB_X17_Y24_N10; Fanout = 2; COMB Node = 'frq:inst\|Add0~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~9 frq:inst|Add0~11 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.320 ns frq:inst\|Add0~13 8 COMB LCCOMB_X17_Y24_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.320 ns; Loc. = LCCOMB_X17_Y24_N12; Fanout = 2; COMB Node = 'frq:inst\|Add0~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~11 frq:inst|Add0~13 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.479 ns frq:inst\|Add0~15 9 COMB LCCOMB_X17_Y24_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.479 ns; Loc. = LCCOMB_X17_Y24_N14; Fanout = 2; COMB Node = 'frq:inst\|Add0~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { frq:inst|Add0~13 frq:inst|Add0~15 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.550 ns frq:inst\|Add0~17 10 COMB LCCOMB_X17_Y24_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.550 ns; Loc. = LCCOMB_X17_Y24_N16; Fanout = 2; COMB Node = 'frq:inst\|Add0~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~15 frq:inst|Add0~17 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.621 ns frq:inst\|Add0~19 11 COMB LCCOMB_X17_Y24_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.621 ns; Loc. = LCCOMB_X17_Y24_N18; Fanout = 2; COMB Node = 'frq:inst\|Add0~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~17 frq:inst|Add0~19 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.692 ns frq:inst\|Add0~21 12 COMB LCCOMB_X17_Y24_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.692 ns; Loc. = LCCOMB_X17_Y24_N20; Fanout = 2; COMB Node = 'frq:inst\|Add0~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~19 frq:inst|Add0~21 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.763 ns frq:inst\|Add0~23 13 COMB LCCOMB_X17_Y24_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.763 ns; Loc. = LCCOMB_X17_Y24_N22; Fanout = 2; COMB Node = 'frq:inst\|Add0~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~21 frq:inst|Add0~23 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.834 ns frq:inst\|Add0~25 14 COMB LCCOMB_X17_Y24_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.834 ns; Loc. = LCCOMB_X17_Y24_N24; Fanout = 2; COMB Node = 'frq:inst\|Add0~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~23 frq:inst|Add0~25 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.905 ns frq:inst\|Add0~27 15 COMB LCCOMB_X17_Y24_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.905 ns; Loc. = LCCOMB_X17_Y24_N26; Fanout = 2; COMB Node = 'frq:inst\|Add0~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~25 frq:inst|Add0~27 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.976 ns frq:inst\|Add0~29 16 COMB LCCOMB_X17_Y24_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.976 ns; Loc. = LCCOMB_X17_Y24_N28; Fanout = 2; COMB Node = 'frq:inst\|Add0~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~27 frq:inst|Add0~29 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.122 ns frq:inst\|Add0~31 17 COMB LCCOMB_X17_Y24_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 2.122 ns; Loc. = LCCOMB_X17_Y24_N30; Fanout = 2; COMB Node = 'frq:inst\|Add0~31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { frq:inst|Add0~29 frq:inst|Add0~31 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.193 ns frq:inst\|Add0~33 18 COMB LCCOMB_X17_Y23_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.193 ns; Loc. = LCCOMB_X17_Y23_N0; Fanout = 2; COMB Node = 'frq:inst\|Add0~33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~31 frq:inst|Add0~33 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.264 ns frq:inst\|Add0~35 19 COMB LCCOMB_X17_Y23_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.264 ns; Loc. = LCCOMB_X17_Y23_N2; Fanout = 2; COMB Node = 'frq:inst\|Add0~35'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst|Add0~33 frq:inst|Add0~35 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.674 ns frq:inst\|Add0~36 20 COMB LCCOMB_X17_Y23_N4 1 " "Info: 20: + IC(0.000 ns) + CELL(0.410 ns) = 2.674 ns; Loc. = LCCOMB_X17_Y23_N4; Fanout = 1; COMB Node = 'frq:inst\|Add0~36'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { frq:inst|Add0~35 frq:inst|Add0~36 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.150 ns) 3.750 ns frq:inst\|cnt~38 21 COMB LCCOMB_X16_Y22_N0 1 " "Info: 21: + IC(0.926 ns) + CELL(0.150 ns) = 3.750 ns; Loc. = LCCOMB_X16_Y22_N0; Fanout = 1; COMB Node = 'frq:inst\|cnt~38'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.076 ns" { frq:inst|Add0~36 frq:inst|cnt~38 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.834 ns frq:inst\|cnt\[18\] 22 REG LCFF_X16_Y22_N1 3 " "Info: 22: + IC(0.000 ns) + CELL(0.084 ns) = 3.834 ns; Loc. = LCFF_X16_Y22_N1; Fanout = 3; REG Node = 'frq:inst\|cnt\[18\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { frq:inst|cnt~38 frq:inst|cnt[18] } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.407 ns ( 62.78 % ) " "Info: Total cell delay = 2.407 ns ( 62.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.427 ns ( 37.22 % ) " "Info: Total interconnect delay = 1.427 ns ( 37.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.834 ns" { frq:inst|cnt[0] frq:inst|Add0~1 frq:inst|Add0~3 frq:inst|Add0~5 frq:inst|Add0~7 frq:inst|Add0~9 frq:inst|Add0~11 frq:inst|Add0~13 frq:inst|Add0~15 frq:inst|Add0~17 frq:inst|Add0~19 frq:inst|Add0~21 frq:inst|Add0~23 frq:inst|Add0~25 frq:inst|Add0~27 frq:inst|Add0~29 frq:inst|Add0~31 frq:inst|Add0~33 frq:inst|Add0~35 frq:inst|Add0~36 frq:inst|cnt~38 frq:inst|cnt[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.834 ns" { frq:inst|cnt[0] {} frq:inst|Add0~1 {} frq:inst|Add0~3 {} frq:inst|Add0~5 {} frq:inst|Add0~7 {} frq:inst|Add0~9 {} frq:inst|Add0~11 {} frq:inst|Add0~13 {} frq:inst|Add0~15 {} frq:inst|Add0~17 {} frq:inst|Add0~19 {} frq:inst|Add0~21 {} frq:inst|Add0~23 {} frq:inst|Add0~25 {} frq:inst|Add0~27 {} frq:inst|Add0~29 {} frq:inst|Add0~31 {} frq:inst|Add0~33 {} frq:inst|Add0~35 {} frq:inst|Add0~36 {} frq:inst|cnt~38 {} frq:inst|cnt[18] {} } { 0.000ns 0.501ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.926ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.010 ns - Smallest " "Info: - Smallest clock skew is 0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.674 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PWM2.bdf" "" { Schematic "C:/M2 SME/PWM2/PWM2.bdf" { { 152 -48 120 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PWM2.bdf" "" { Schematic "C:/M2 SME/PWM2/PWM2.bdf" { { 152 -48 120 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.674 ns frq:inst\|cnt\[18\] 3 REG LCFF_X16_Y22_N1 3 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X16_Y22_N1; Fanout = 3; REG Node = 'frq:inst\|cnt\[18\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { clk~clkctrl frq:inst|cnt[18] } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.44 % ) " "Info: Total cell delay = 1.536 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.56 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk clk~clkctrl frq:inst|cnt[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk {} clk~combout {} clk~clkctrl {} frq:inst|cnt[18] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.664 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PWM2.bdf" "" { Schematic "C:/M2 SME/PWM2/PWM2.bdf" { { 152 -48 120 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PWM2.bdf" "" { Schematic "C:/M2 SME/PWM2/PWM2.bdf" { { 152 -48 120 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 2.664 ns frq:inst\|cnt\[0\] 3 REG LCFF_X16_Y24_N17 3 " "Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X16_Y24_N17; Fanout = 3; REG Node = 'frq:inst\|cnt\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { clk~clkctrl frq:inst|cnt[0] } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.66 % ) " "Info: Total cell delay = 1.536 ns ( 57.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 42.34 % ) " "Info: Total interconnect delay = 1.128 ns ( 42.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { clk clk~clkctrl frq:inst|cnt[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { clk {} clk~combout {} clk~clkctrl {} frq:inst|cnt[0] {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk clk~clkctrl frq:inst|cnt[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk {} clk~combout {} clk~clkctrl {} frq:inst|cnt[18] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { clk clk~clkctrl frq:inst|cnt[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { clk {} clk~combout {} clk~clkctrl {} frq:inst|cnt[0] {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.834 ns" { frq:inst|cnt[0] frq:inst|Add0~1 frq:inst|Add0~3 frq:inst|Add0~5 frq:inst|Add0~7 frq:inst|Add0~9 frq:inst|Add0~11 frq:inst|Add0~13 frq:inst|Add0~15 frq:inst|Add0~17 frq:inst|Add0~19 frq:inst|Add0~21 frq:inst|Add0~23 frq:inst|Add0~25 frq:inst|Add0~27 frq:inst|Add0~29 frq:inst|Add0~31 frq:inst|Add0~33 frq:inst|Add0~35 frq:inst|Add0~36 frq:inst|cnt~38 frq:inst|cnt[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.834 ns" { frq:inst|cnt[0] {} frq:inst|Add0~1 {} frq:inst|Add0~3 {} frq:inst|Add0~5 {} frq:inst|Add0~7 {} frq:inst|Add0~9 {} frq:inst|Add0~11 {} frq:inst|Add0~13 {} frq:inst|Add0~15 {} frq:inst|Add0~17 {} frq:inst|Add0~19 {} frq:inst|Add0~21 {} frq:inst|Add0~23 {} frq:inst|Add0~25 {} frq:inst|Add0~27 {} frq:inst|Add0~29 {} frq:inst|Add0~31 {} frq:inst|Add0~33 {} frq:inst|Add0~35 {} frq:inst|Add0~36 {} frq:inst|cnt~38 {} frq:inst|cnt[18] {} } { 0.000ns 0.501ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.926ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk clk~clkctrl frq:inst|cnt[18] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk {} clk~combout {} clk~clkctrl {} frq:inst|cnt[18] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { clk clk~clkctrl frq:inst|cnt[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { clk {} clk~combout {} clk~clkctrl {} frq:inst|cnt[0] {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "counter:inst1\|cnt\[7\] freq\[3\] clk 1.759 ns register " "Info: tsu for register \"counter:inst1\|cnt\[7\]\" (data pin = \"freq\[3\]\", clock pin = \"clk\") is 1.759 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.589 ns + Longest pin register " "Info: + Longest pin to register delay is 7.589 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns freq\[3\] 1 PIN PIN_T7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 1; PIN Node = 'freq\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { freq[3] } "NODE_NAME" } } { "PWM2.bdf" "" { Schematic "C:/M2 SME/PWM2/PWM2.bdf" { { 256 128 296 272 "freq\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.009 ns) + CELL(0.393 ns) 6.234 ns counter:inst1\|LessThan0~7 2 COMB LCCOMB_X4_Y14_N22 1 " "Info: 2: + IC(5.009 ns) + CELL(0.393 ns) = 6.234 ns; Loc. = LCCOMB_X4_Y14_N22; Fanout = 1; COMB Node = 'counter:inst1\|LessThan0~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.402 ns" { freq[3] counter:inst1|LessThan0~7 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/M2 SME/PWM2/counter.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.305 ns counter:inst1\|LessThan0~9 3 COMB LCCOMB_X4_Y14_N24 1 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 6.305 ns; Loc. = LCCOMB_X4_Y14_N24; Fanout = 1; COMB Node = 'counter:inst1\|LessThan0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:inst1|LessThan0~7 counter:inst1|LessThan0~9 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/M2 SME/PWM2/counter.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.376 ns counter:inst1\|LessThan0~11 4 COMB LCCOMB_X4_Y14_N26 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 6.376 ns; Loc. = LCCOMB_X4_Y14_N26; Fanout = 1; COMB Node = 'counter:inst1\|LessThan0~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:inst1|LessThan0~9 counter:inst1|LessThan0~11 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/M2 SME/PWM2/counter.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.447 ns counter:inst1\|LessThan0~13 5 COMB LCCOMB_X4_Y14_N28 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 6.447 ns; Loc. = LCCOMB_X4_Y14_N28; Fanout = 1; COMB Node = 'counter:inst1\|LessThan0~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:inst1|LessThan0~11 counter:inst1|LessThan0~13 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/M2 SME/PWM2/counter.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.857 ns counter:inst1\|LessThan0~14 6 COMB LCCOMB_X4_Y14_N30 8 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 6.857 ns; Loc. = LCCOMB_X4_Y14_N30; Fanout = 8; COMB Node = 'counter:inst1\|LessThan0~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter:inst1|LessThan0~13 counter:inst1|LessThan0~14 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/M2 SME/PWM2/counter.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.510 ns) 7.589 ns counter:inst1\|cnt\[7\] 7 REG LCFF_X4_Y14_N15 3 " "Info: 7: + IC(0.222 ns) + CELL(0.510 ns) = 7.589 ns; Loc. = LCFF_X4_Y14_N15; Fanout = 3; REG Node = 'counter:inst1\|cnt\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { counter:inst1|LessThan0~14 counter:inst1|cnt[7] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/M2 SME/PWM2/counter.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.358 ns ( 31.07 % ) " "Info: Total cell delay = 2.358 ns ( 31.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.231 ns ( 68.93 % ) " "Info: Total interconnect delay = 5.231 ns ( 68.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.589 ns" { freq[3] counter:inst1|LessThan0~7 counter:inst1|LessThan0~9 counter:inst1|LessThan0~11 counter:inst1|LessThan0~13 counter:inst1|LessThan0~14 counter:inst1|cnt[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.589 ns" { freq[3] {} freq[3]~combout {} counter:inst1|LessThan0~7 {} counter:inst1|LessThan0~9 {} counter:inst1|LessThan0~11 {} counter:inst1|LessThan0~13 {} counter:inst1|LessThan0~14 {} counter:inst1|cnt[7] {} } { 0.000ns 0.000ns 5.009ns 0.000ns 0.000ns 0.000ns 0.000ns 0.222ns } { 0.000ns 0.832ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "counter.vhd" "" { Text "C:/M2 SME/PWM2/counter.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.794 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 5.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PWM2.bdf" "" { Schematic "C:/M2 SME/PWM2/PWM2.bdf" { { 152 -48 120 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.787 ns) 2.847 ns frq:inst\|tmp 2 REG LCFF_X16_Y22_N13 2 " "Info: 2: + IC(1.061 ns) + CELL(0.787 ns) = 2.847 ns; Loc. = LCFF_X16_Y22_N13; Fanout = 2; REG Node = 'frq:inst\|tmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { clk frq:inst|tmp } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.391 ns) + CELL(0.000 ns) 4.238 ns frq:inst\|tmp~clkctrl 3 COMB CLKCTRL_G3 9 " "Info: 3: + IC(1.391 ns) + CELL(0.000 ns) = 4.238 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'frq:inst\|tmp~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { frq:inst|tmp frq:inst|tmp~clkctrl } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 5.794 ns counter:inst1\|cnt\[7\] 4 REG LCFF_X4_Y14_N15 3 " "Info: 4: + IC(1.019 ns) + CELL(0.537 ns) = 5.794 ns; Loc. = LCFF_X4_Y14_N15; Fanout = 3; REG Node = 'counter:inst1\|cnt\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { frq:inst|tmp~clkctrl counter:inst1|cnt[7] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/M2 SME/PWM2/counter.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 40.09 % ) " "Info: Total cell delay = 2.323 ns ( 40.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.471 ns ( 59.91 % ) " "Info: Total interconnect delay = 3.471 ns ( 59.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.794 ns" { clk frq:inst|tmp frq:inst|tmp~clkctrl counter:inst1|cnt[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.794 ns" { clk {} clk~combout {} frq:inst|tmp {} frq:inst|tmp~clkctrl {} counter:inst1|cnt[7] {} } { 0.000ns 0.000ns 1.061ns 1.391ns 1.019ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.589 ns" { freq[3] counter:inst1|LessThan0~7 counter:inst1|LessThan0~9 counter:inst1|LessThan0~11 counter:inst1|LessThan0~13 counter:inst1|LessThan0~14 counter:inst1|cnt[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.589 ns" { freq[3] {} freq[3]~combout {} counter:inst1|LessThan0~7 {} counter:inst1|LessThan0~9 {} counter:inst1|LessThan0~11 {} counter:inst1|LessThan0~13 {} counter:inst1|LessThan0~14 {} counter:inst1|cnt[7] {} } { 0.000ns 0.000ns 5.009ns 0.000ns 0.000ns 0.000ns 0.000ns 0.222ns } { 0.000ns 0.832ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.510ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.794 ns" { clk frq:inst|tmp frq:inst|tmp~clkctrl counter:inst1|cnt[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.794 ns" { clk {} clk~combout {} frq:inst|tmp {} frq:inst|tmp~clkctrl {} counter:inst1|cnt[7] {} } { 0.000ns 0.000ns 1.061ns 1.391ns 1.019ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk pwm_out comparateur:inst2\|tmp 11.567 ns register " "Info: tco from clock \"clk\" to destination pin \"pwm_out\" through register \"comparateur:inst2\|tmp\" is 11.567 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.795 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PWM2.bdf" "" { Schematic "C:/M2 SME/PWM2/PWM2.bdf" { { 152 -48 120 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.787 ns) 2.847 ns frq:inst\|tmp 2 REG LCFF_X16_Y22_N13 2 " "Info: 2: + IC(1.061 ns) + CELL(0.787 ns) = 2.847 ns; Loc. = LCFF_X16_Y22_N13; Fanout = 2; REG Node = 'frq:inst\|tmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { clk frq:inst|tmp } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.391 ns) + CELL(0.000 ns) 4.238 ns frq:inst\|tmp~clkctrl 3 COMB CLKCTRL_G3 9 " "Info: 3: + IC(1.391 ns) + CELL(0.000 ns) = 4.238 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'frq:inst\|tmp~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { frq:inst|tmp frq:inst|tmp~clkctrl } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 5.795 ns comparateur:inst2\|tmp 4 REG LCFF_X5_Y14_N1 1 " "Info: 4: + IC(1.020 ns) + CELL(0.537 ns) = 5.795 ns; Loc. = LCFF_X5_Y14_N1; Fanout = 1; REG Node = 'comparateur:inst2\|tmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { frq:inst|tmp~clkctrl comparateur:inst2|tmp } "NODE_NAME" } } { "../compara/comparateur.vhd" "" { Text "C:/M2 SME/compara/comparateur.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 40.09 % ) " "Info: Total cell delay = 2.323 ns ( 40.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.472 ns ( 59.91 % ) " "Info: Total interconnect delay = 3.472 ns ( 59.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.795 ns" { clk frq:inst|tmp frq:inst|tmp~clkctrl comparateur:inst2|tmp } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.795 ns" { clk {} clk~combout {} frq:inst|tmp {} frq:inst|tmp~clkctrl {} comparateur:inst2|tmp {} } { 0.000ns 0.000ns 1.061ns 1.391ns 1.020ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../compara/comparateur.vhd" "" { Text "C:/M2 SME/compara/comparateur.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.522 ns + Longest register pin " "Info: + Longest register to pin delay is 5.522 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns comparateur:inst2\|tmp 1 REG LCFF_X5_Y14_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y14_N1; Fanout = 1; REG Node = 'comparateur:inst2\|tmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { comparateur:inst2|tmp } "NODE_NAME" } } { "../compara/comparateur.vhd" "" { Text "C:/M2 SME/compara/comparateur.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.860 ns) + CELL(2.662 ns) 5.522 ns pwm_out 2 PIN PIN_D25 0 " "Info: 2: + IC(2.860 ns) + CELL(2.662 ns) = 5.522 ns; Loc. = PIN_D25; Fanout = 0; PIN Node = 'pwm_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.522 ns" { comparateur:inst2|tmp pwm_out } "NODE_NAME" } } { "PWM2.bdf" "" { Schematic "C:/M2 SME/PWM2/PWM2.bdf" { { 96 784 960 112 "pwm_out" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.662 ns ( 48.21 % ) " "Info: Total cell delay = 2.662 ns ( 48.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.860 ns ( 51.79 % ) " "Info: Total interconnect delay = 2.860 ns ( 51.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.522 ns" { comparateur:inst2|tmp pwm_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.522 ns" { comparateur:inst2|tmp {} pwm_out {} } { 0.000ns 2.860ns } { 0.000ns 2.662ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.795 ns" { clk frq:inst|tmp frq:inst|tmp~clkctrl comparateur:inst2|tmp } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.795 ns" { clk {} clk~combout {} frq:inst|tmp {} frq:inst|tmp~clkctrl {} comparateur:inst2|tmp {} } { 0.000ns 0.000ns 1.061ns 1.391ns 1.020ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.522 ns" { comparateur:inst2|tmp pwm_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.522 ns" { comparateur:inst2|tmp {} pwm_out {} } { 0.000ns 2.860ns } { 0.000ns 2.662ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "comparateur:inst2\|tmp duty\[7\] clk 2.419 ns register " "Info: th for register \"comparateur:inst2\|tmp\" (data pin = \"duty\[7\]\", clock pin = \"clk\") is 2.419 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.795 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PWM2.bdf" "" { Schematic "C:/M2 SME/PWM2/PWM2.bdf" { { 152 -48 120 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.787 ns) 2.847 ns frq:inst\|tmp 2 REG LCFF_X16_Y22_N13 2 " "Info: 2: + IC(1.061 ns) + CELL(0.787 ns) = 2.847 ns; Loc. = LCFF_X16_Y22_N13; Fanout = 2; REG Node = 'frq:inst\|tmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { clk frq:inst|tmp } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.391 ns) + CELL(0.000 ns) 4.238 ns frq:inst\|tmp~clkctrl 3 COMB CLKCTRL_G3 9 " "Info: 3: + IC(1.391 ns) + CELL(0.000 ns) = 4.238 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'frq:inst\|tmp~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { frq:inst|tmp frq:inst|tmp~clkctrl } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 5.795 ns comparateur:inst2\|tmp 4 REG LCFF_X5_Y14_N1 1 " "Info: 4: + IC(1.020 ns) + CELL(0.537 ns) = 5.795 ns; Loc. = LCFF_X5_Y14_N1; Fanout = 1; REG Node = 'comparateur:inst2\|tmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { frq:inst|tmp~clkctrl comparateur:inst2|tmp } "NODE_NAME" } } { "../compara/comparateur.vhd" "" { Text "C:/M2 SME/compara/comparateur.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 40.09 % ) " "Info: Total cell delay = 2.323 ns ( 40.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.472 ns ( 59.91 % ) " "Info: Total interconnect delay = 3.472 ns ( 59.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.795 ns" { clk frq:inst|tmp frq:inst|tmp~clkctrl comparateur:inst2|tmp } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.795 ns" { clk {} clk~combout {} frq:inst|tmp {} frq:inst|tmp~clkctrl {} comparateur:inst2|tmp {} } { 0.000ns 0.000ns 1.061ns 1.391ns 1.020ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../compara/comparateur.vhd" "" { Text "C:/M2 SME/compara/comparateur.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.642 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns duty\[7\] 1 PIN PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'duty\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { duty[7] } "NODE_NAME" } } { "PWM2.bdf" "" { Schematic "C:/M2 SME/PWM2/PWM2.bdf" { { 256 400 568 272 "duty\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.038 ns) + CELL(0.150 ns) 3.167 ns comparateur:inst2\|LessThan0~14 2 COMB LCCOMB_X5_Y14_N22 1 " "Info: 2: + IC(2.038 ns) + CELL(0.150 ns) = 3.167 ns; Loc. = LCCOMB_X5_Y14_N22; Fanout = 1; COMB Node = 'comparateur:inst2\|LessThan0~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.188 ns" { duty[7] comparateur:inst2|LessThan0~14 } "NODE_NAME" } } { "../compara/comparateur.vhd" "" { Text "C:/M2 SME/compara/comparateur.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.150 ns) 3.558 ns comparateur:inst2\|tmp~0 3 COMB LCCOMB_X5_Y14_N0 1 " "Info: 3: + IC(0.241 ns) + CELL(0.150 ns) = 3.558 ns; Loc. = LCCOMB_X5_Y14_N0; Fanout = 1; COMB Node = 'comparateur:inst2\|tmp~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { comparateur:inst2|LessThan0~14 comparateur:inst2|tmp~0 } "NODE_NAME" } } { "../compara/comparateur.vhd" "" { Text "C:/M2 SME/compara/comparateur.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.642 ns comparateur:inst2\|tmp 4 REG LCFF_X5_Y14_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.642 ns; Loc. = LCFF_X5_Y14_N1; Fanout = 1; REG Node = 'comparateur:inst2\|tmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { comparateur:inst2|tmp~0 comparateur:inst2|tmp } "NODE_NAME" } } { "../compara/comparateur.vhd" "" { Text "C:/M2 SME/compara/comparateur.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.363 ns ( 37.42 % ) " "Info: Total cell delay = 1.363 ns ( 37.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.279 ns ( 62.58 % ) " "Info: Total interconnect delay = 2.279 ns ( 62.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.642 ns" { duty[7] comparateur:inst2|LessThan0~14 comparateur:inst2|tmp~0 comparateur:inst2|tmp } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.642 ns" { duty[7] {} duty[7]~combout {} comparateur:inst2|LessThan0~14 {} comparateur:inst2|tmp~0 {} comparateur:inst2|tmp {} } { 0.000ns 0.000ns 2.038ns 0.241ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.795 ns" { clk frq:inst|tmp frq:inst|tmp~clkctrl comparateur:inst2|tmp } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.795 ns" { clk {} clk~combout {} frq:inst|tmp {} frq:inst|tmp~clkctrl {} comparateur:inst2|tmp {} } { 0.000ns 0.000ns 1.061ns 1.391ns 1.020ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.642 ns" { duty[7] comparateur:inst2|LessThan0~14 comparateur:inst2|tmp~0 comparateur:inst2|tmp } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.642 ns" { duty[7] {} duty[7]~combout {} comparateur:inst2|LessThan0~14 {} comparateur:inst2|tmp~0 {} comparateur:inst2|tmp {} } { 0.000ns 0.000ns 2.038ns 0.241ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 20 09:37:40 2022 " "Info: Processing ended: Tue Sep 20 09:37:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 8 s " "Info: Quartus II Full Compilation was successful. 0 errors, 8 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
