0.7
2020.2
Jun 10 2021
20:04:57
D:/dev/reti-logiche-2022/Progetto.sim/sim_1/synth/func/xsim/project_tb_func_synth.v,1648058775,verilog,,,,datapath;glbl;project_reti_logiche,,,,,,,,
D:/dev/reti-logiche-2022/testbench.vhd,1648057892,vhdl,,,,project_tb,,,,,,,,
