
===========================================================================
report_checks -path_delay max (Setup)
============================================================================

======================= Slowest Corner ===================================

Startpoint: A[5] (input port clocked by CLK)
Endpoint: Do[8] (output port clocked by CLK)
Path Group: CLK
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 ^ input external delay
                  0.34    0.25    5.25 ^ A[5] (in)
     4    0.05                           A[5] (net)
                  0.34    0.00    5.25 ^ BLOCK[0].RAM128.ABUF[5]/A (sky130_fd_sc_hd__clkbuf_2)
                  1.02    1.01    6.26 ^ BLOCK[0].RAM128.ABUF[5]/X (sky130_fd_sc_hd__clkbuf_2)
    16    0.12                           BLOCK[0].RAM128.A_buf[5] (net)
                  1.02    0.02    6.28 ^ BLOCK[0].RAM128.DoMUX.SEL0BUF[1]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.36    0.75    7.03 ^ BLOCK[0].RAM128.DoMUX.SEL0BUF[1]/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.04                           BLOCK[0].RAM128.DoMUX.SEL0[1] (net)
                  0.36    0.00    7.03 ^ BLOCK[0].RAM128.DoMUX.M[1].MUX[0]/S0 (sky130_fd_sc_hd__mux4_1)
                  1.10    2.37    9.40 v BLOCK[0].RAM128.DoMUX.M[1].MUX[0]/X (sky130_fd_sc_hd__mux4_1)
     2    0.11                           BLOCK[0].RAM128.Do[8] (net)
                  1.10    0.01    9.41 v DoMUX.M[1].MUX[0]/A0 (sky130_fd_sc_hd__mux2_1)
                  0.53    1.60   11.01 v DoMUX.M[1].MUX[0]/X (sky130_fd_sc_hd__mux2_1)
     1    0.03                           Do[8] (net)
                  0.53    0.01   11.02 v Do[8] (out)
                                 11.02   data arrival time

                         12.00   12.00   clock CLK (rise edge)
                          0.00   12.00   clock network delay (propagated)
                          0.00   12.00   clock reconvergence pessimism
                         -2.40    9.60   output external delay
                                  9.60   data required time
-----------------------------------------------------------------------------
                                  9.60   data required time
                                -11.02   data arrival time
-----------------------------------------------------------------------------
                                 -1.42   slack (VIOLATED)


Startpoint: A[5] (input port clocked by CLK)
Endpoint: Do[9] (output port clocked by CLK)
Path Group: CLK
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 ^ input external delay
                  0.34    0.25    5.25 ^ A[5] (in)
     4    0.05                           A[5] (net)
                  0.34    0.00    5.25 ^ BLOCK[0].RAM128.ABUF[5]/A (sky130_fd_sc_hd__clkbuf_2)
                  1.02    1.01    6.26 ^ BLOCK[0].RAM128.ABUF[5]/X (sky130_fd_sc_hd__clkbuf_2)
    16    0.12                           BLOCK[0].RAM128.A_buf[5] (net)
                  1.02    0.02    6.28 ^ BLOCK[0].RAM128.DoMUX.SEL0BUF[1]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.36    0.75    7.03 ^ BLOCK[0].RAM128.DoMUX.SEL0BUF[1]/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.04                           BLOCK[0].RAM128.DoMUX.SEL0[1] (net)
                  0.36    0.00    7.03 ^ BLOCK[0].RAM128.DoMUX.M[1].MUX[1]/S0 (sky130_fd_sc_hd__mux4_1)
                  1.00    2.28    9.32 v BLOCK[0].RAM128.DoMUX.M[1].MUX[1]/X (sky130_fd_sc_hd__mux4_1)
     2    0.10                           BLOCK[0].RAM128.Do[9] (net)
                  1.00    0.01    9.32 v DoMUX.M[1].MUX[1]/A0 (sky130_fd_sc_hd__mux2_1)
                  0.45    1.49   10.81 v DoMUX.M[1].MUX[1]/X (sky130_fd_sc_hd__mux2_1)
     1    0.03                           Do[9] (net)
                  0.45    0.01   10.82 v Do[9] (out)
                                 10.82   data arrival time

                         12.00   12.00   clock CLK (rise edge)
                          0.00   12.00   clock network delay (propagated)
                          0.00   12.00   clock reconvergence pessimism
                         -2.40    9.60   output external delay
                                  9.60   data required time
-----------------------------------------------------------------------------
                                  9.60   data required time
                                -10.82   data arrival time
-----------------------------------------------------------------------------
                                 -1.22   slack (VIOLATED)


Startpoint: A[5] (input port clocked by CLK)
Endpoint: Do[30] (output port clocked by CLK)
Path Group: CLK
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 ^ input external delay
                  0.34    0.25    5.25 ^ A[5] (in)
     4    0.05                           A[5] (net)
                  0.34    0.00    5.25 ^ BLOCK[0].RAM128.ABUF[5]/A (sky130_fd_sc_hd__clkbuf_2)
                  1.02    1.01    6.26 ^ BLOCK[0].RAM128.ABUF[5]/X (sky130_fd_sc_hd__clkbuf_2)
    16    0.12                           BLOCK[0].RAM128.A_buf[5] (net)
                  1.02    0.01    6.27 ^ BLOCK[0].RAM128.DoMUX.SEL0BUF[3]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.33    0.73    7.01 ^ BLOCK[0].RAM128.DoMUX.SEL0BUF[3]/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.04                           BLOCK[0].RAM128.DoMUX.SEL0[3] (net)
                  0.33    0.00    7.01 ^ BLOCK[0].RAM128.DoMUX.M[3].MUX[6]/S0 (sky130_fd_sc_hd__mux4_1)
                  0.83    2.13    9.14 v BLOCK[0].RAM128.DoMUX.M[3].MUX[6]/X (sky130_fd_sc_hd__mux4_1)
     2    0.08                           BLOCK[0].RAM128.Do[30] (net)
                  0.83    0.01    9.14 v DoMUX.M[3].MUX[6]/A0 (sky130_fd_sc_hd__mux2_1)
                  0.74    1.64   10.78 v DoMUX.M[3].MUX[6]/X (sky130_fd_sc_hd__mux2_1)
     1    0.03                           Do[30] (net)
                  0.74    0.02   10.80 v Do[30] (out)
                                 10.80   data arrival time

                         12.00   12.00   clock CLK (rise edge)
                          0.00   12.00   clock network delay (propagated)
                          0.00   12.00   clock reconvergence pessimism
                         -2.40    9.60   output external delay
                                  9.60   data required time
-----------------------------------------------------------------------------
                                  9.60   data required time
                                -10.80   data arrival time
-----------------------------------------------------------------------------
                                 -1.20   slack (VIOLATED)


Startpoint: A[5] (input port clocked by CLK)
Endpoint: Do[28] (output port clocked by CLK)
Path Group: CLK
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 ^ input external delay
                  0.34    0.25    5.25 ^ A[5] (in)
     4    0.05                           A[5] (net)
                  0.34    0.00    5.25 ^ BLOCK[0].RAM128.ABUF[5]/A (sky130_fd_sc_hd__clkbuf_2)
                  1.02    1.01    6.26 ^ BLOCK[0].RAM128.ABUF[5]/X (sky130_fd_sc_hd__clkbuf_2)
    16    0.12                           BLOCK[0].RAM128.A_buf[5] (net)
                  1.02    0.01    6.27 ^ BLOCK[0].RAM128.DoMUX.SEL0BUF[3]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.33    0.73    7.01 ^ BLOCK[0].RAM128.DoMUX.SEL0BUF[3]/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.04                           BLOCK[0].RAM128.DoMUX.SEL0[3] (net)
                  0.33    0.00    7.01 ^ BLOCK[0].RAM128.DoMUX.M[3].MUX[4]/S0 (sky130_fd_sc_hd__mux4_1)
                  0.87    2.16    9.17 v BLOCK[0].RAM128.DoMUX.M[3].MUX[4]/X (sky130_fd_sc_hd__mux4_1)
     2    0.08                           BLOCK[0].RAM128.Do[28] (net)
                  0.87    0.01    9.17 v DoMUX.M[3].MUX[4]/A0 (sky130_fd_sc_hd__mux2_1)
                  0.65    1.58   10.76 v DoMUX.M[3].MUX[4]/X (sky130_fd_sc_hd__mux2_1)
     1    0.03                           Do[28] (net)
                  0.65    0.02   10.78 v Do[28] (out)
                                 10.78   data arrival time

                         12.00   12.00   clock CLK (rise edge)
                          0.00   12.00   clock network delay (propagated)
                          0.00   12.00   clock reconvergence pessimism
                         -2.40    9.60   output external delay
                                  9.60   data required time
-----------------------------------------------------------------------------
                                  9.60   data required time
                                -10.78   data arrival time
-----------------------------------------------------------------------------
                                 -1.18   slack (VIOLATED)


Startpoint: A[5] (input port clocked by CLK)
Endpoint: Do[13] (output port clocked by CLK)
Path Group: CLK
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 ^ input external delay
                  0.34    0.25    5.25 ^ A[5] (in)
     4    0.05                           A[5] (net)
                  0.34    0.00    5.25 ^ BLOCK[0].RAM128.ABUF[5]/A (sky130_fd_sc_hd__clkbuf_2)
                  1.02    1.01    6.26 ^ BLOCK[0].RAM128.ABUF[5]/X (sky130_fd_sc_hd__clkbuf_2)
    16    0.12                           BLOCK[0].RAM128.A_buf[5] (net)
                  1.02    0.02    6.28 ^ BLOCK[0].RAM128.DoMUX.SEL0BUF[1]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.36    0.75    7.03 ^ BLOCK[0].RAM128.DoMUX.SEL0BUF[1]/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.04                           BLOCK[0].RAM128.DoMUX.SEL0[1] (net)
                  0.36    0.00    7.03 ^ BLOCK[0].RAM128.DoMUX.M[1].MUX[5]/S0 (sky130_fd_sc_hd__mux4_1)
                  0.97    2.26    9.29 v BLOCK[0].RAM128.DoMUX.M[1].MUX[5]/X (sky130_fd_sc_hd__mux4_1)
     2    0.09                           BLOCK[0].RAM128.Do[13] (net)
                  0.97    0.01    9.30 v DoMUX.M[1].MUX[5]/A0 (sky130_fd_sc_hd__mux2_1)
                  0.42    1.45   10.75 v DoMUX.M[1].MUX[5]/X (sky130_fd_sc_hd__mux2_1)
     1    0.03                           Do[13] (net)
                  0.42    0.00   10.75 v Do[13] (out)
                                 10.75   data arrival time

                         12.00   12.00   clock CLK (rise edge)
                          0.00   12.00   clock network delay (propagated)
                          0.00   12.00   clock reconvergence pessimism
                         -2.40    9.60   output external delay
                                  9.60   data required time
-----------------------------------------------------------------------------
                                  9.60   data required time
                                -10.75   data arrival time
-----------------------------------------------------------------------------
                                 -1.15   slack (VIOLATED)



======================= Typical Corner ===================================

Startpoint: A[5] (input port clocked by CLK)
Endpoint: Do[8] (output port clocked by CLK)
Path Group: CLK
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 ^ input external delay
                  0.21    0.16    5.16 ^ A[5] (in)
     4    0.05                           A[5] (net)
                  0.21    0.00    5.16 ^ BLOCK[0].RAM128.ABUF[5]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.65    0.60    5.76 ^ BLOCK[0].RAM128.ABUF[5]/X (sky130_fd_sc_hd__clkbuf_2)
    16    0.12                           BLOCK[0].RAM128.A_buf[5] (net)
                  0.65    0.02    5.77 ^ BLOCK[0].RAM128.DoMUX.SEL0BUF[1]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.24    0.38    6.16 ^ BLOCK[0].RAM128.DoMUX.SEL0BUF[1]/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.04                           BLOCK[0].RAM128.DoMUX.SEL0[1] (net)
                  0.24    0.00    6.16 ^ BLOCK[0].RAM128.DoMUX.M[1].MUX[0]/S0 (sky130_fd_sc_hd__mux4_1)
                  0.56    1.11    7.27 v BLOCK[0].RAM128.DoMUX.M[1].MUX[0]/X (sky130_fd_sc_hd__mux4_1)
     2    0.11                           BLOCK[0].RAM128.Do[8] (net)
                  0.56    0.01    7.28 v DoMUX.M[1].MUX[0]/A0 (sky130_fd_sc_hd__mux2_1)
                  0.28    0.75    8.03 v DoMUX.M[1].MUX[0]/X (sky130_fd_sc_hd__mux2_1)
     1    0.03                           Do[8] (net)
                  0.28    0.01    8.04 v Do[8] (out)
                                  8.04   data arrival time

                         12.00   12.00   clock CLK (rise edge)
                          0.00   12.00   clock network delay (propagated)
                          0.00   12.00   clock reconvergence pessimism
                         -2.40    9.60   output external delay
                                  9.60   data required time
-----------------------------------------------------------------------------
                                  9.60   data required time
                                 -8.04   data arrival time
-----------------------------------------------------------------------------
                                  1.56   slack (MET)


Startpoint: A[5] (input port clocked by CLK)
Endpoint: Do[30] (output port clocked by CLK)
Path Group: CLK
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 ^ input external delay
                  0.21    0.16    5.16 ^ A[5] (in)
     4    0.05                           A[5] (net)
                  0.21    0.00    5.16 ^ BLOCK[0].RAM128.ABUF[5]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.65    0.60    5.76 ^ BLOCK[0].RAM128.ABUF[5]/X (sky130_fd_sc_hd__clkbuf_2)
    16    0.12                           BLOCK[0].RAM128.A_buf[5] (net)
                  0.65    0.01    5.77 ^ BLOCK[0].RAM128.DoMUX.SEL0BUF[3]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.22    0.37    6.14 ^ BLOCK[0].RAM128.DoMUX.SEL0BUF[3]/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.04                           BLOCK[0].RAM128.DoMUX.SEL0[3] (net)
                  0.22    0.00    6.14 ^ BLOCK[0].RAM128.DoMUX.M[3].MUX[6]/S0 (sky130_fd_sc_hd__mux4_1)
                  0.43    0.99    7.14 v BLOCK[0].RAM128.DoMUX.M[3].MUX[6]/X (sky130_fd_sc_hd__mux4_1)
     2    0.08                           BLOCK[0].RAM128.Do[30] (net)
                  0.43    0.01    7.14 v DoMUX.M[3].MUX[6]/A0 (sky130_fd_sc_hd__mux2_1)
                  0.39    0.78    7.92 v DoMUX.M[3].MUX[6]/X (sky130_fd_sc_hd__mux2_1)
     1    0.03                           Do[30] (net)
                  0.39    0.02    7.94 v Do[30] (out)
                                  7.94   data arrival time

                         12.00   12.00   clock CLK (rise edge)
                          0.00   12.00   clock network delay (propagated)
                          0.00   12.00   clock reconvergence pessimism
                         -2.40    9.60   output external delay
                                  9.60   data required time
-----------------------------------------------------------------------------
                                  9.60   data required time
                                 -7.94   data arrival time
-----------------------------------------------------------------------------
                                  1.66   slack (MET)


Startpoint: A[5] (input port clocked by CLK)
Endpoint: Do[9] (output port clocked by CLK)
Path Group: CLK
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 ^ input external delay
                  0.21    0.16    5.16 ^ A[5] (in)
     4    0.05                           A[5] (net)
                  0.21    0.00    5.16 ^ BLOCK[0].RAM128.ABUF[5]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.65    0.60    5.76 ^ BLOCK[0].RAM128.ABUF[5]/X (sky130_fd_sc_hd__clkbuf_2)
    16    0.12                           BLOCK[0].RAM128.A_buf[5] (net)
                  0.65    0.02    5.77 ^ BLOCK[0].RAM128.DoMUX.SEL0BUF[1]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.24    0.38    6.16 ^ BLOCK[0].RAM128.DoMUX.SEL0BUF[1]/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.04                           BLOCK[0].RAM128.DoMUX.SEL0[1] (net)
                  0.24    0.00    6.16 ^ BLOCK[0].RAM128.DoMUX.M[1].MUX[1]/S0 (sky130_fd_sc_hd__mux4_1)
                  0.51    1.07    7.23 v BLOCK[0].RAM128.DoMUX.M[1].MUX[1]/X (sky130_fd_sc_hd__mux4_1)
     2    0.10                           BLOCK[0].RAM128.Do[9] (net)
                  0.51    0.01    7.24 v DoMUX.M[1].MUX[1]/A0 (sky130_fd_sc_hd__mux2_1)
                  0.24    0.70    7.93 v DoMUX.M[1].MUX[1]/X (sky130_fd_sc_hd__mux2_1)
     1    0.03                           Do[9] (net)
                  0.24    0.01    7.94 v Do[9] (out)
                                  7.94   data arrival time

                         12.00   12.00   clock CLK (rise edge)
                          0.00   12.00   clock network delay (propagated)
                          0.00   12.00   clock reconvergence pessimism
                         -2.40    9.60   output external delay
                                  9.60   data required time
-----------------------------------------------------------------------------
                                  9.60   data required time
                                 -7.94   data arrival time
-----------------------------------------------------------------------------
                                  1.66   slack (MET)


Startpoint: A[5] (input port clocked by CLK)
Endpoint: Do[28] (output port clocked by CLK)
Path Group: CLK
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 ^ input external delay
                  0.21    0.16    5.16 ^ A[5] (in)
     4    0.05                           A[5] (net)
                  0.21    0.00    5.16 ^ BLOCK[0].RAM128.ABUF[5]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.65    0.60    5.76 ^ BLOCK[0].RAM128.ABUF[5]/X (sky130_fd_sc_hd__clkbuf_2)
    16    0.12                           BLOCK[0].RAM128.A_buf[5] (net)
                  0.65    0.01    5.77 ^ BLOCK[0].RAM128.DoMUX.SEL0BUF[3]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.22    0.37    6.14 ^ BLOCK[0].RAM128.DoMUX.SEL0BUF[3]/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.04                           BLOCK[0].RAM128.DoMUX.SEL0[3] (net)
                  0.22    0.00    6.14 ^ BLOCK[0].RAM128.DoMUX.M[3].MUX[4]/S0 (sky130_fd_sc_hd__mux4_1)
                  0.44    1.01    7.15 v BLOCK[0].RAM128.DoMUX.M[3].MUX[4]/X (sky130_fd_sc_hd__mux4_1)
     2    0.08                           BLOCK[0].RAM128.Do[28] (net)
                  0.44    0.01    7.16 v DoMUX.M[3].MUX[4]/A0 (sky130_fd_sc_hd__mux2_1)
                  0.34    0.75    7.91 v DoMUX.M[3].MUX[4]/X (sky130_fd_sc_hd__mux2_1)
     1    0.03                           Do[28] (net)
                  0.34    0.02    7.93 v Do[28] (out)
                                  7.93   data arrival time

                         12.00   12.00   clock CLK (rise edge)
                          0.00   12.00   clock network delay (propagated)
                          0.00   12.00   clock reconvergence pessimism
                         -2.40    9.60   output external delay
                                  9.60   data required time
-----------------------------------------------------------------------------
                                  9.60   data required time
                                 -7.93   data arrival time
-----------------------------------------------------------------------------
                                  1.67   slack (MET)


Startpoint: A[5] (input port clocked by CLK)
Endpoint: Do[13] (output port clocked by CLK)
Path Group: CLK
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 ^ input external delay
                  0.21    0.16    5.16 ^ A[5] (in)
     4    0.05                           A[5] (net)
                  0.21    0.00    5.16 ^ BLOCK[0].RAM128.ABUF[5]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.65    0.60    5.76 ^ BLOCK[0].RAM128.ABUF[5]/X (sky130_fd_sc_hd__clkbuf_2)
    16    0.12                           BLOCK[0].RAM128.A_buf[5] (net)
                  0.65    0.02    5.77 ^ BLOCK[0].RAM128.DoMUX.SEL0BUF[1]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.24    0.38    6.16 ^ BLOCK[0].RAM128.DoMUX.SEL0BUF[1]/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.04                           BLOCK[0].RAM128.DoMUX.SEL0[1] (net)
                  0.24    0.00    6.16 ^ BLOCK[0].RAM128.DoMUX.M[1].MUX[5]/S0 (sky130_fd_sc_hd__mux4_1)
                  0.50    1.06    7.22 v BLOCK[0].RAM128.DoMUX.M[1].MUX[5]/X (sky130_fd_sc_hd__mux4_1)
     2    0.09                           BLOCK[0].RAM128.Do[13] (net)
                  0.50    0.01    7.22 v DoMUX.M[1].MUX[5]/A0 (sky130_fd_sc_hd__mux2_1)
                  0.22    0.67    7.90 v DoMUX.M[1].MUX[5]/X (sky130_fd_sc_hd__mux2_1)
     1    0.03                           Do[13] (net)
                  0.22    0.00    7.90 v Do[13] (out)
                                  7.90   data arrival time

                         12.00   12.00   clock CLK (rise edge)
                          0.00   12.00   clock network delay (propagated)
                          0.00   12.00   clock reconvergence pessimism
                         -2.40    9.60   output external delay
                                  9.60   data required time
-----------------------------------------------------------------------------
                                  9.60   data required time
                                 -7.90   data arrival time
-----------------------------------------------------------------------------
                                  1.70   slack (MET)



======================= Fastest Corner ===================================

Startpoint: A[5] (input port clocked by CLK)
Endpoint: Do[8] (output port clocked by CLK)
Path Group: CLK
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 ^ input external delay
                  0.16    0.12    5.12 ^ A[5] (in)
     4    0.05                           A[5] (net)
                  0.16    0.00    5.12 ^ BLOCK[0].RAM128.ABUF[5]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.50    0.43    5.54 ^ BLOCK[0].RAM128.ABUF[5]/X (sky130_fd_sc_hd__clkbuf_2)
    16    0.12                           BLOCK[0].RAM128.A_buf[5] (net)
                  0.50    0.02    5.56 ^ BLOCK[0].RAM128.DoMUX.SEL0BUF[1]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.23    5.78 ^ BLOCK[0].RAM128.DoMUX.SEL0BUF[1]/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.04                           BLOCK[0].RAM128.DoMUX.SEL0[1] (net)
                  0.19    0.00    5.79 ^ BLOCK[0].RAM128.DoMUX.M[1].MUX[0]/S0 (sky130_fd_sc_hd__mux4_1)
                  0.39    0.64    6.43 v BLOCK[0].RAM128.DoMUX.M[1].MUX[0]/X (sky130_fd_sc_hd__mux4_1)
     2    0.11                           BLOCK[0].RAM128.Do[8] (net)
                  0.39    0.01    6.44 v DoMUX.M[1].MUX[0]/A0 (sky130_fd_sc_hd__mux2_1)
                  0.20    0.45    6.89 v DoMUX.M[1].MUX[0]/X (sky130_fd_sc_hd__mux2_1)
     1    0.03                           Do[8] (net)
                  0.20    0.01    6.90 v Do[8] (out)
                                  6.90   data arrival time

                         12.00   12.00   clock CLK (rise edge)
                          0.00   12.00   clock network delay (propagated)
                          0.00   12.00   clock reconvergence pessimism
                         -2.40    9.60   output external delay
                                  9.60   data required time
-----------------------------------------------------------------------------
                                  9.60   data required time
                                 -6.90   data arrival time
-----------------------------------------------------------------------------
                                  2.70   slack (MET)


Startpoint: A[5] (input port clocked by CLK)
Endpoint: Do[30] (output port clocked by CLK)
Path Group: CLK
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 ^ input external delay
                  0.16    0.12    5.12 ^ A[5] (in)
     4    0.05                           A[5] (net)
                  0.16    0.00    5.12 ^ BLOCK[0].RAM128.ABUF[5]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.50    0.43    5.54 ^ BLOCK[0].RAM128.ABUF[5]/X (sky130_fd_sc_hd__clkbuf_2)
    16    0.12                           BLOCK[0].RAM128.A_buf[5] (net)
                  0.50    0.01    5.55 ^ BLOCK[0].RAM128.DoMUX.SEL0BUF[3]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.17    0.22    5.77 ^ BLOCK[0].RAM128.DoMUX.SEL0BUF[3]/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.04                           BLOCK[0].RAM128.DoMUX.SEL0[3] (net)
                  0.17    0.00    5.77 ^ BLOCK[0].RAM128.DoMUX.M[3].MUX[6]/S0 (sky130_fd_sc_hd__mux4_1)
                  0.29    0.57    6.34 v BLOCK[0].RAM128.DoMUX.M[3].MUX[6]/X (sky130_fd_sc_hd__mux4_1)
     2    0.08                           BLOCK[0].RAM128.Do[30] (net)
                  0.29    0.01    6.35 v DoMUX.M[3].MUX[6]/A0 (sky130_fd_sc_hd__mux2_1)
                  0.28    0.48    6.83 v DoMUX.M[3].MUX[6]/X (sky130_fd_sc_hd__mux2_1)
     1    0.03                           Do[30] (net)
                  0.28    0.02    6.85 v Do[30] (out)
                                  6.85   data arrival time

                         12.00   12.00   clock CLK (rise edge)
                          0.00   12.00   clock network delay (propagated)
                          0.00   12.00   clock reconvergence pessimism
                         -2.40    9.60   output external delay
                                  9.60   data required time
-----------------------------------------------------------------------------
                                  9.60   data required time
                                 -6.85   data arrival time
-----------------------------------------------------------------------------
                                  2.75   slack (MET)


Startpoint: A[5] (input port clocked by CLK)
Endpoint: Do[9] (output port clocked by CLK)
Path Group: CLK
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 ^ input external delay
                  0.16    0.12    5.12 ^ A[5] (in)
     4    0.05                           A[5] (net)
                  0.16    0.00    5.12 ^ BLOCK[0].RAM128.ABUF[5]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.50    0.43    5.54 ^ BLOCK[0].RAM128.ABUF[5]/X (sky130_fd_sc_hd__clkbuf_2)
    16    0.12                           BLOCK[0].RAM128.A_buf[5] (net)
                  0.50    0.02    5.56 ^ BLOCK[0].RAM128.DoMUX.SEL0BUF[1]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.19    0.23    5.78 ^ BLOCK[0].RAM128.DoMUX.SEL0BUF[1]/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.04                           BLOCK[0].RAM128.DoMUX.SEL0[1] (net)
                  0.19    0.00    5.79 ^ BLOCK[0].RAM128.DoMUX.M[1].MUX[1]/S0 (sky130_fd_sc_hd__mux4_1)
                  0.35    0.62    6.40 v BLOCK[0].RAM128.DoMUX.M[1].MUX[1]/X (sky130_fd_sc_hd__mux4_1)
     2    0.10                           BLOCK[0].RAM128.Do[9] (net)
                  0.35    0.01    6.41 v DoMUX.M[1].MUX[1]/A0 (sky130_fd_sc_hd__mux2_1)
                  0.17    0.42    6.83 v DoMUX.M[1].MUX[1]/X (sky130_fd_sc_hd__mux2_1)
     1    0.03                           Do[9] (net)
                  0.17    0.01    6.84 v Do[9] (out)
                                  6.84   data arrival time

                         12.00   12.00   clock CLK (rise edge)
                          0.00   12.00   clock network delay (propagated)
                          0.00   12.00   clock reconvergence pessimism
                         -2.40    9.60   output external delay
                                  9.60   data required time
-----------------------------------------------------------------------------
                                  9.60   data required time
                                 -6.84   data arrival time
-----------------------------------------------------------------------------
                                  2.76   slack (MET)


Startpoint: A[5] (input port clocked by CLK)
Endpoint: Do[28] (output port clocked by CLK)
Path Group: CLK
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 ^ input external delay
                  0.16    0.12    5.12 ^ A[5] (in)
     4    0.05                           A[5] (net)
                  0.16    0.00    5.12 ^ BLOCK[0].RAM128.ABUF[5]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.50    0.43    5.54 ^ BLOCK[0].RAM128.ABUF[5]/X (sky130_fd_sc_hd__clkbuf_2)
    16    0.12                           BLOCK[0].RAM128.A_buf[5] (net)
                  0.50    0.01    5.55 ^ BLOCK[0].RAM128.DoMUX.SEL0BUF[3]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.17    0.22    5.77 ^ BLOCK[0].RAM128.DoMUX.SEL0BUF[3]/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.04                           BLOCK[0].RAM128.DoMUX.SEL0[3] (net)
                  0.17    0.00    5.77 ^ BLOCK[0].RAM128.DoMUX.M[3].MUX[4]/S0 (sky130_fd_sc_hd__mux4_1)
                  0.31    0.58    6.35 v BLOCK[0].RAM128.DoMUX.M[3].MUX[4]/X (sky130_fd_sc_hd__mux4_1)
     2    0.08                           BLOCK[0].RAM128.Do[28] (net)
                  0.31    0.01    6.36 v DoMUX.M[3].MUX[4]/A0 (sky130_fd_sc_hd__mux2_1)
                  0.25    0.46    6.82 v DoMUX.M[3].MUX[4]/X (sky130_fd_sc_hd__mux2_1)
     1    0.03                           Do[28] (net)
                  0.25    0.02    6.83 v Do[28] (out)
                                  6.83   data arrival time

                         12.00   12.00   clock CLK (rise edge)
                          0.00   12.00   clock network delay (propagated)
                          0.00   12.00   clock reconvergence pessimism
                         -2.40    9.60   output external delay
                                  9.60   data required time
-----------------------------------------------------------------------------
                                  9.60   data required time
                                 -6.83   data arrival time
-----------------------------------------------------------------------------
                                  2.77   slack (MET)


Startpoint: A[5] (input port clocked by CLK)
Endpoint: Do[29] (output port clocked by CLK)
Path Group: CLK
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 ^ input external delay
                  0.16    0.12    5.12 ^ A[5] (in)
     4    0.05                           A[5] (net)
                  0.16    0.00    5.12 ^ BLOCK[0].RAM128.ABUF[5]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.50    0.43    5.54 ^ BLOCK[0].RAM128.ABUF[5]/X (sky130_fd_sc_hd__clkbuf_2)
    16    0.12                           BLOCK[0].RAM128.A_buf[5] (net)
                  0.50    0.01    5.55 ^ BLOCK[0].RAM128.DoMUX.SEL0BUF[3]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.17    0.22    5.77 ^ BLOCK[0].RAM128.DoMUX.SEL0BUF[3]/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.04                           BLOCK[0].RAM128.DoMUX.SEL0[3] (net)
                  0.17    0.00    5.77 ^ BLOCK[0].RAM128.DoMUX.M[3].MUX[5]/S0 (sky130_fd_sc_hd__mux4_1)
                  0.28    0.54    6.31 v BLOCK[0].RAM128.DoMUX.M[3].MUX[5]/X (sky130_fd_sc_hd__mux4_1)
     2    0.07                           BLOCK[0].RAM128.Do[29] (net)
                  0.28    0.01    6.32 v DoMUX.M[3].MUX[5]/A0 (sky130_fd_sc_hd__mux2_1)
                  0.29    0.47    6.80 v DoMUX.M[3].MUX[5]/X (sky130_fd_sc_hd__mux2_1)
     1    0.03                           Do[29] (net)
                  0.29    0.03    6.82 v Do[29] (out)
                                  6.82   data arrival time

                         12.00   12.00   clock CLK (rise edge)
                          0.00   12.00   clock network delay (propagated)
                          0.00   12.00   clock reconvergence pessimism
                         -2.40    9.60   output external delay
                                  9.60   data required time
-----------------------------------------------------------------------------
                                  9.60   data required time
                                 -6.82   data arrival time
-----------------------------------------------------------------------------
                                  2.78   slack (MET)


