# Specify Global Variables
digel_soc.clockPeriod: &CLK_PERIOD "50ns"
digel_soc.verilogSrc: &VERILOG_SRC
  - "wave_gen.v"
  - "digel_soc.v"
  - "simpleuart.v"
  - "spimemio.v"
  - "picosoc.v"
  - "../picorv32.v"

# Specify clock signals
vlsi.inputs.clocks: [
  {name: "clk", period: *CLK_PERIOD, uncertainty: "0.1ns"}
]

# Synthesis Constraints
synthesis.inputs:
  top_module: "digel_soc"
  input_files: *VERILOG_SRC

# Placement Constraints
vlsi.inputs.placement_constraints:
  - path: "digel_soc"
    type: "toplevel"
    x: 0
    y: 0
    width: 1300
    height: 1300
    margins:
      left: 2
      right: 2
      top: 2
      bottom: 2
    
  - path: "digel_soc/soc/memory"
    type: hardmacro
    x: 25.0
    y: 25.0
    width: 292.37
    height: 358.29
    orientation: r90
    top_layer: met3
    

# Pin placement constraints
vlsi.inputs.pin_mode: generated
vlsi.inputs.pin.generate_mode: semi_auto
vlsi.inputs.pin.assignments: [
  {pins: "*", layers: ["met2", "met4"], side: "bottom"}
]

# Number of routing iterations
vlsi.route.iter: 16

# Do not use FILLER cells which cause li1 Metal Spacing errors
vlsi.inputs.use_fillers: 0

