#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Apr  7 14:03:13 2022
# Process ID: 4792
# Current directory: C:/Users/jones/Desktop/EE316-Lab6/Cora-Z7-07S-Pmod-VGA-2018.2-1/vivado_proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22876 C:\Users\jones\Desktop\EE316-Lab6\Cora-Z7-07S-Pmod-VGA-2018.2-1\vivado_proj\Cora-Z7-07S-Pmod-VGA.xpr
# Log file: C:/Users/jones/Desktop/EE316-Lab6/Cora-Z7-07S-Pmod-VGA-2018.2-1/vivado_proj/vivado.log
# Journal file: C:/Users/jones/Desktop/EE316-Lab6/Cora-Z7-07S-Pmod-VGA-2018.2-1/vivado_proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jones/Desktop/EE316-Lab6/Cora-Z7-07S-Pmod-VGA-2018.2-1/vivado_proj/Cora-Z7-07S-Pmod-VGA.xpr
INFO: [Project 1-313] Project file moved from 'D:/Github/releases/in-work/Cora-Z7/Cora-Z7-07S-Pmod-VGA/proj/temp/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/jones/repo', nor could it be found using path 'D:/Github/releases/in-work/Cora-Z7/Cora-Z7-07S-Pmod-VGA/repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/jones/repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 921.801 ; gain = 193.945
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -srcset clk_wiz_0 -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  clk_wiz_0] -log ip_upgrade.log
Upgrading 'clk_wiz_0'
INFO: [Project 1-386] Moving file 'C:/Users/jones/Desktop/EE316-Lab6/Cora-Z7-07S-Pmod-VGA-2018.2-1/vivado_proj/Cora-Z7-07S-Pmod-VGA.srcs/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0.xci' from fileset 'clk_wiz_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded clk_wiz_0 (Clocking Wizard 6.0) from revision 1 to revision 3
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/jones/Desktop/EE316-Lab6/Cora-Z7-07S-Pmod-VGA-2018.2-1/vivado_proj/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips clk_wiz_0] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
set_property BOARD_PART_REPO_PATHS {C:/Users/jones/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store} [current_project]
WARNING: [Board 49-91] Board repository path 'C:/Users/jones/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store' does not exist, it will not be used to search board files.
set_param board.repoPaths {C:/Users/jones/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store}
set_property BOARD_PART_REPO_PATHS {C:/Users/jones/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store} [current_project]
set_param board.repoPaths {C:/Users/jones/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store}
set_property board_part {} [current_project]
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  clk_wiz_0] -log ip_upgrade.log
Upgrading 'clk_wiz_0'
INFO: [IP_Flow 19-3420] Updated clk_wiz_0 to use current project options
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/jones/Desktop/EE316-Lab6/Cora-Z7-07S-Pmod-VGA-2018.2-1/vivado_proj/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips clk_wiz_0] -no_script -sync -force -quiet
convert_ips [get_files  C:/Users/jones/Desktop/EE316-Lab6/Cora-Z7-07S-Pmod-VGA-2018.2-1/vivado_proj/Cora-Z7-07S-Pmod-VGA.srcs/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [filemgmt 56-106] Converting IP 'clk_wiz_0' into core container format.
INFO: [filemgmt 56-101] Creating core container 'C:/Users/jones/Desktop/EE316-Lab6/Cora-Z7-07S-Pmod-VGA-2018.2-1/vivado_proj/Cora-Z7-07S-Pmod-VGA.srcs/clk_wiz_0/ip/clk_wiz_0.xcix' for IP 'clk_wiz_0'
export_ip_user_files -of_objects  [get_files  C:/Users/jones/Desktop/EE316-Lab6/Cora-Z7-07S-Pmod-VGA-2018.2-1/vivado_proj/Cora-Z7-07S-Pmod-VGA.srcs/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0.xci] -sync -lib_map_path [list {modelsim=C:/Users/jones/Desktop/EE316-Lab6/Cora-Z7-07S-Pmod-VGA-2018.2-1/vivado_proj/Cora-Z7-07S-Pmod-VGA.cache/compile_simlib/modelsim} {questa=C:/Users/jones/Desktop/EE316-Lab6/Cora-Z7-07S-Pmod-VGA-2018.2-1/vivado_proj/Cora-Z7-07S-Pmod-VGA.cache/compile_simlib/questa} {riviera=C:/Users/jones/Desktop/EE316-Lab6/Cora-Z7-07S-Pmod-VGA-2018.2-1/vivado_proj/Cora-Z7-07S-Pmod-VGA.cache/compile_simlib/riviera} {activehdl=C:/Users/jones/Desktop/EE316-Lab6/Cora-Z7-07S-Pmod-VGA-2018.2-1/vivado_proj/Cora-Z7-07S-Pmod-VGA.cache/compile_simlib/activehdl}] -force -quiet
set_property coreContainer.enable 1 [current_project]
generate_target all [get_files  C:/Users/jones/Desktop/EE316-Lab6/Cora-Z7-07S-Pmod-VGA-2018.2-1/vivado_proj/Cora-Z7-07S-Pmod-VGA.srcs/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab6/Cora-Z7-07S-Pmod-VGA-2018.2-1/vivado_proj/Cora-Z7-07S-Pmod-VGA.srcs/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jones/Desktop/EE316-Lab6/Cora-Z7-07S-Pmod-VGA-2018.2-1/vivado_proj/Cora-Z7-07S-Pmod-VGA.srcs/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 8 clk_wiz_0_synth_1
[Thu Apr  7 14:09:20 2022] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/jones/Desktop/EE316-Lab6/Cora-Z7-07S-Pmod-VGA-2018.2-1/vivado_proj/Cora-Z7-07S-Pmod-VGA.runs/clk_wiz_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1056.047 ; gain = 0.000
export_simulation -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab6/Cora-Z7-07S-Pmod-VGA-2018.2-1/vivado_proj/Cora-Z7-07S-Pmod-VGA.srcs/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Users/jones/Desktop/EE316-Lab6/Cora-Z7-07S-Pmod-VGA-2018.2-1/vivado_proj/Cora-Z7-07S-Pmod-VGA.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jones/Desktop/EE316-Lab6/Cora-Z7-07S-Pmod-VGA-2018.2-1/vivado_proj/Cora-Z7-07S-Pmod-VGA.ip_user_files -ipstatic_source_dir C:/Users/jones/Desktop/EE316-Lab6/Cora-Z7-07S-Pmod-VGA-2018.2-1/vivado_proj/Cora-Z7-07S-Pmod-VGA.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jones/Desktop/EE316-Lab6/Cora-Z7-07S-Pmod-VGA-2018.2-1/vivado_proj/Cora-Z7-07S-Pmod-VGA.cache/compile_simlib/modelsim} {questa=C:/Users/jones/Desktop/EE316-Lab6/Cora-Z7-07S-Pmod-VGA-2018.2-1/vivado_proj/Cora-Z7-07S-Pmod-VGA.cache/compile_simlib/questa} {riviera=C:/Users/jones/Desktop/EE316-Lab6/Cora-Z7-07S-Pmod-VGA-2018.2-1/vivado_proj/Cora-Z7-07S-Pmod-VGA.cache/compile_simlib/riviera} {activehdl=C:/Users/jones/Desktop/EE316-Lab6/Cora-Z7-07S-Pmod-VGA-2018.2-1/vivado_proj/Cora-Z7-07S-Pmod-VGA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr  7 14:10:27 2022] Launched synth_1...
Run output will be captured here: C:/Users/jones/Desktop/EE316-Lab6/Cora-Z7-07S-Pmod-VGA-2018.2-1/vivado_proj/Cora-Z7-07S-Pmod-VGA.runs/synth_1/runme.log
[Thu Apr  7 14:10:27 2022] Launched impl_1...
Run output will be captured here: C:/Users/jones/Desktop/EE316-Lab6/Cora-Z7-07S-Pmod-VGA-2018.2-1/vivado_proj/Cora-Z7-07S-Pmod-VGA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1110.199 ; gain = 14.711
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr  7 14:11:07 2022] Launched synth_1...
Run output will be captured here: C:/Users/jones/Desktop/EE316-Lab6/Cora-Z7-07S-Pmod-VGA-2018.2-1/vivado_proj/Cora-Z7-07S-Pmod-VGA.runs/synth_1/runme.log
[Thu Apr  7 14:11:07 2022] Launched impl_1...
Run output will be captured here: C:/Users/jones/Desktop/EE316-Lab6/Cora-Z7-07S-Pmod-VGA-2018.2-1/vivado_proj/Cora-Z7-07S-Pmod-VGA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1110.375 ; gain = 0.000
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210370AFD299A
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2314.324 ; gain = 1128.270
set_property PROGRAM.FILE {C:/Users/jones/Desktop/EE316-Lab6/Cora-Z7-07S-Pmod-VGA-2018.2-1/vivado_proj/Cora-Z7-07S-Pmod-VGA.runs/impl_1/top.bit} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1435] Device xc7z007s (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/jones/Desktop/EE316-Lab6/Cora-Z7-07S-Pmod-VGA-2018.2-1/vivado_proj/Cora-Z7-07S-Pmod-VGA.runs/impl_1/top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr  7 14:22:22 2022...
