<BaliSimProject version="1.3" path="StatinioTrigerioTestas" stage="0" language="-1" name="ssssss" simType="Active-HDL">
    <Source worklib="work" path="impl1/StatinisTrigeris.vhd" type="VHDL" include="none"/>
    <Source worklib="work" path="impl1/DviejuPakopuTrigeris.vhd" type="VHDL" include="none"/>
    <SimLib value="pmi_work ovi_xp2"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VHDL" name="STATINISTRIGERIS"/>
</BaliSimProject>
