
Mag_normal_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009e90  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002ad0  0800a040  0800a040  0001a040  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800cb10  0800cb10  0001cb10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800cb18  0800cb18  0001cb18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800cb1c  0800cb1c  0001cb1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000090  20000000  0800cb20  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020090  2**0
                  CONTENTS
  8 .bss          00000e90  20000090  20000090  00020090  2**3
                  ALLOC
  9 ._user_heap_stack 00000600  20000f20  20000f20  00020090  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001abf9  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00003e77  00000000  00000000  0003acb9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001490  00000000  00000000  0003eb30  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001298  00000000  00000000  0003ffc0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  00027eb2  00000000  00000000  00041258  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   000111c4  00000000  00000000  0006910a  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000e14d0  00000000  00000000  0007a2ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0015b79e  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00005c80  00000000  00000000  0015b81c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000090 	.word	0x20000090
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800a028 	.word	0x0800a028

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000094 	.word	0x20000094
 80001ec:	0800a028 	.word	0x0800a028

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f092 0f00 	teq	r2, #0
 800058a:	bf14      	ite	ne
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	4770      	bxeq	lr
 8000592:	b530      	push	{r4, r5, lr}
 8000594:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000598:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800059c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a0:	e720      	b.n	80003e4 <__adddf3+0x138>
 80005a2:	bf00      	nop

080005a4 <__aeabi_ul2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	e00a      	b.n	80005ca <__aeabi_l2d+0x16>

080005b4 <__aeabi_l2d>:
 80005b4:	ea50 0201 	orrs.w	r2, r0, r1
 80005b8:	bf08      	it	eq
 80005ba:	4770      	bxeq	lr
 80005bc:	b530      	push	{r4, r5, lr}
 80005be:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005c2:	d502      	bpl.n	80005ca <__aeabi_l2d+0x16>
 80005c4:	4240      	negs	r0, r0
 80005c6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ca:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ce:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005d2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005d6:	f43f aedc 	beq.w	8000392 <__adddf3+0xe6>
 80005da:	f04f 0203 	mov.w	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005f2:	f1c2 0320 	rsb	r3, r2, #32
 80005f6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005fa:	fa20 f002 	lsr.w	r0, r0, r2
 80005fe:	fa01 fe03 	lsl.w	lr, r1, r3
 8000602:	ea40 000e 	orr.w	r0, r0, lr
 8000606:	fa21 f102 	lsr.w	r1, r1, r2
 800060a:	4414      	add	r4, r2
 800060c:	e6c1      	b.n	8000392 <__adddf3+0xe6>
 800060e:	bf00      	nop

08000610 <__aeabi_dmul>:
 8000610:	b570      	push	{r4, r5, r6, lr}
 8000612:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000616:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800061a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800061e:	bf1d      	ittte	ne
 8000620:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000624:	ea94 0f0c 	teqne	r4, ip
 8000628:	ea95 0f0c 	teqne	r5, ip
 800062c:	f000 f8de 	bleq	80007ec <__aeabi_dmul+0x1dc>
 8000630:	442c      	add	r4, r5
 8000632:	ea81 0603 	eor.w	r6, r1, r3
 8000636:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800063a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800063e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000642:	bf18      	it	ne
 8000644:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000648:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800064c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000650:	d038      	beq.n	80006c4 <__aeabi_dmul+0xb4>
 8000652:	fba0 ce02 	umull	ip, lr, r0, r2
 8000656:	f04f 0500 	mov.w	r5, #0
 800065a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800065e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000662:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000666:	f04f 0600 	mov.w	r6, #0
 800066a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800066e:	f09c 0f00 	teq	ip, #0
 8000672:	bf18      	it	ne
 8000674:	f04e 0e01 	orrne.w	lr, lr, #1
 8000678:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800067c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000680:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000684:	d204      	bcs.n	8000690 <__aeabi_dmul+0x80>
 8000686:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800068a:	416d      	adcs	r5, r5
 800068c:	eb46 0606 	adc.w	r6, r6, r6
 8000690:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000694:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000698:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800069c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006a4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a8:	bf88      	it	hi
 80006aa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ae:	d81e      	bhi.n	80006ee <__aeabi_dmul+0xde>
 80006b0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006b4:	bf08      	it	eq
 80006b6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ba:	f150 0000 	adcs.w	r0, r0, #0
 80006be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c8:	ea46 0101 	orr.w	r1, r6, r1
 80006cc:	ea40 0002 	orr.w	r0, r0, r2
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d8:	bfc2      	ittt	gt
 80006da:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006de:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006e2:	bd70      	popgt	{r4, r5, r6, pc}
 80006e4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e8:	f04f 0e00 	mov.w	lr, #0
 80006ec:	3c01      	subs	r4, #1
 80006ee:	f300 80ab 	bgt.w	8000848 <__aeabi_dmul+0x238>
 80006f2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006f6:	bfde      	ittt	le
 80006f8:	2000      	movle	r0, #0
 80006fa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006fe:	bd70      	pople	{r4, r5, r6, pc}
 8000700:	f1c4 0400 	rsb	r4, r4, #0
 8000704:	3c20      	subs	r4, #32
 8000706:	da35      	bge.n	8000774 <__aeabi_dmul+0x164>
 8000708:	340c      	adds	r4, #12
 800070a:	dc1b      	bgt.n	8000744 <__aeabi_dmul+0x134>
 800070c:	f104 0414 	add.w	r4, r4, #20
 8000710:	f1c4 0520 	rsb	r5, r4, #32
 8000714:	fa00 f305 	lsl.w	r3, r0, r5
 8000718:	fa20 f004 	lsr.w	r0, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea40 0002 	orr.w	r0, r0, r2
 8000724:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000728:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800072c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000730:	fa21 f604 	lsr.w	r6, r1, r4
 8000734:	eb42 0106 	adc.w	r1, r2, r6
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f1c4 040c 	rsb	r4, r4, #12
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f304 	lsl.w	r3, r0, r4
 8000750:	fa20 f005 	lsr.w	r0, r0, r5
 8000754:	fa01 f204 	lsl.w	r2, r1, r4
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000760:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000764:	f141 0100 	adc.w	r1, r1, #0
 8000768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800076c:	bf08      	it	eq
 800076e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f1c4 0520 	rsb	r5, r4, #32
 8000778:	fa00 f205 	lsl.w	r2, r0, r5
 800077c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000780:	fa20 f304 	lsr.w	r3, r0, r4
 8000784:	fa01 f205 	lsl.w	r2, r1, r5
 8000788:	ea43 0302 	orr.w	r3, r3, r2
 800078c:	fa21 f004 	lsr.w	r0, r1, r4
 8000790:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000794:	fa21 f204 	lsr.w	r2, r1, r4
 8000798:	ea20 0002 	bic.w	r0, r0, r2
 800079c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f094 0f00 	teq	r4, #0
 80007b0:	d10f      	bne.n	80007d2 <__aeabi_dmul+0x1c2>
 80007b2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007b6:	0040      	lsls	r0, r0, #1
 80007b8:	eb41 0101 	adc.w	r1, r1, r1
 80007bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3c01      	subeq	r4, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1a6>
 80007c6:	ea41 0106 	orr.w	r1, r1, r6
 80007ca:	f095 0f00 	teq	r5, #0
 80007ce:	bf18      	it	ne
 80007d0:	4770      	bxne	lr
 80007d2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007d6:	0052      	lsls	r2, r2, #1
 80007d8:	eb43 0303 	adc.w	r3, r3, r3
 80007dc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e0:	bf08      	it	eq
 80007e2:	3d01      	subeq	r5, #1
 80007e4:	d0f7      	beq.n	80007d6 <__aeabi_dmul+0x1c6>
 80007e6:	ea43 0306 	orr.w	r3, r3, r6
 80007ea:	4770      	bx	lr
 80007ec:	ea94 0f0c 	teq	r4, ip
 80007f0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007f4:	bf18      	it	ne
 80007f6:	ea95 0f0c 	teqne	r5, ip
 80007fa:	d00c      	beq.n	8000816 <__aeabi_dmul+0x206>
 80007fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000800:	bf18      	it	ne
 8000802:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000806:	d1d1      	bne.n	80007ac <__aeabi_dmul+0x19c>
 8000808:	ea81 0103 	eor.w	r1, r1, r3
 800080c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000810:	f04f 0000 	mov.w	r0, #0
 8000814:	bd70      	pop	{r4, r5, r6, pc}
 8000816:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800081a:	bf06      	itte	eq
 800081c:	4610      	moveq	r0, r2
 800081e:	4619      	moveq	r1, r3
 8000820:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000824:	d019      	beq.n	800085a <__aeabi_dmul+0x24a>
 8000826:	ea94 0f0c 	teq	r4, ip
 800082a:	d102      	bne.n	8000832 <__aeabi_dmul+0x222>
 800082c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000830:	d113      	bne.n	800085a <__aeabi_dmul+0x24a>
 8000832:	ea95 0f0c 	teq	r5, ip
 8000836:	d105      	bne.n	8000844 <__aeabi_dmul+0x234>
 8000838:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800083c:	bf1c      	itt	ne
 800083e:	4610      	movne	r0, r2
 8000840:	4619      	movne	r1, r3
 8000842:	d10a      	bne.n	800085a <__aeabi_dmul+0x24a>
 8000844:	ea81 0103 	eor.w	r1, r1, r3
 8000848:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800084c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000850:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000854:	f04f 0000 	mov.w	r0, #0
 8000858:	bd70      	pop	{r4, r5, r6, pc}
 800085a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800085e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000862:	bd70      	pop	{r4, r5, r6, pc}

08000864 <__aeabi_ddiv>:
 8000864:	b570      	push	{r4, r5, r6, lr}
 8000866:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800086a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800086e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000872:	bf1d      	ittte	ne
 8000874:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000878:	ea94 0f0c 	teqne	r4, ip
 800087c:	ea95 0f0c 	teqne	r5, ip
 8000880:	f000 f8a7 	bleq	80009d2 <__aeabi_ddiv+0x16e>
 8000884:	eba4 0405 	sub.w	r4, r4, r5
 8000888:	ea81 0e03 	eor.w	lr, r1, r3
 800088c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000890:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000894:	f000 8088 	beq.w	80009a8 <__aeabi_ddiv+0x144>
 8000898:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800089c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008a4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008ac:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008b4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008bc:	429d      	cmp	r5, r3
 80008be:	bf08      	it	eq
 80008c0:	4296      	cmpeq	r6, r2
 80008c2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008c6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ca:	d202      	bcs.n	80008d2 <__aeabi_ddiv+0x6e>
 80008cc:	085b      	lsrs	r3, r3, #1
 80008ce:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d2:	1ab6      	subs	r6, r6, r2
 80008d4:	eb65 0503 	sbc.w	r5, r5, r3
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008e2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000940:	ea55 0e06 	orrs.w	lr, r5, r6
 8000944:	d018      	beq.n	8000978 <__aeabi_ddiv+0x114>
 8000946:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800094a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800094e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000952:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000956:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800095a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800095e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000962:	d1c0      	bne.n	80008e6 <__aeabi_ddiv+0x82>
 8000964:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000968:	d10b      	bne.n	8000982 <__aeabi_ddiv+0x11e>
 800096a:	ea41 0100 	orr.w	r1, r1, r0
 800096e:	f04f 0000 	mov.w	r0, #0
 8000972:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000976:	e7b6      	b.n	80008e6 <__aeabi_ddiv+0x82>
 8000978:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800097c:	bf04      	itt	eq
 800097e:	4301      	orreq	r1, r0
 8000980:	2000      	moveq	r0, #0
 8000982:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000986:	bf88      	it	hi
 8000988:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800098c:	f63f aeaf 	bhi.w	80006ee <__aeabi_dmul+0xde>
 8000990:	ebb5 0c03 	subs.w	ip, r5, r3
 8000994:	bf04      	itt	eq
 8000996:	ebb6 0c02 	subseq.w	ip, r6, r2
 800099a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800099e:	f150 0000 	adcs.w	r0, r0, #0
 80009a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	pop	{r4, r5, r6, pc}
 80009a8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009ac:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009b4:	bfc2      	ittt	gt
 80009b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009be:	bd70      	popgt	{r4, r5, r6, pc}
 80009c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009c4:	f04f 0e00 	mov.w	lr, #0
 80009c8:	3c01      	subs	r4, #1
 80009ca:	e690      	b.n	80006ee <__aeabi_dmul+0xde>
 80009cc:	ea45 0e06 	orr.w	lr, r5, r6
 80009d0:	e68d      	b.n	80006ee <__aeabi_dmul+0xde>
 80009d2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009d6:	ea94 0f0c 	teq	r4, ip
 80009da:	bf08      	it	eq
 80009dc:	ea95 0f0c 	teqeq	r5, ip
 80009e0:	f43f af3b 	beq.w	800085a <__aeabi_dmul+0x24a>
 80009e4:	ea94 0f0c 	teq	r4, ip
 80009e8:	d10a      	bne.n	8000a00 <__aeabi_ddiv+0x19c>
 80009ea:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ee:	f47f af34 	bne.w	800085a <__aeabi_dmul+0x24a>
 80009f2:	ea95 0f0c 	teq	r5, ip
 80009f6:	f47f af25 	bne.w	8000844 <__aeabi_dmul+0x234>
 80009fa:	4610      	mov	r0, r2
 80009fc:	4619      	mov	r1, r3
 80009fe:	e72c      	b.n	800085a <__aeabi_dmul+0x24a>
 8000a00:	ea95 0f0c 	teq	r5, ip
 8000a04:	d106      	bne.n	8000a14 <__aeabi_ddiv+0x1b0>
 8000a06:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a0a:	f43f aefd 	beq.w	8000808 <__aeabi_dmul+0x1f8>
 8000a0e:	4610      	mov	r0, r2
 8000a10:	4619      	mov	r1, r3
 8000a12:	e722      	b.n	800085a <__aeabi_dmul+0x24a>
 8000a14:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a18:	bf18      	it	ne
 8000a1a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a1e:	f47f aec5 	bne.w	80007ac <__aeabi_dmul+0x19c>
 8000a22:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a26:	f47f af0d 	bne.w	8000844 <__aeabi_dmul+0x234>
 8000a2a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a2e:	f47f aeeb 	bne.w	8000808 <__aeabi_dmul+0x1f8>
 8000a32:	e712      	b.n	800085a <__aeabi_dmul+0x24a>

08000a34 <__aeabi_d2uiz>:
 8000a34:	004a      	lsls	r2, r1, #1
 8000a36:	d211      	bcs.n	8000a5c <__aeabi_d2uiz+0x28>
 8000a38:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a3c:	d211      	bcs.n	8000a62 <__aeabi_d2uiz+0x2e>
 8000a3e:	d50d      	bpl.n	8000a5c <__aeabi_d2uiz+0x28>
 8000a40:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a44:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a48:	d40e      	bmi.n	8000a68 <__aeabi_d2uiz+0x34>
 8000a4a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a4e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a52:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a56:	fa23 f002 	lsr.w	r0, r3, r2
 8000a5a:	4770      	bx	lr
 8000a5c:	f04f 0000 	mov.w	r0, #0
 8000a60:	4770      	bx	lr
 8000a62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a66:	d102      	bne.n	8000a6e <__aeabi_d2uiz+0x3a>
 8000a68:	f04f 30ff 	mov.w	r0, #4294967295
 8000a6c:	4770      	bx	lr
 8000a6e:	f04f 0000 	mov.w	r0, #0
 8000a72:	4770      	bx	lr

08000a74 <__aeabi_uldivmod>:
 8000a74:	b953      	cbnz	r3, 8000a8c <__aeabi_uldivmod+0x18>
 8000a76:	b94a      	cbnz	r2, 8000a8c <__aeabi_uldivmod+0x18>
 8000a78:	2900      	cmp	r1, #0
 8000a7a:	bf08      	it	eq
 8000a7c:	2800      	cmpeq	r0, #0
 8000a7e:	bf1c      	itt	ne
 8000a80:	f04f 31ff 	movne.w	r1, #4294967295
 8000a84:	f04f 30ff 	movne.w	r0, #4294967295
 8000a88:	f000 b97a 	b.w	8000d80 <__aeabi_idiv0>
 8000a8c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a90:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a94:	f000 f806 	bl	8000aa4 <__udivmoddi4>
 8000a98:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aa0:	b004      	add	sp, #16
 8000aa2:	4770      	bx	lr

08000aa4 <__udivmoddi4>:
 8000aa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000aa8:	468c      	mov	ip, r1
 8000aaa:	460d      	mov	r5, r1
 8000aac:	4604      	mov	r4, r0
 8000aae:	9e08      	ldr	r6, [sp, #32]
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d151      	bne.n	8000b58 <__udivmoddi4+0xb4>
 8000ab4:	428a      	cmp	r2, r1
 8000ab6:	4617      	mov	r7, r2
 8000ab8:	d96d      	bls.n	8000b96 <__udivmoddi4+0xf2>
 8000aba:	fab2 fe82 	clz	lr, r2
 8000abe:	f1be 0f00 	cmp.w	lr, #0
 8000ac2:	d00b      	beq.n	8000adc <__udivmoddi4+0x38>
 8000ac4:	f1ce 0c20 	rsb	ip, lr, #32
 8000ac8:	fa01 f50e 	lsl.w	r5, r1, lr
 8000acc:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000ad0:	fa02 f70e 	lsl.w	r7, r2, lr
 8000ad4:	ea4c 0c05 	orr.w	ip, ip, r5
 8000ad8:	fa00 f40e 	lsl.w	r4, r0, lr
 8000adc:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000ae0:	0c25      	lsrs	r5, r4, #16
 8000ae2:	fbbc f8fa 	udiv	r8, ip, sl
 8000ae6:	fa1f f987 	uxth.w	r9, r7
 8000aea:	fb0a cc18 	mls	ip, sl, r8, ip
 8000aee:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000af2:	fb08 f309 	mul.w	r3, r8, r9
 8000af6:	42ab      	cmp	r3, r5
 8000af8:	d90a      	bls.n	8000b10 <__udivmoddi4+0x6c>
 8000afa:	19ed      	adds	r5, r5, r7
 8000afc:	f108 32ff 	add.w	r2, r8, #4294967295
 8000b00:	f080 8123 	bcs.w	8000d4a <__udivmoddi4+0x2a6>
 8000b04:	42ab      	cmp	r3, r5
 8000b06:	f240 8120 	bls.w	8000d4a <__udivmoddi4+0x2a6>
 8000b0a:	f1a8 0802 	sub.w	r8, r8, #2
 8000b0e:	443d      	add	r5, r7
 8000b10:	1aed      	subs	r5, r5, r3
 8000b12:	b2a4      	uxth	r4, r4
 8000b14:	fbb5 f0fa 	udiv	r0, r5, sl
 8000b18:	fb0a 5510 	mls	r5, sl, r0, r5
 8000b1c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000b20:	fb00 f909 	mul.w	r9, r0, r9
 8000b24:	45a1      	cmp	r9, r4
 8000b26:	d909      	bls.n	8000b3c <__udivmoddi4+0x98>
 8000b28:	19e4      	adds	r4, r4, r7
 8000b2a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b2e:	f080 810a 	bcs.w	8000d46 <__udivmoddi4+0x2a2>
 8000b32:	45a1      	cmp	r9, r4
 8000b34:	f240 8107 	bls.w	8000d46 <__udivmoddi4+0x2a2>
 8000b38:	3802      	subs	r0, #2
 8000b3a:	443c      	add	r4, r7
 8000b3c:	eba4 0409 	sub.w	r4, r4, r9
 8000b40:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000b44:	2100      	movs	r1, #0
 8000b46:	2e00      	cmp	r6, #0
 8000b48:	d061      	beq.n	8000c0e <__udivmoddi4+0x16a>
 8000b4a:	fa24 f40e 	lsr.w	r4, r4, lr
 8000b4e:	2300      	movs	r3, #0
 8000b50:	6034      	str	r4, [r6, #0]
 8000b52:	6073      	str	r3, [r6, #4]
 8000b54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b58:	428b      	cmp	r3, r1
 8000b5a:	d907      	bls.n	8000b6c <__udivmoddi4+0xc8>
 8000b5c:	2e00      	cmp	r6, #0
 8000b5e:	d054      	beq.n	8000c0a <__udivmoddi4+0x166>
 8000b60:	2100      	movs	r1, #0
 8000b62:	e886 0021 	stmia.w	r6, {r0, r5}
 8000b66:	4608      	mov	r0, r1
 8000b68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b6c:	fab3 f183 	clz	r1, r3
 8000b70:	2900      	cmp	r1, #0
 8000b72:	f040 808e 	bne.w	8000c92 <__udivmoddi4+0x1ee>
 8000b76:	42ab      	cmp	r3, r5
 8000b78:	d302      	bcc.n	8000b80 <__udivmoddi4+0xdc>
 8000b7a:	4282      	cmp	r2, r0
 8000b7c:	f200 80fa 	bhi.w	8000d74 <__udivmoddi4+0x2d0>
 8000b80:	1a84      	subs	r4, r0, r2
 8000b82:	eb65 0503 	sbc.w	r5, r5, r3
 8000b86:	2001      	movs	r0, #1
 8000b88:	46ac      	mov	ip, r5
 8000b8a:	2e00      	cmp	r6, #0
 8000b8c:	d03f      	beq.n	8000c0e <__udivmoddi4+0x16a>
 8000b8e:	e886 1010 	stmia.w	r6, {r4, ip}
 8000b92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b96:	b912      	cbnz	r2, 8000b9e <__udivmoddi4+0xfa>
 8000b98:	2701      	movs	r7, #1
 8000b9a:	fbb7 f7f2 	udiv	r7, r7, r2
 8000b9e:	fab7 fe87 	clz	lr, r7
 8000ba2:	f1be 0f00 	cmp.w	lr, #0
 8000ba6:	d134      	bne.n	8000c12 <__udivmoddi4+0x16e>
 8000ba8:	1beb      	subs	r3, r5, r7
 8000baa:	0c3a      	lsrs	r2, r7, #16
 8000bac:	fa1f fc87 	uxth.w	ip, r7
 8000bb0:	2101      	movs	r1, #1
 8000bb2:	fbb3 f8f2 	udiv	r8, r3, r2
 8000bb6:	0c25      	lsrs	r5, r4, #16
 8000bb8:	fb02 3318 	mls	r3, r2, r8, r3
 8000bbc:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000bc0:	fb0c f308 	mul.w	r3, ip, r8
 8000bc4:	42ab      	cmp	r3, r5
 8000bc6:	d907      	bls.n	8000bd8 <__udivmoddi4+0x134>
 8000bc8:	19ed      	adds	r5, r5, r7
 8000bca:	f108 30ff 	add.w	r0, r8, #4294967295
 8000bce:	d202      	bcs.n	8000bd6 <__udivmoddi4+0x132>
 8000bd0:	42ab      	cmp	r3, r5
 8000bd2:	f200 80d1 	bhi.w	8000d78 <__udivmoddi4+0x2d4>
 8000bd6:	4680      	mov	r8, r0
 8000bd8:	1aed      	subs	r5, r5, r3
 8000bda:	b2a3      	uxth	r3, r4
 8000bdc:	fbb5 f0f2 	udiv	r0, r5, r2
 8000be0:	fb02 5510 	mls	r5, r2, r0, r5
 8000be4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000be8:	fb0c fc00 	mul.w	ip, ip, r0
 8000bec:	45a4      	cmp	ip, r4
 8000bee:	d907      	bls.n	8000c00 <__udivmoddi4+0x15c>
 8000bf0:	19e4      	adds	r4, r4, r7
 8000bf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bf6:	d202      	bcs.n	8000bfe <__udivmoddi4+0x15a>
 8000bf8:	45a4      	cmp	ip, r4
 8000bfa:	f200 80b8 	bhi.w	8000d6e <__udivmoddi4+0x2ca>
 8000bfe:	4618      	mov	r0, r3
 8000c00:	eba4 040c 	sub.w	r4, r4, ip
 8000c04:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c08:	e79d      	b.n	8000b46 <__udivmoddi4+0xa2>
 8000c0a:	4631      	mov	r1, r6
 8000c0c:	4630      	mov	r0, r6
 8000c0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c12:	f1ce 0420 	rsb	r4, lr, #32
 8000c16:	fa05 f30e 	lsl.w	r3, r5, lr
 8000c1a:	fa07 f70e 	lsl.w	r7, r7, lr
 8000c1e:	fa20 f804 	lsr.w	r8, r0, r4
 8000c22:	0c3a      	lsrs	r2, r7, #16
 8000c24:	fa25 f404 	lsr.w	r4, r5, r4
 8000c28:	ea48 0803 	orr.w	r8, r8, r3
 8000c2c:	fbb4 f1f2 	udiv	r1, r4, r2
 8000c30:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000c34:	fb02 4411 	mls	r4, r2, r1, r4
 8000c38:	fa1f fc87 	uxth.w	ip, r7
 8000c3c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000c40:	fb01 f30c 	mul.w	r3, r1, ip
 8000c44:	42ab      	cmp	r3, r5
 8000c46:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c4a:	d909      	bls.n	8000c60 <__udivmoddi4+0x1bc>
 8000c4c:	19ed      	adds	r5, r5, r7
 8000c4e:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c52:	f080 808a 	bcs.w	8000d6a <__udivmoddi4+0x2c6>
 8000c56:	42ab      	cmp	r3, r5
 8000c58:	f240 8087 	bls.w	8000d6a <__udivmoddi4+0x2c6>
 8000c5c:	3902      	subs	r1, #2
 8000c5e:	443d      	add	r5, r7
 8000c60:	1aeb      	subs	r3, r5, r3
 8000c62:	fa1f f588 	uxth.w	r5, r8
 8000c66:	fbb3 f0f2 	udiv	r0, r3, r2
 8000c6a:	fb02 3310 	mls	r3, r2, r0, r3
 8000c6e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000c72:	fb00 f30c 	mul.w	r3, r0, ip
 8000c76:	42ab      	cmp	r3, r5
 8000c78:	d907      	bls.n	8000c8a <__udivmoddi4+0x1e6>
 8000c7a:	19ed      	adds	r5, r5, r7
 8000c7c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000c80:	d26f      	bcs.n	8000d62 <__udivmoddi4+0x2be>
 8000c82:	42ab      	cmp	r3, r5
 8000c84:	d96d      	bls.n	8000d62 <__udivmoddi4+0x2be>
 8000c86:	3802      	subs	r0, #2
 8000c88:	443d      	add	r5, r7
 8000c8a:	1aeb      	subs	r3, r5, r3
 8000c8c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c90:	e78f      	b.n	8000bb2 <__udivmoddi4+0x10e>
 8000c92:	f1c1 0720 	rsb	r7, r1, #32
 8000c96:	fa22 f807 	lsr.w	r8, r2, r7
 8000c9a:	408b      	lsls	r3, r1
 8000c9c:	fa05 f401 	lsl.w	r4, r5, r1
 8000ca0:	ea48 0303 	orr.w	r3, r8, r3
 8000ca4:	fa20 fe07 	lsr.w	lr, r0, r7
 8000ca8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000cac:	40fd      	lsrs	r5, r7
 8000cae:	ea4e 0e04 	orr.w	lr, lr, r4
 8000cb2:	fbb5 f9fc 	udiv	r9, r5, ip
 8000cb6:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000cba:	fb0c 5519 	mls	r5, ip, r9, r5
 8000cbe:	fa1f f883 	uxth.w	r8, r3
 8000cc2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000cc6:	fb09 f408 	mul.w	r4, r9, r8
 8000cca:	42ac      	cmp	r4, r5
 8000ccc:	fa02 f201 	lsl.w	r2, r2, r1
 8000cd0:	fa00 fa01 	lsl.w	sl, r0, r1
 8000cd4:	d908      	bls.n	8000ce8 <__udivmoddi4+0x244>
 8000cd6:	18ed      	adds	r5, r5, r3
 8000cd8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cdc:	d243      	bcs.n	8000d66 <__udivmoddi4+0x2c2>
 8000cde:	42ac      	cmp	r4, r5
 8000ce0:	d941      	bls.n	8000d66 <__udivmoddi4+0x2c2>
 8000ce2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ce6:	441d      	add	r5, r3
 8000ce8:	1b2d      	subs	r5, r5, r4
 8000cea:	fa1f fe8e 	uxth.w	lr, lr
 8000cee:	fbb5 f0fc 	udiv	r0, r5, ip
 8000cf2:	fb0c 5510 	mls	r5, ip, r0, r5
 8000cf6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000cfa:	fb00 f808 	mul.w	r8, r0, r8
 8000cfe:	45a0      	cmp	r8, r4
 8000d00:	d907      	bls.n	8000d12 <__udivmoddi4+0x26e>
 8000d02:	18e4      	adds	r4, r4, r3
 8000d04:	f100 35ff 	add.w	r5, r0, #4294967295
 8000d08:	d229      	bcs.n	8000d5e <__udivmoddi4+0x2ba>
 8000d0a:	45a0      	cmp	r8, r4
 8000d0c:	d927      	bls.n	8000d5e <__udivmoddi4+0x2ba>
 8000d0e:	3802      	subs	r0, #2
 8000d10:	441c      	add	r4, r3
 8000d12:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d16:	eba4 0408 	sub.w	r4, r4, r8
 8000d1a:	fba0 8902 	umull	r8, r9, r0, r2
 8000d1e:	454c      	cmp	r4, r9
 8000d20:	46c6      	mov	lr, r8
 8000d22:	464d      	mov	r5, r9
 8000d24:	d315      	bcc.n	8000d52 <__udivmoddi4+0x2ae>
 8000d26:	d012      	beq.n	8000d4e <__udivmoddi4+0x2aa>
 8000d28:	b156      	cbz	r6, 8000d40 <__udivmoddi4+0x29c>
 8000d2a:	ebba 030e 	subs.w	r3, sl, lr
 8000d2e:	eb64 0405 	sbc.w	r4, r4, r5
 8000d32:	fa04 f707 	lsl.w	r7, r4, r7
 8000d36:	40cb      	lsrs	r3, r1
 8000d38:	431f      	orrs	r7, r3
 8000d3a:	40cc      	lsrs	r4, r1
 8000d3c:	6037      	str	r7, [r6, #0]
 8000d3e:	6074      	str	r4, [r6, #4]
 8000d40:	2100      	movs	r1, #0
 8000d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d46:	4618      	mov	r0, r3
 8000d48:	e6f8      	b.n	8000b3c <__udivmoddi4+0x98>
 8000d4a:	4690      	mov	r8, r2
 8000d4c:	e6e0      	b.n	8000b10 <__udivmoddi4+0x6c>
 8000d4e:	45c2      	cmp	sl, r8
 8000d50:	d2ea      	bcs.n	8000d28 <__udivmoddi4+0x284>
 8000d52:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d56:	eb69 0503 	sbc.w	r5, r9, r3
 8000d5a:	3801      	subs	r0, #1
 8000d5c:	e7e4      	b.n	8000d28 <__udivmoddi4+0x284>
 8000d5e:	4628      	mov	r0, r5
 8000d60:	e7d7      	b.n	8000d12 <__udivmoddi4+0x26e>
 8000d62:	4640      	mov	r0, r8
 8000d64:	e791      	b.n	8000c8a <__udivmoddi4+0x1e6>
 8000d66:	4681      	mov	r9, r0
 8000d68:	e7be      	b.n	8000ce8 <__udivmoddi4+0x244>
 8000d6a:	4601      	mov	r1, r0
 8000d6c:	e778      	b.n	8000c60 <__udivmoddi4+0x1bc>
 8000d6e:	3802      	subs	r0, #2
 8000d70:	443c      	add	r4, r7
 8000d72:	e745      	b.n	8000c00 <__udivmoddi4+0x15c>
 8000d74:	4608      	mov	r0, r1
 8000d76:	e708      	b.n	8000b8a <__udivmoddi4+0xe6>
 8000d78:	f1a8 0802 	sub.w	r8, r8, #2
 8000d7c:	443d      	add	r5, r7
 8000d7e:	e72b      	b.n	8000bd8 <__udivmoddi4+0x134>

08000d80 <__aeabi_idiv0>:
 8000d80:	4770      	bx	lr
 8000d82:	bf00      	nop

08000d84 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d88:	4a0e      	ldr	r2, [pc, #56]	; (8000dc4 <HAL_Init+0x40>)
 8000d8a:	4b0e      	ldr	r3, [pc, #56]	; (8000dc4 <HAL_Init+0x40>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d92:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d94:	4a0b      	ldr	r2, [pc, #44]	; (8000dc4 <HAL_Init+0x40>)
 8000d96:	4b0b      	ldr	r3, [pc, #44]	; (8000dc4 <HAL_Init+0x40>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d9e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000da0:	4a08      	ldr	r2, [pc, #32]	; (8000dc4 <HAL_Init+0x40>)
 8000da2:	4b08      	ldr	r3, [pc, #32]	; (8000dc4 <HAL_Init+0x40>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000daa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dac:	2003      	movs	r0, #3
 8000dae:	f000 fd51 	bl	8001854 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000db2:	2000      	movs	r0, #0
 8000db4:	f000 f808 	bl	8000dc8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000db8:	f007 fb32 	bl	8008420 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000dbc:	2300      	movs	r3, #0
}
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	40023c00 	.word	0x40023c00

08000dc8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b082      	sub	sp, #8
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000dd0:	4b12      	ldr	r3, [pc, #72]	; (8000e1c <HAL_InitTick+0x54>)
 8000dd2:	681a      	ldr	r2, [r3, #0]
 8000dd4:	4b12      	ldr	r3, [pc, #72]	; (8000e20 <HAL_InitTick+0x58>)
 8000dd6:	781b      	ldrb	r3, [r3, #0]
 8000dd8:	4619      	mov	r1, r3
 8000dda:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dde:	fbb3 f3f1 	udiv	r3, r3, r1
 8000de2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000de6:	4618      	mov	r0, r3
 8000de8:	f000 fd69 	bl	80018be <HAL_SYSTICK_Config>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d001      	beq.n	8000df6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000df2:	2301      	movs	r3, #1
 8000df4:	e00e      	b.n	8000e14 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	2b0f      	cmp	r3, #15
 8000dfa:	d80a      	bhi.n	8000e12 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	6879      	ldr	r1, [r7, #4]
 8000e00:	f04f 30ff 	mov.w	r0, #4294967295
 8000e04:	f000 fd31 	bl	800186a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e08:	4a06      	ldr	r2, [pc, #24]	; (8000e24 <HAL_InitTick+0x5c>)
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	e000      	b.n	8000e14 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e12:	2301      	movs	r3, #1
}
 8000e14:	4618      	mov	r0, r3
 8000e16:	3708      	adds	r7, #8
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	20000028 	.word	0x20000028
 8000e20:	20000004 	.word	0x20000004
 8000e24:	20000000 	.word	0x20000000

08000e28 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e2c:	4b06      	ldr	r3, [pc, #24]	; (8000e48 <HAL_IncTick+0x20>)
 8000e2e:	781b      	ldrb	r3, [r3, #0]
 8000e30:	461a      	mov	r2, r3
 8000e32:	4b06      	ldr	r3, [pc, #24]	; (8000e4c <HAL_IncTick+0x24>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	4413      	add	r3, r2
 8000e38:	4a04      	ldr	r2, [pc, #16]	; (8000e4c <HAL_IncTick+0x24>)
 8000e3a:	6013      	str	r3, [r2, #0]
}
 8000e3c:	bf00      	nop
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e44:	4770      	bx	lr
 8000e46:	bf00      	nop
 8000e48:	20000004 	.word	0x20000004
 8000e4c:	200004c8 	.word	0x200004c8

08000e50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
  return uwTick;
 8000e54:	4b03      	ldr	r3, [pc, #12]	; (8000e64 <HAL_GetTick+0x14>)
 8000e56:	681b      	ldr	r3, [r3, #0]
}
 8000e58:	4618      	mov	r0, r3
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e60:	4770      	bx	lr
 8000e62:	bf00      	nop
 8000e64:	200004c8 	.word	0x200004c8

08000e68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b084      	sub	sp, #16
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e70:	f7ff ffee 	bl	8000e50 <HAL_GetTick>
 8000e74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e80:	d005      	beq.n	8000e8e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e82:	4b09      	ldr	r3, [pc, #36]	; (8000ea8 <HAL_Delay+0x40>)
 8000e84:	781b      	ldrb	r3, [r3, #0]
 8000e86:	461a      	mov	r2, r3
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	4413      	add	r3, r2
 8000e8c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e8e:	bf00      	nop
 8000e90:	f7ff ffde 	bl	8000e50 <HAL_GetTick>
 8000e94:	4602      	mov	r2, r0
 8000e96:	68bb      	ldr	r3, [r7, #8]
 8000e98:	1ad2      	subs	r2, r2, r3
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	429a      	cmp	r2, r3
 8000e9e:	d3f7      	bcc.n	8000e90 <HAL_Delay+0x28>
  {
  }
}
 8000ea0:	bf00      	nop
 8000ea2:	3710      	adds	r7, #16
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	20000004 	.word	0x20000004

08000eac <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b084      	sub	sp, #16
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d101      	bne.n	8000ec2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	e033      	b.n	8000f2a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d109      	bne.n	8000ede <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000eca:	6878      	ldr	r0, [r7, #4]
 8000ecc:	f006 f850 	bl	8006f70 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	2200      	movs	r2, #0
 8000eda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ee2:	f003 0310 	and.w	r3, r3, #16
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d118      	bne.n	8000f1c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eee:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000ef2:	f023 0302 	bic.w	r3, r3, #2
 8000ef6:	f043 0202 	orr.w	r2, r3, #2
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8000efe:	6878      	ldr	r0, [r7, #4]
 8000f00:	f000 fa5c 	bl	80013bc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	2200      	movs	r2, #0
 8000f08:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f0e:	f023 0303 	bic.w	r3, r3, #3
 8000f12:	f043 0201 	orr.w	r2, r3, #1
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	641a      	str	r2, [r3, #64]	; 0x40
 8000f1a:	e001      	b.n	8000f20 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000f1c:	2301      	movs	r3, #1
 8000f1e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	2200      	movs	r2, #0
 8000f24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8000f28:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	3710      	adds	r7, #16
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
	...

08000f34 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b086      	sub	sp, #24
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	60f8      	str	r0, [r7, #12]
 8000f3c:	60b9      	str	r1, [r7, #8]
 8000f3e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8000f40:	2300      	movs	r3, #0
 8000f42:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000f4a:	2b01      	cmp	r3, #1
 8000f4c:	d101      	bne.n	8000f52 <HAL_ADC_Start_DMA+0x1e>
 8000f4e:	2302      	movs	r3, #2
 8000f50:	e0cc      	b.n	80010ec <HAL_ADC_Start_DMA+0x1b8>
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	2201      	movs	r2, #1
 8000f56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	689b      	ldr	r3, [r3, #8]
 8000f60:	f003 0301 	and.w	r3, r3, #1
 8000f64:	2b01      	cmp	r3, #1
 8000f66:	d018      	beq.n	8000f9a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	68fa      	ldr	r2, [r7, #12]
 8000f6e:	6812      	ldr	r2, [r2, #0]
 8000f70:	6892      	ldr	r2, [r2, #8]
 8000f72:	f042 0201 	orr.w	r2, r2, #1
 8000f76:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000f78:	4b5e      	ldr	r3, [pc, #376]	; (80010f4 <HAL_ADC_Start_DMA+0x1c0>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4a5e      	ldr	r2, [pc, #376]	; (80010f8 <HAL_ADC_Start_DMA+0x1c4>)
 8000f7e:	fba2 2303 	umull	r2, r3, r2, r3
 8000f82:	0c9a      	lsrs	r2, r3, #18
 8000f84:	4613      	mov	r3, r2
 8000f86:	005b      	lsls	r3, r3, #1
 8000f88:	4413      	add	r3, r2
 8000f8a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8000f8c:	e002      	b.n	8000f94 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8000f8e:	693b      	ldr	r3, [r7, #16]
 8000f90:	3b01      	subs	r3, #1
 8000f92:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8000f94:	693b      	ldr	r3, [r7, #16]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d1f9      	bne.n	8000f8e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	689b      	ldr	r3, [r3, #8]
 8000fa0:	f003 0301 	and.w	r3, r3, #1
 8000fa4:	2b01      	cmp	r3, #1
 8000fa6:	f040 80a0 	bne.w	80010ea <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fae:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000fb2:	f023 0301 	bic.w	r3, r3, #1
 8000fb6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	685b      	ldr	r3, [r3, #4]
 8000fc4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d007      	beq.n	8000fdc <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fd0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000fd4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fe0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000fe4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000fe8:	d106      	bne.n	8000ff8 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fee:	f023 0206 	bic.w	r2, r3, #6
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	645a      	str	r2, [r3, #68]	; 0x44
 8000ff6:	e002      	b.n	8000ffe <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	2200      	movs	r2, #0
 8001002:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001006:	4b3d      	ldr	r3, [pc, #244]	; (80010fc <HAL_ADC_Start_DMA+0x1c8>)
 8001008:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800100e:	4a3c      	ldr	r2, [pc, #240]	; (8001100 <HAL_ADC_Start_DMA+0x1cc>)
 8001010:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001016:	4a3b      	ldr	r2, [pc, #236]	; (8001104 <HAL_ADC_Start_DMA+0x1d0>)
 8001018:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800101e:	4a3a      	ldr	r2, [pc, #232]	; (8001108 <HAL_ADC_Start_DMA+0x1d4>)
 8001020:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800102a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	68fa      	ldr	r2, [r7, #12]
 8001032:	6812      	ldr	r2, [r2, #0]
 8001034:	6852      	ldr	r2, [r2, #4]
 8001036:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800103a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	68fa      	ldr	r2, [r7, #12]
 8001042:	6812      	ldr	r2, [r2, #0]
 8001044:	6892      	ldr	r2, [r2, #8]
 8001046:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800104a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	334c      	adds	r3, #76	; 0x4c
 8001056:	4619      	mov	r1, r3
 8001058:	68ba      	ldr	r2, [r7, #8]
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	f000 fcea 	bl	8001a34 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001060:	697b      	ldr	r3, [r7, #20]
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	f003 031f 	and.w	r3, r3, #31
 8001068:	2b00      	cmp	r3, #0
 800106a:	d12a      	bne.n	80010c2 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a26      	ldr	r2, [pc, #152]	; (800110c <HAL_ADC_Start_DMA+0x1d8>)
 8001072:	4293      	cmp	r3, r2
 8001074:	d015      	beq.n	80010a2 <HAL_ADC_Start_DMA+0x16e>
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	4a25      	ldr	r2, [pc, #148]	; (8001110 <HAL_ADC_Start_DMA+0x1dc>)
 800107c:	4293      	cmp	r3, r2
 800107e:	d105      	bne.n	800108c <HAL_ADC_Start_DMA+0x158>
 8001080:	4b1e      	ldr	r3, [pc, #120]	; (80010fc <HAL_ADC_Start_DMA+0x1c8>)
 8001082:	685b      	ldr	r3, [r3, #4]
 8001084:	f003 031f 	and.w	r3, r3, #31
 8001088:	2b00      	cmp	r3, #0
 800108a:	d00a      	beq.n	80010a2 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4a20      	ldr	r2, [pc, #128]	; (8001114 <HAL_ADC_Start_DMA+0x1e0>)
 8001092:	4293      	cmp	r3, r2
 8001094:	d129      	bne.n	80010ea <HAL_ADC_Start_DMA+0x1b6>
 8001096:	4b19      	ldr	r3, [pc, #100]	; (80010fc <HAL_ADC_Start_DMA+0x1c8>)
 8001098:	685b      	ldr	r3, [r3, #4]
 800109a:	f003 031f 	and.w	r3, r3, #31
 800109e:	2b0f      	cmp	r3, #15
 80010a0:	d823      	bhi.n	80010ea <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	689b      	ldr	r3, [r3, #8]
 80010a8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d11c      	bne.n	80010ea <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	68fa      	ldr	r2, [r7, #12]
 80010b6:	6812      	ldr	r2, [r2, #0]
 80010b8:	6892      	ldr	r2, [r2, #8]
 80010ba:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80010be:	609a      	str	r2, [r3, #8]
 80010c0:	e013      	b.n	80010ea <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	4a11      	ldr	r2, [pc, #68]	; (800110c <HAL_ADC_Start_DMA+0x1d8>)
 80010c8:	4293      	cmp	r3, r2
 80010ca:	d10e      	bne.n	80010ea <HAL_ADC_Start_DMA+0x1b6>
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	689b      	ldr	r3, [r3, #8]
 80010d2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d107      	bne.n	80010ea <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	68fa      	ldr	r2, [r7, #12]
 80010e0:	6812      	ldr	r2, [r2, #0]
 80010e2:	6892      	ldr	r2, [r2, #8]
 80010e4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80010e8:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80010ea:	2300      	movs	r3, #0
}
 80010ec:	4618      	mov	r0, r3
 80010ee:	3718      	adds	r7, #24
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	20000028 	.word	0x20000028
 80010f8:	431bde83 	.word	0x431bde83
 80010fc:	40012300 	.word	0x40012300
 8001100:	080015b5 	.word	0x080015b5
 8001104:	0800166f 	.word	0x0800166f
 8001108:	0800168b 	.word	0x0800168b
 800110c:	40012000 	.word	0x40012000
 8001110:	40012100 	.word	0x40012100
 8001114:	40012200 	.word	0x40012200

08001118 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001118:	b480      	push	{r7}
 800111a:	b083      	sub	sp, #12
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8001120:	bf00      	nop
 8001122:	370c      	adds	r7, #12
 8001124:	46bd      	mov	sp, r7
 8001126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112a:	4770      	bx	lr

0800112c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800112c:	b480      	push	{r7}
 800112e:	b083      	sub	sp, #12
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001134:	bf00      	nop
 8001136:	370c      	adds	r7, #12
 8001138:	46bd      	mov	sp, r7
 800113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113e:	4770      	bx	lr

08001140 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001140:	b480      	push	{r7}
 8001142:	b083      	sub	sp, #12
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001148:	bf00      	nop
 800114a:	370c      	adds	r7, #12
 800114c:	46bd      	mov	sp, r7
 800114e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001152:	4770      	bx	lr

08001154 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001154:	b490      	push	{r4, r7}
 8001156:	b084      	sub	sp, #16
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800115e:	2300      	movs	r3, #0
 8001160:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001168:	2b01      	cmp	r3, #1
 800116a:	d101      	bne.n	8001170 <HAL_ADC_ConfigChannel+0x1c>
 800116c:	2302      	movs	r3, #2
 800116e:	e115      	b.n	800139c <HAL_ADC_ConfigChannel+0x248>
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	2201      	movs	r2, #1
 8001174:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	2b09      	cmp	r3, #9
 800117e:	d926      	bls.n	80011ce <HAL_ADC_ConfigChannel+0x7a>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681a      	ldr	r2, [r3, #0]
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	68d9      	ldr	r1, [r3, #12]
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	b29b      	uxth	r3, r3
 8001190:	4618      	mov	r0, r3
 8001192:	4603      	mov	r3, r0
 8001194:	005b      	lsls	r3, r3, #1
 8001196:	4403      	add	r3, r0
 8001198:	3b1e      	subs	r3, #30
 800119a:	2007      	movs	r0, #7
 800119c:	fa00 f303 	lsl.w	r3, r0, r3
 80011a0:	43db      	mvns	r3, r3
 80011a2:	400b      	ands	r3, r1
 80011a4:	60d3      	str	r3, [r2, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681a      	ldr	r2, [r3, #0]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	68d9      	ldr	r1, [r3, #12]
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	6898      	ldr	r0, [r3, #8]
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	b29b      	uxth	r3, r3
 80011ba:	461c      	mov	r4, r3
 80011bc:	4623      	mov	r3, r4
 80011be:	005b      	lsls	r3, r3, #1
 80011c0:	4423      	add	r3, r4
 80011c2:	3b1e      	subs	r3, #30
 80011c4:	fa00 f303 	lsl.w	r3, r0, r3
 80011c8:	430b      	orrs	r3, r1
 80011ca:	60d3      	str	r3, [r2, #12]
 80011cc:	e023      	b.n	8001216 <HAL_ADC_ConfigChannel+0xc2>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681a      	ldr	r2, [r3, #0]
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	6919      	ldr	r1, [r3, #16]
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	b29b      	uxth	r3, r3
 80011de:	4618      	mov	r0, r3
 80011e0:	4603      	mov	r3, r0
 80011e2:	005b      	lsls	r3, r3, #1
 80011e4:	4403      	add	r3, r0
 80011e6:	2007      	movs	r0, #7
 80011e8:	fa00 f303 	lsl.w	r3, r0, r3
 80011ec:	43db      	mvns	r3, r3
 80011ee:	400b      	ands	r3, r1
 80011f0:	6113      	str	r3, [r2, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681a      	ldr	r2, [r3, #0]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	6919      	ldr	r1, [r3, #16]
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	6898      	ldr	r0, [r3, #8]
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	b29b      	uxth	r3, r3
 8001206:	461c      	mov	r4, r3
 8001208:	4623      	mov	r3, r4
 800120a:	005b      	lsls	r3, r3, #1
 800120c:	4423      	add	r3, r4
 800120e:	fa00 f303 	lsl.w	r3, r0, r3
 8001212:	430b      	orrs	r3, r1
 8001214:	6113      	str	r3, [r2, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	2b06      	cmp	r3, #6
 800121c:	d824      	bhi.n	8001268 <HAL_ADC_ConfigChannel+0x114>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	6819      	ldr	r1, [r3, #0]
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	685a      	ldr	r2, [r3, #4]
 800122c:	4613      	mov	r3, r2
 800122e:	009b      	lsls	r3, r3, #2
 8001230:	4413      	add	r3, r2
 8001232:	3b05      	subs	r3, #5
 8001234:	221f      	movs	r2, #31
 8001236:	fa02 f303 	lsl.w	r3, r2, r3
 800123a:	43db      	mvns	r3, r3
 800123c:	4003      	ands	r3, r0
 800123e:	634b      	str	r3, [r1, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	6819      	ldr	r1, [r3, #0]
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	b29b      	uxth	r3, r3
 8001250:	461c      	mov	r4, r3
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	685a      	ldr	r2, [r3, #4]
 8001256:	4613      	mov	r3, r2
 8001258:	009b      	lsls	r3, r3, #2
 800125a:	4413      	add	r3, r2
 800125c:	3b05      	subs	r3, #5
 800125e:	fa04 f303 	lsl.w	r3, r4, r3
 8001262:	4303      	orrs	r3, r0
 8001264:	634b      	str	r3, [r1, #52]	; 0x34
 8001266:	e04c      	b.n	8001302 <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	2b0c      	cmp	r3, #12
 800126e:	d824      	bhi.n	80012ba <HAL_ADC_ConfigChannel+0x166>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	6819      	ldr	r1, [r3, #0]
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	685a      	ldr	r2, [r3, #4]
 800127e:	4613      	mov	r3, r2
 8001280:	009b      	lsls	r3, r3, #2
 8001282:	4413      	add	r3, r2
 8001284:	3b23      	subs	r3, #35	; 0x23
 8001286:	221f      	movs	r2, #31
 8001288:	fa02 f303 	lsl.w	r3, r2, r3
 800128c:	43db      	mvns	r3, r3
 800128e:	4003      	ands	r3, r0
 8001290:	630b      	str	r3, [r1, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	6819      	ldr	r1, [r3, #0]
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	b29b      	uxth	r3, r3
 80012a2:	461c      	mov	r4, r3
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	685a      	ldr	r2, [r3, #4]
 80012a8:	4613      	mov	r3, r2
 80012aa:	009b      	lsls	r3, r3, #2
 80012ac:	4413      	add	r3, r2
 80012ae:	3b23      	subs	r3, #35	; 0x23
 80012b0:	fa04 f303 	lsl.w	r3, r4, r3
 80012b4:	4303      	orrs	r3, r0
 80012b6:	630b      	str	r3, [r1, #48]	; 0x30
 80012b8:	e023      	b.n	8001302 <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	6819      	ldr	r1, [r3, #0]
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	685a      	ldr	r2, [r3, #4]
 80012c8:	4613      	mov	r3, r2
 80012ca:	009b      	lsls	r3, r3, #2
 80012cc:	4413      	add	r3, r2
 80012ce:	3b41      	subs	r3, #65	; 0x41
 80012d0:	221f      	movs	r2, #31
 80012d2:	fa02 f303 	lsl.w	r3, r2, r3
 80012d6:	43db      	mvns	r3, r3
 80012d8:	4003      	ands	r3, r0
 80012da:	62cb      	str	r3, [r1, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	6819      	ldr	r1, [r3, #0]
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	b29b      	uxth	r3, r3
 80012ec:	461c      	mov	r4, r3
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	685a      	ldr	r2, [r3, #4]
 80012f2:	4613      	mov	r3, r2
 80012f4:	009b      	lsls	r3, r3, #2
 80012f6:	4413      	add	r3, r2
 80012f8:	3b41      	subs	r3, #65	; 0x41
 80012fa:	fa04 f303 	lsl.w	r3, r4, r3
 80012fe:	4303      	orrs	r3, r0
 8001300:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001302:	4b29      	ldr	r3, [pc, #164]	; (80013a8 <HAL_ADC_ConfigChannel+0x254>)
 8001304:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	4a28      	ldr	r2, [pc, #160]	; (80013ac <HAL_ADC_ConfigChannel+0x258>)
 800130c:	4293      	cmp	r3, r2
 800130e:	d10f      	bne.n	8001330 <HAL_ADC_ConfigChannel+0x1dc>
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	2b12      	cmp	r3, #18
 8001316:	d10b      	bne.n	8001330 <HAL_ADC_ConfigChannel+0x1dc>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	4a1d      	ldr	r2, [pc, #116]	; (80013ac <HAL_ADC_ConfigChannel+0x258>)
 8001336:	4293      	cmp	r3, r2
 8001338:	d12b      	bne.n	8001392 <HAL_ADC_ConfigChannel+0x23e>
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4a1c      	ldr	r2, [pc, #112]	; (80013b0 <HAL_ADC_ConfigChannel+0x25c>)
 8001340:	4293      	cmp	r3, r2
 8001342:	d003      	beq.n	800134c <HAL_ADC_ConfigChannel+0x1f8>
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	2b11      	cmp	r3, #17
 800134a:	d122      	bne.n	8001392 <HAL_ADC_ConfigChannel+0x23e>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	4a11      	ldr	r2, [pc, #68]	; (80013b0 <HAL_ADC_ConfigChannel+0x25c>)
 800136a:	4293      	cmp	r3, r2
 800136c:	d111      	bne.n	8001392 <HAL_ADC_ConfigChannel+0x23e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800136e:	4b11      	ldr	r3, [pc, #68]	; (80013b4 <HAL_ADC_ConfigChannel+0x260>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	4a11      	ldr	r2, [pc, #68]	; (80013b8 <HAL_ADC_ConfigChannel+0x264>)
 8001374:	fba2 2303 	umull	r2, r3, r2, r3
 8001378:	0c9a      	lsrs	r2, r3, #18
 800137a:	4613      	mov	r3, r2
 800137c:	009b      	lsls	r3, r3, #2
 800137e:	4413      	add	r3, r2
 8001380:	005b      	lsls	r3, r3, #1
 8001382:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001384:	e002      	b.n	800138c <HAL_ADC_ConfigChannel+0x238>
      {
        counter--;
 8001386:	68bb      	ldr	r3, [r7, #8]
 8001388:	3b01      	subs	r3, #1
 800138a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800138c:	68bb      	ldr	r3, [r7, #8]
 800138e:	2b00      	cmp	r3, #0
 8001390:	d1f9      	bne.n	8001386 <HAL_ADC_ConfigChannel+0x232>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	2200      	movs	r2, #0
 8001396:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800139a:	2300      	movs	r3, #0
}
 800139c:	4618      	mov	r0, r3
 800139e:	3710      	adds	r7, #16
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bc90      	pop	{r4, r7}
 80013a4:	4770      	bx	lr
 80013a6:	bf00      	nop
 80013a8:	40012300 	.word	0x40012300
 80013ac:	40012000 	.word	0x40012000
 80013b0:	10000012 	.word	0x10000012
 80013b4:	20000028 	.word	0x20000028
 80013b8:	431bde83 	.word	0x431bde83

080013bc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80013bc:	b480      	push	{r7}
 80013be:	b085      	sub	sp, #20
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80013c4:	4b79      	ldr	r3, [pc, #484]	; (80015ac <ADC_Init+0x1f0>)
 80013c6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	685a      	ldr	r2, [r3, #4]
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	685b      	ldr	r3, [r3, #4]
 80013dc:	431a      	orrs	r2, r3
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	687a      	ldr	r2, [r7, #4]
 80013e8:	6812      	ldr	r2, [r2, #0]
 80013ea:	6852      	ldr	r2, [r2, #4]
 80013ec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80013f0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	687a      	ldr	r2, [r7, #4]
 80013f8:	6812      	ldr	r2, [r2, #0]
 80013fa:	6851      	ldr	r1, [r2, #4]
 80013fc:	687a      	ldr	r2, [r7, #4]
 80013fe:	6912      	ldr	r2, [r2, #16]
 8001400:	0212      	lsls	r2, r2, #8
 8001402:	430a      	orrs	r2, r1
 8001404:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	687a      	ldr	r2, [r7, #4]
 800140c:	6812      	ldr	r2, [r2, #0]
 800140e:	6852      	ldr	r2, [r2, #4]
 8001410:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001414:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	687a      	ldr	r2, [r7, #4]
 800141c:	6812      	ldr	r2, [r2, #0]
 800141e:	6851      	ldr	r1, [r2, #4]
 8001420:	687a      	ldr	r2, [r7, #4]
 8001422:	6892      	ldr	r2, [r2, #8]
 8001424:	430a      	orrs	r2, r1
 8001426:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	687a      	ldr	r2, [r7, #4]
 800142e:	6812      	ldr	r2, [r2, #0]
 8001430:	6892      	ldr	r2, [r2, #8]
 8001432:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001436:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	687a      	ldr	r2, [r7, #4]
 800143e:	6812      	ldr	r2, [r2, #0]
 8001440:	6891      	ldr	r1, [r2, #8]
 8001442:	687a      	ldr	r2, [r7, #4]
 8001444:	68d2      	ldr	r2, [r2, #12]
 8001446:	430a      	orrs	r2, r1
 8001448:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800144e:	4a58      	ldr	r2, [pc, #352]	; (80015b0 <ADC_Init+0x1f4>)
 8001450:	4293      	cmp	r3, r2
 8001452:	d022      	beq.n	800149a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	687a      	ldr	r2, [r7, #4]
 800145a:	6812      	ldr	r2, [r2, #0]
 800145c:	6892      	ldr	r2, [r2, #8]
 800145e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001462:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	687a      	ldr	r2, [r7, #4]
 800146a:	6812      	ldr	r2, [r2, #0]
 800146c:	6891      	ldr	r1, [r2, #8]
 800146e:	687a      	ldr	r2, [r7, #4]
 8001470:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001472:	430a      	orrs	r2, r1
 8001474:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	687a      	ldr	r2, [r7, #4]
 800147c:	6812      	ldr	r2, [r2, #0]
 800147e:	6892      	ldr	r2, [r2, #8]
 8001480:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001484:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	687a      	ldr	r2, [r7, #4]
 800148c:	6812      	ldr	r2, [r2, #0]
 800148e:	6891      	ldr	r1, [r2, #8]
 8001490:	687a      	ldr	r2, [r7, #4]
 8001492:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001494:	430a      	orrs	r2, r1
 8001496:	609a      	str	r2, [r3, #8]
 8001498:	e00f      	b.n	80014ba <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	687a      	ldr	r2, [r7, #4]
 80014a0:	6812      	ldr	r2, [r2, #0]
 80014a2:	6892      	ldr	r2, [r2, #8]
 80014a4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80014a8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	687a      	ldr	r2, [r7, #4]
 80014b0:	6812      	ldr	r2, [r2, #0]
 80014b2:	6892      	ldr	r2, [r2, #8]
 80014b4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80014b8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	687a      	ldr	r2, [r7, #4]
 80014c0:	6812      	ldr	r2, [r2, #0]
 80014c2:	6892      	ldr	r2, [r2, #8]
 80014c4:	f022 0202 	bic.w	r2, r2, #2
 80014c8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	687a      	ldr	r2, [r7, #4]
 80014d0:	6812      	ldr	r2, [r2, #0]
 80014d2:	6891      	ldr	r1, [r2, #8]
 80014d4:	687a      	ldr	r2, [r7, #4]
 80014d6:	7e12      	ldrb	r2, [r2, #24]
 80014d8:	0052      	lsls	r2, r2, #1
 80014da:	430a      	orrs	r2, r1
 80014dc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d01b      	beq.n	8001520 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	687a      	ldr	r2, [r7, #4]
 80014ee:	6812      	ldr	r2, [r2, #0]
 80014f0:	6852      	ldr	r2, [r2, #4]
 80014f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80014f6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	687a      	ldr	r2, [r7, #4]
 80014fe:	6812      	ldr	r2, [r2, #0]
 8001500:	6852      	ldr	r2, [r2, #4]
 8001502:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001506:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	687a      	ldr	r2, [r7, #4]
 800150e:	6812      	ldr	r2, [r2, #0]
 8001510:	6851      	ldr	r1, [r2, #4]
 8001512:	687a      	ldr	r2, [r7, #4]
 8001514:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001516:	3a01      	subs	r2, #1
 8001518:	0352      	lsls	r2, r2, #13
 800151a:	430a      	orrs	r2, r1
 800151c:	605a      	str	r2, [r3, #4]
 800151e:	e007      	b.n	8001530 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	687a      	ldr	r2, [r7, #4]
 8001526:	6812      	ldr	r2, [r2, #0]
 8001528:	6852      	ldr	r2, [r2, #4]
 800152a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800152e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	687a      	ldr	r2, [r7, #4]
 8001536:	6812      	ldr	r2, [r2, #0]
 8001538:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800153a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800153e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	687a      	ldr	r2, [r7, #4]
 8001546:	6812      	ldr	r2, [r2, #0]
 8001548:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800154a:	687a      	ldr	r2, [r7, #4]
 800154c:	69d2      	ldr	r2, [r2, #28]
 800154e:	3a01      	subs	r2, #1
 8001550:	0512      	lsls	r2, r2, #20
 8001552:	430a      	orrs	r2, r1
 8001554:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	687a      	ldr	r2, [r7, #4]
 800155c:	6812      	ldr	r2, [r2, #0]
 800155e:	6892      	ldr	r2, [r2, #8]
 8001560:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001564:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	687a      	ldr	r2, [r7, #4]
 800156c:	6812      	ldr	r2, [r2, #0]
 800156e:	6891      	ldr	r1, [r2, #8]
 8001570:	687a      	ldr	r2, [r7, #4]
 8001572:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 8001576:	0252      	lsls	r2, r2, #9
 8001578:	430a      	orrs	r2, r1
 800157a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	687a      	ldr	r2, [r7, #4]
 8001582:	6812      	ldr	r2, [r2, #0]
 8001584:	6892      	ldr	r2, [r2, #8]
 8001586:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800158a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	687a      	ldr	r2, [r7, #4]
 8001592:	6812      	ldr	r2, [r2, #0]
 8001594:	6891      	ldr	r1, [r2, #8]
 8001596:	687a      	ldr	r2, [r7, #4]
 8001598:	6952      	ldr	r2, [r2, #20]
 800159a:	0292      	lsls	r2, r2, #10
 800159c:	430a      	orrs	r2, r1
 800159e:	609a      	str	r2, [r3, #8]
}
 80015a0:	bf00      	nop
 80015a2:	3714      	adds	r7, #20
 80015a4:	46bd      	mov	sp, r7
 80015a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015aa:	4770      	bx	lr
 80015ac:	40012300 	.word	0x40012300
 80015b0:	0f000001 	.word	0x0f000001

080015b4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b084      	sub	sp, #16
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015c0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015c6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d13c      	bne.n	8001648 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015d2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	689b      	ldr	r3, [r3, #8]
 80015e0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d12b      	bne.n	8001640 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d127      	bne.n	8001640 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015f6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d006      	beq.n	800160c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	689b      	ldr	r3, [r3, #8]
 8001604:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001608:	2b00      	cmp	r3, #0
 800160a:	d119      	bne.n	8001640 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	68fa      	ldr	r2, [r7, #12]
 8001612:	6812      	ldr	r2, [r2, #0]
 8001614:	6852      	ldr	r2, [r2, #4]
 8001616:	f022 0220 	bic.w	r2, r2, #32
 800161a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001620:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800162c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001630:	2b00      	cmp	r3, #0
 8001632:	d105      	bne.n	8001640 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001638:	f043 0201 	orr.w	r2, r3, #1
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001640:	68f8      	ldr	r0, [r7, #12]
 8001642:	f7ff fd69 	bl	8001118 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001646:	e00e      	b.n	8001666 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800164c:	f003 0310 	and.w	r3, r3, #16
 8001650:	2b00      	cmp	r3, #0
 8001652:	d003      	beq.n	800165c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001654:	68f8      	ldr	r0, [r7, #12]
 8001656:	f7ff fd73 	bl	8001140 <HAL_ADC_ErrorCallback>
}
 800165a:	e004      	b.n	8001666 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001660:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001662:	6878      	ldr	r0, [r7, #4]
 8001664:	4798      	blx	r3
}
 8001666:	bf00      	nop
 8001668:	3710      	adds	r7, #16
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}

0800166e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800166e:	b580      	push	{r7, lr}
 8001670:	b084      	sub	sp, #16
 8001672:	af00      	add	r7, sp, #0
 8001674:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800167a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800167c:	68f8      	ldr	r0, [r7, #12]
 800167e:	f7ff fd55 	bl	800112c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001682:	bf00      	nop
 8001684:	3710      	adds	r7, #16
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}

0800168a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800168a:	b580      	push	{r7, lr}
 800168c:	b084      	sub	sp, #16
 800168e:	af00      	add	r7, sp, #0
 8001690:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001696:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	2240      	movs	r2, #64	; 0x40
 800169c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016a2:	f043 0204 	orr.w	r2, r3, #4
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80016aa:	68f8      	ldr	r0, [r7, #12]
 80016ac:	f7ff fd48 	bl	8001140 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80016b0:	bf00      	nop
 80016b2:	3710      	adds	r7, #16
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}

080016b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b085      	sub	sp, #20
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	f003 0307 	and.w	r3, r3, #7
 80016c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016c8:	4b0c      	ldr	r3, [pc, #48]	; (80016fc <__NVIC_SetPriorityGrouping+0x44>)
 80016ca:	68db      	ldr	r3, [r3, #12]
 80016cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016ce:	68ba      	ldr	r2, [r7, #8]
 80016d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80016d4:	4013      	ands	r3, r2
 80016d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016dc:	68bb      	ldr	r3, [r7, #8]
 80016de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80016e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016ea:	4a04      	ldr	r2, [pc, #16]	; (80016fc <__NVIC_SetPriorityGrouping+0x44>)
 80016ec:	68bb      	ldr	r3, [r7, #8]
 80016ee:	60d3      	str	r3, [r2, #12]
}
 80016f0:	bf00      	nop
 80016f2:	3714      	adds	r7, #20
 80016f4:	46bd      	mov	sp, r7
 80016f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fa:	4770      	bx	lr
 80016fc:	e000ed00 	.word	0xe000ed00

08001700 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001704:	4b04      	ldr	r3, [pc, #16]	; (8001718 <__NVIC_GetPriorityGrouping+0x18>)
 8001706:	68db      	ldr	r3, [r3, #12]
 8001708:	0a1b      	lsrs	r3, r3, #8
 800170a:	f003 0307 	and.w	r3, r3, #7
}
 800170e:	4618      	mov	r0, r3
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr
 8001718:	e000ed00 	.word	0xe000ed00

0800171c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800171c:	b480      	push	{r7}
 800171e:	b083      	sub	sp, #12
 8001720:	af00      	add	r7, sp, #0
 8001722:	4603      	mov	r3, r0
 8001724:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001726:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800172a:	2b00      	cmp	r3, #0
 800172c:	db0b      	blt.n	8001746 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800172e:	4909      	ldr	r1, [pc, #36]	; (8001754 <__NVIC_EnableIRQ+0x38>)
 8001730:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001734:	095b      	lsrs	r3, r3, #5
 8001736:	79fa      	ldrb	r2, [r7, #7]
 8001738:	f002 021f 	and.w	r2, r2, #31
 800173c:	2001      	movs	r0, #1
 800173e:	fa00 f202 	lsl.w	r2, r0, r2
 8001742:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001746:	bf00      	nop
 8001748:	370c      	adds	r7, #12
 800174a:	46bd      	mov	sp, r7
 800174c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001750:	4770      	bx	lr
 8001752:	bf00      	nop
 8001754:	e000e100 	.word	0xe000e100

08001758 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001758:	b480      	push	{r7}
 800175a:	b083      	sub	sp, #12
 800175c:	af00      	add	r7, sp, #0
 800175e:	4603      	mov	r3, r0
 8001760:	6039      	str	r1, [r7, #0]
 8001762:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001764:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001768:	2b00      	cmp	r3, #0
 800176a:	db0a      	blt.n	8001782 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800176c:	490d      	ldr	r1, [pc, #52]	; (80017a4 <__NVIC_SetPriority+0x4c>)
 800176e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001772:	683a      	ldr	r2, [r7, #0]
 8001774:	b2d2      	uxtb	r2, r2
 8001776:	0112      	lsls	r2, r2, #4
 8001778:	b2d2      	uxtb	r2, r2
 800177a:	440b      	add	r3, r1
 800177c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001780:	e00a      	b.n	8001798 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001782:	4909      	ldr	r1, [pc, #36]	; (80017a8 <__NVIC_SetPriority+0x50>)
 8001784:	79fb      	ldrb	r3, [r7, #7]
 8001786:	f003 030f 	and.w	r3, r3, #15
 800178a:	3b04      	subs	r3, #4
 800178c:	683a      	ldr	r2, [r7, #0]
 800178e:	b2d2      	uxtb	r2, r2
 8001790:	0112      	lsls	r2, r2, #4
 8001792:	b2d2      	uxtb	r2, r2
 8001794:	440b      	add	r3, r1
 8001796:	761a      	strb	r2, [r3, #24]
}
 8001798:	bf00      	nop
 800179a:	370c      	adds	r7, #12
 800179c:	46bd      	mov	sp, r7
 800179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a2:	4770      	bx	lr
 80017a4:	e000e100 	.word	0xe000e100
 80017a8:	e000ed00 	.word	0xe000ed00

080017ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b089      	sub	sp, #36	; 0x24
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	60f8      	str	r0, [r7, #12]
 80017b4:	60b9      	str	r1, [r7, #8]
 80017b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	f003 0307 	and.w	r3, r3, #7
 80017be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017c0:	69fb      	ldr	r3, [r7, #28]
 80017c2:	f1c3 0307 	rsb	r3, r3, #7
 80017c6:	2b04      	cmp	r3, #4
 80017c8:	bf28      	it	cs
 80017ca:	2304      	movcs	r3, #4
 80017cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017ce:	69fb      	ldr	r3, [r7, #28]
 80017d0:	3304      	adds	r3, #4
 80017d2:	2b06      	cmp	r3, #6
 80017d4:	d902      	bls.n	80017dc <NVIC_EncodePriority+0x30>
 80017d6:	69fb      	ldr	r3, [r7, #28]
 80017d8:	3b03      	subs	r3, #3
 80017da:	e000      	b.n	80017de <NVIC_EncodePriority+0x32>
 80017dc:	2300      	movs	r3, #0
 80017de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017e0:	2201      	movs	r2, #1
 80017e2:	69bb      	ldr	r3, [r7, #24]
 80017e4:	fa02 f303 	lsl.w	r3, r2, r3
 80017e8:	1e5a      	subs	r2, r3, #1
 80017ea:	68bb      	ldr	r3, [r7, #8]
 80017ec:	401a      	ands	r2, r3
 80017ee:	697b      	ldr	r3, [r7, #20]
 80017f0:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017f2:	2101      	movs	r1, #1
 80017f4:	697b      	ldr	r3, [r7, #20]
 80017f6:	fa01 f303 	lsl.w	r3, r1, r3
 80017fa:	1e59      	subs	r1, r3, #1
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001800:	4313      	orrs	r3, r2
         );
}
 8001802:	4618      	mov	r0, r3
 8001804:	3724      	adds	r7, #36	; 0x24
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr
	...

08001810 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b082      	sub	sp, #8
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	3b01      	subs	r3, #1
 800181c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001820:	d301      	bcc.n	8001826 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001822:	2301      	movs	r3, #1
 8001824:	e00f      	b.n	8001846 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001826:	4a0a      	ldr	r2, [pc, #40]	; (8001850 <SysTick_Config+0x40>)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	3b01      	subs	r3, #1
 800182c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800182e:	210f      	movs	r1, #15
 8001830:	f04f 30ff 	mov.w	r0, #4294967295
 8001834:	f7ff ff90 	bl	8001758 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001838:	4b05      	ldr	r3, [pc, #20]	; (8001850 <SysTick_Config+0x40>)
 800183a:	2200      	movs	r2, #0
 800183c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800183e:	4b04      	ldr	r3, [pc, #16]	; (8001850 <SysTick_Config+0x40>)
 8001840:	2207      	movs	r2, #7
 8001842:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001844:	2300      	movs	r3, #0
}
 8001846:	4618      	mov	r0, r3
 8001848:	3708      	adds	r7, #8
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	e000e010 	.word	0xe000e010

08001854 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b082      	sub	sp, #8
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800185c:	6878      	ldr	r0, [r7, #4]
 800185e:	f7ff ff2b 	bl	80016b8 <__NVIC_SetPriorityGrouping>
}
 8001862:	bf00      	nop
 8001864:	3708      	adds	r7, #8
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}

0800186a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800186a:	b580      	push	{r7, lr}
 800186c:	b086      	sub	sp, #24
 800186e:	af00      	add	r7, sp, #0
 8001870:	4603      	mov	r3, r0
 8001872:	60b9      	str	r1, [r7, #8]
 8001874:	607a      	str	r2, [r7, #4]
 8001876:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001878:	2300      	movs	r3, #0
 800187a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800187c:	f7ff ff40 	bl	8001700 <__NVIC_GetPriorityGrouping>
 8001880:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001882:	687a      	ldr	r2, [r7, #4]
 8001884:	68b9      	ldr	r1, [r7, #8]
 8001886:	6978      	ldr	r0, [r7, #20]
 8001888:	f7ff ff90 	bl	80017ac <NVIC_EncodePriority>
 800188c:	4602      	mov	r2, r0
 800188e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001892:	4611      	mov	r1, r2
 8001894:	4618      	mov	r0, r3
 8001896:	f7ff ff5f 	bl	8001758 <__NVIC_SetPriority>
}
 800189a:	bf00      	nop
 800189c:	3718      	adds	r7, #24
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}

080018a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018a2:	b580      	push	{r7, lr}
 80018a4:	b082      	sub	sp, #8
 80018a6:	af00      	add	r7, sp, #0
 80018a8:	4603      	mov	r3, r0
 80018aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018b0:	4618      	mov	r0, r3
 80018b2:	f7ff ff33 	bl	800171c <__NVIC_EnableIRQ>
}
 80018b6:	bf00      	nop
 80018b8:	3708      	adds	r7, #8
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}

080018be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018be:	b580      	push	{r7, lr}
 80018c0:	b082      	sub	sp, #8
 80018c2:	af00      	add	r7, sp, #0
 80018c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018c6:	6878      	ldr	r0, [r7, #4]
 80018c8:	f7ff ffa2 	bl	8001810 <SysTick_Config>
 80018cc:	4603      	mov	r3, r0
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3708      	adds	r7, #8
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
	...

080018d8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b086      	sub	sp, #24
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80018e0:	2300      	movs	r3, #0
 80018e2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80018e4:	f7ff fab4 	bl	8000e50 <HAL_GetTick>
 80018e8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d101      	bne.n	80018f4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80018f0:	2301      	movs	r3, #1
 80018f2:	e099      	b.n	8001a28 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2200      	movs	r2, #0
 80018f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2202      	movs	r2, #2
 8001900:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	687a      	ldr	r2, [r7, #4]
 800190a:	6812      	ldr	r2, [r2, #0]
 800190c:	6812      	ldr	r2, [r2, #0]
 800190e:	f022 0201 	bic.w	r2, r2, #1
 8001912:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001914:	e00f      	b.n	8001936 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001916:	f7ff fa9b 	bl	8000e50 <HAL_GetTick>
 800191a:	4602      	mov	r2, r0
 800191c:	693b      	ldr	r3, [r7, #16]
 800191e:	1ad3      	subs	r3, r2, r3
 8001920:	2b05      	cmp	r3, #5
 8001922:	d908      	bls.n	8001936 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	2220      	movs	r2, #32
 8001928:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2203      	movs	r2, #3
 800192e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001932:	2303      	movs	r3, #3
 8001934:	e078      	b.n	8001a28 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f003 0301 	and.w	r3, r3, #1
 8001940:	2b00      	cmp	r3, #0
 8001942:	d1e8      	bne.n	8001916 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800194c:	697a      	ldr	r2, [r7, #20]
 800194e:	4b38      	ldr	r3, [pc, #224]	; (8001a30 <HAL_DMA_Init+0x158>)
 8001950:	4013      	ands	r3, r2
 8001952:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	685a      	ldr	r2, [r3, #4]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	689b      	ldr	r3, [r3, #8]
 800195c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001962:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	691b      	ldr	r3, [r3, #16]
 8001968:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800196e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	699b      	ldr	r3, [r3, #24]
 8001974:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800197a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6a1b      	ldr	r3, [r3, #32]
 8001980:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001982:	697a      	ldr	r2, [r7, #20]
 8001984:	4313      	orrs	r3, r2
 8001986:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800198c:	2b04      	cmp	r3, #4
 800198e:	d107      	bne.n	80019a0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001998:	4313      	orrs	r3, r2
 800199a:	697a      	ldr	r2, [r7, #20]
 800199c:	4313      	orrs	r3, r2
 800199e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	697a      	ldr	r2, [r7, #20]
 80019a6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	695b      	ldr	r3, [r3, #20]
 80019ae:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	f023 0307 	bic.w	r3, r3, #7
 80019b6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019bc:	697a      	ldr	r2, [r7, #20]
 80019be:	4313      	orrs	r3, r2
 80019c0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019c6:	2b04      	cmp	r3, #4
 80019c8:	d117      	bne.n	80019fa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019ce:	697a      	ldr	r2, [r7, #20]
 80019d0:	4313      	orrs	r3, r2
 80019d2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d00e      	beq.n	80019fa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80019dc:	6878      	ldr	r0, [r7, #4]
 80019de:	f000 fa99 	bl	8001f14 <DMA_CheckFifoParam>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d008      	beq.n	80019fa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2240      	movs	r2, #64	; 0x40
 80019ec:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	2201      	movs	r2, #1
 80019f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80019f6:	2301      	movs	r3, #1
 80019f8:	e016      	b.n	8001a28 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	697a      	ldr	r2, [r7, #20]
 8001a00:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001a02:	6878      	ldr	r0, [r7, #4]
 8001a04:	f000 fa50 	bl	8001ea8 <DMA_CalcBaseAndBitshift>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a10:	223f      	movs	r2, #63	; 0x3f
 8001a12:	409a      	lsls	r2, r3
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2201      	movs	r2, #1
 8001a22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001a26:	2300      	movs	r3, #0
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	3718      	adds	r7, #24
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	f010803f 	.word	0xf010803f

08001a34 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b086      	sub	sp, #24
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	60f8      	str	r0, [r7, #12]
 8001a3c:	60b9      	str	r1, [r7, #8]
 8001a3e:	607a      	str	r2, [r7, #4]
 8001a40:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001a42:	2300      	movs	r3, #0
 8001a44:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a4a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001a52:	2b01      	cmp	r3, #1
 8001a54:	d101      	bne.n	8001a5a <HAL_DMA_Start_IT+0x26>
 8001a56:	2302      	movs	r3, #2
 8001a58:	e048      	b.n	8001aec <HAL_DMA_Start_IT+0xb8>
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	2201      	movs	r2, #1
 8001a5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001a68:	b2db      	uxtb	r3, r3
 8001a6a:	2b01      	cmp	r3, #1
 8001a6c:	d137      	bne.n	8001ade <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	2202      	movs	r2, #2
 8001a72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	2200      	movs	r2, #0
 8001a7a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	687a      	ldr	r2, [r7, #4]
 8001a80:	68b9      	ldr	r1, [r7, #8]
 8001a82:	68f8      	ldr	r0, [r7, #12]
 8001a84:	f000 f9e2 	bl	8001e4c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a8c:	223f      	movs	r2, #63	; 0x3f
 8001a8e:	409a      	lsls	r2, r3
 8001a90:	693b      	ldr	r3, [r7, #16]
 8001a92:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	68fa      	ldr	r2, [r7, #12]
 8001a9a:	6812      	ldr	r2, [r2, #0]
 8001a9c:	6812      	ldr	r2, [r2, #0]
 8001a9e:	f042 0216 	orr.w	r2, r2, #22
 8001aa2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	68fa      	ldr	r2, [r7, #12]
 8001aaa:	6812      	ldr	r2, [r2, #0]
 8001aac:	6952      	ldr	r2, [r2, #20]
 8001aae:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001ab2:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d007      	beq.n	8001acc <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	68fa      	ldr	r2, [r7, #12]
 8001ac2:	6812      	ldr	r2, [r2, #0]
 8001ac4:	6812      	ldr	r2, [r2, #0]
 8001ac6:	f042 0208 	orr.w	r2, r2, #8
 8001aca:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	68fa      	ldr	r2, [r7, #12]
 8001ad2:	6812      	ldr	r2, [r2, #0]
 8001ad4:	6812      	ldr	r2, [r2, #0]
 8001ad6:	f042 0201 	orr.w	r2, r2, #1
 8001ada:	601a      	str	r2, [r3, #0]
 8001adc:	e005      	b.n	8001aea <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001ae6:	2302      	movs	r3, #2
 8001ae8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001aea:	7dfb      	ldrb	r3, [r7, #23]
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	3718      	adds	r7, #24
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}

08001af4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b083      	sub	sp, #12
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001b02:	b2db      	uxtb	r3, r3
 8001b04:	2b02      	cmp	r3, #2
 8001b06:	d004      	beq.n	8001b12 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2280      	movs	r2, #128	; 0x80
 8001b0c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	e00c      	b.n	8001b2c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	2205      	movs	r2, #5
 8001b16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	687a      	ldr	r2, [r7, #4]
 8001b20:	6812      	ldr	r2, [r2, #0]
 8001b22:	6812      	ldr	r2, [r2, #0]
 8001b24:	f022 0201 	bic.w	r2, r2, #1
 8001b28:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001b2a:	2300      	movs	r3, #0
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	370c      	adds	r7, #12
 8001b30:	46bd      	mov	sp, r7
 8001b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b36:	4770      	bx	lr

08001b38 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b086      	sub	sp, #24
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001b40:	2300      	movs	r3, #0
 8001b42:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001b44:	4b92      	ldr	r3, [pc, #584]	; (8001d90 <HAL_DMA_IRQHandler+0x258>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a92      	ldr	r2, [pc, #584]	; (8001d94 <HAL_DMA_IRQHandler+0x25c>)
 8001b4a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b4e:	0a9b      	lsrs	r3, r3, #10
 8001b50:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b56:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001b58:	693b      	ldr	r3, [r7, #16]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b62:	2208      	movs	r2, #8
 8001b64:	409a      	lsls	r2, r3
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	4013      	ands	r3, r2
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d01a      	beq.n	8001ba4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f003 0304 	and.w	r3, r3, #4
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d013      	beq.n	8001ba4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	687a      	ldr	r2, [r7, #4]
 8001b82:	6812      	ldr	r2, [r2, #0]
 8001b84:	6812      	ldr	r2, [r2, #0]
 8001b86:	f022 0204 	bic.w	r2, r2, #4
 8001b8a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b90:	2208      	movs	r2, #8
 8001b92:	409a      	lsls	r2, r3
 8001b94:	693b      	ldr	r3, [r7, #16]
 8001b96:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b9c:	f043 0201 	orr.w	r2, r3, #1
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ba8:	2201      	movs	r2, #1
 8001baa:	409a      	lsls	r2, r3
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	4013      	ands	r3, r2
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d012      	beq.n	8001bda <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	695b      	ldr	r3, [r3, #20]
 8001bba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d00b      	beq.n	8001bda <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bc6:	2201      	movs	r2, #1
 8001bc8:	409a      	lsls	r2, r3
 8001bca:	693b      	ldr	r3, [r7, #16]
 8001bcc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bd2:	f043 0202 	orr.w	r2, r3, #2
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bde:	2204      	movs	r2, #4
 8001be0:	409a      	lsls	r2, r3
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	4013      	ands	r3, r2
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d012      	beq.n	8001c10 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f003 0302 	and.w	r3, r3, #2
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d00b      	beq.n	8001c10 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bfc:	2204      	movs	r2, #4
 8001bfe:	409a      	lsls	r2, r3
 8001c00:	693b      	ldr	r3, [r7, #16]
 8001c02:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c08:	f043 0204 	orr.w	r2, r3, #4
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c14:	2210      	movs	r2, #16
 8001c16:	409a      	lsls	r2, r3
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d043      	beq.n	8001ca8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f003 0308 	and.w	r3, r3, #8
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d03c      	beq.n	8001ca8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c32:	2210      	movs	r2, #16
 8001c34:	409a      	lsls	r2, r3
 8001c36:	693b      	ldr	r3, [r7, #16]
 8001c38:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d018      	beq.n	8001c7a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d108      	bne.n	8001c68 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d024      	beq.n	8001ca8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c62:	6878      	ldr	r0, [r7, #4]
 8001c64:	4798      	blx	r3
 8001c66:	e01f      	b.n	8001ca8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d01b      	beq.n	8001ca8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c74:	6878      	ldr	r0, [r7, #4]
 8001c76:	4798      	blx	r3
 8001c78:	e016      	b.n	8001ca8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d107      	bne.n	8001c98 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	687a      	ldr	r2, [r7, #4]
 8001c8e:	6812      	ldr	r2, [r2, #0]
 8001c90:	6812      	ldr	r2, [r2, #0]
 8001c92:	f022 0208 	bic.w	r2, r2, #8
 8001c96:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d003      	beq.n	8001ca8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ca4:	6878      	ldr	r0, [r7, #4]
 8001ca6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cac:	2220      	movs	r2, #32
 8001cae:	409a      	lsls	r2, r3
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	4013      	ands	r3, r2
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	f000 808e 	beq.w	8001dd6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f003 0310 	and.w	r3, r3, #16
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	f000 8086 	beq.w	8001dd6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cce:	2220      	movs	r2, #32
 8001cd0:	409a      	lsls	r2, r3
 8001cd2:	693b      	ldr	r3, [r7, #16]
 8001cd4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001cdc:	b2db      	uxtb	r3, r3
 8001cde:	2b05      	cmp	r3, #5
 8001ce0:	d136      	bne.n	8001d50 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	687a      	ldr	r2, [r7, #4]
 8001ce8:	6812      	ldr	r2, [r2, #0]
 8001cea:	6812      	ldr	r2, [r2, #0]
 8001cec:	f022 0216 	bic.w	r2, r2, #22
 8001cf0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	687a      	ldr	r2, [r7, #4]
 8001cf8:	6812      	ldr	r2, [r2, #0]
 8001cfa:	6952      	ldr	r2, [r2, #20]
 8001cfc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001d00:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d103      	bne.n	8001d12 <HAL_DMA_IRQHandler+0x1da>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d007      	beq.n	8001d22 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	687a      	ldr	r2, [r7, #4]
 8001d18:	6812      	ldr	r2, [r2, #0]
 8001d1a:	6812      	ldr	r2, [r2, #0]
 8001d1c:	f022 0208 	bic.w	r2, r2, #8
 8001d20:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d26:	223f      	movs	r2, #63	; 0x3f
 8001d28:	409a      	lsls	r2, r3
 8001d2a:	693b      	ldr	r3, [r7, #16]
 8001d2c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2200      	movs	r2, #0
 8001d32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2201      	movs	r2, #1
 8001d3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d07d      	beq.n	8001e42 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d4a:	6878      	ldr	r0, [r7, #4]
 8001d4c:	4798      	blx	r3
        }
        return;
 8001d4e:	e078      	b.n	8001e42 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d01c      	beq.n	8001d98 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d108      	bne.n	8001d7e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d030      	beq.n	8001dd6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d78:	6878      	ldr	r0, [r7, #4]
 8001d7a:	4798      	blx	r3
 8001d7c:	e02b      	b.n	8001dd6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d027      	beq.n	8001dd6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d8a:	6878      	ldr	r0, [r7, #4]
 8001d8c:	4798      	blx	r3
 8001d8e:	e022      	b.n	8001dd6 <HAL_DMA_IRQHandler+0x29e>
 8001d90:	20000028 	.word	0x20000028
 8001d94:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d10f      	bne.n	8001dc6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	687a      	ldr	r2, [r7, #4]
 8001dac:	6812      	ldr	r2, [r2, #0]
 8001dae:	6812      	ldr	r2, [r2, #0]
 8001db0:	f022 0210 	bic.w	r2, r2, #16
 8001db4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2200      	movs	r2, #0
 8001dba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	2201      	movs	r2, #1
 8001dc2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d003      	beq.n	8001dd6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dd2:	6878      	ldr	r0, [r7, #4]
 8001dd4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d032      	beq.n	8001e44 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001de2:	f003 0301 	and.w	r3, r3, #1
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d022      	beq.n	8001e30 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	2205      	movs	r2, #5
 8001dee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	687a      	ldr	r2, [r7, #4]
 8001df8:	6812      	ldr	r2, [r2, #0]
 8001dfa:	6812      	ldr	r2, [r2, #0]
 8001dfc:	f022 0201 	bic.w	r2, r2, #1
 8001e00:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001e02:	68bb      	ldr	r3, [r7, #8]
 8001e04:	3301      	adds	r3, #1
 8001e06:	60bb      	str	r3, [r7, #8]
 8001e08:	697a      	ldr	r2, [r7, #20]
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d807      	bhi.n	8001e1e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f003 0301 	and.w	r3, r3, #1
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d1f2      	bne.n	8001e02 <HAL_DMA_IRQHandler+0x2ca>
 8001e1c:	e000      	b.n	8001e20 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8001e1e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2200      	movs	r2, #0
 8001e24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d005      	beq.n	8001e44 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e3c:	6878      	ldr	r0, [r7, #4]
 8001e3e:	4798      	blx	r3
 8001e40:	e000      	b.n	8001e44 <HAL_DMA_IRQHandler+0x30c>
        return;
 8001e42:	bf00      	nop
    }
  }
}
 8001e44:	3718      	adds	r7, #24
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop

08001e4c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b085      	sub	sp, #20
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	60f8      	str	r0, [r7, #12]
 8001e54:	60b9      	str	r1, [r7, #8]
 8001e56:	607a      	str	r2, [r7, #4]
 8001e58:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	68fa      	ldr	r2, [r7, #12]
 8001e60:	6812      	ldr	r2, [r2, #0]
 8001e62:	6812      	ldr	r2, [r2, #0]
 8001e64:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001e68:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	683a      	ldr	r2, [r7, #0]
 8001e70:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	2b40      	cmp	r3, #64	; 0x40
 8001e78:	d108      	bne.n	8001e8c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	687a      	ldr	r2, [r7, #4]
 8001e80:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	68ba      	ldr	r2, [r7, #8]
 8001e88:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001e8a:	e007      	b.n	8001e9c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	68ba      	ldr	r2, [r7, #8]
 8001e92:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	687a      	ldr	r2, [r7, #4]
 8001e9a:	60da      	str	r2, [r3, #12]
}
 8001e9c:	bf00      	nop
 8001e9e:	3714      	adds	r7, #20
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr

08001ea8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b085      	sub	sp, #20
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	b2db      	uxtb	r3, r3
 8001eb6:	3b10      	subs	r3, #16
 8001eb8:	4a14      	ldr	r2, [pc, #80]	; (8001f0c <DMA_CalcBaseAndBitshift+0x64>)
 8001eba:	fba2 2303 	umull	r2, r3, r2, r3
 8001ebe:	091b      	lsrs	r3, r3, #4
 8001ec0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001ec2:	4a13      	ldr	r2, [pc, #76]	; (8001f10 <DMA_CalcBaseAndBitshift+0x68>)
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	4413      	add	r3, r2
 8001ec8:	781b      	ldrb	r3, [r3, #0]
 8001eca:	461a      	mov	r2, r3
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	2b03      	cmp	r3, #3
 8001ed4:	d909      	bls.n	8001eea <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001ede:	f023 0303 	bic.w	r3, r3, #3
 8001ee2:	1d1a      	adds	r2, r3, #4
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	659a      	str	r2, [r3, #88]	; 0x58
 8001ee8:	e007      	b.n	8001efa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001ef2:	f023 0303 	bic.w	r3, r3, #3
 8001ef6:	687a      	ldr	r2, [r7, #4]
 8001ef8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001efe:	4618      	mov	r0, r3
 8001f00:	3714      	adds	r7, #20
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr
 8001f0a:	bf00      	nop
 8001f0c:	aaaaaaab 	.word	0xaaaaaaab
 8001f10:	0800a374 	.word	0x0800a374

08001f14 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b085      	sub	sp, #20
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f24:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	699b      	ldr	r3, [r3, #24]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d11f      	bne.n	8001f6e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001f2e:	68bb      	ldr	r3, [r7, #8]
 8001f30:	2b03      	cmp	r3, #3
 8001f32:	d855      	bhi.n	8001fe0 <DMA_CheckFifoParam+0xcc>
 8001f34:	a201      	add	r2, pc, #4	; (adr r2, 8001f3c <DMA_CheckFifoParam+0x28>)
 8001f36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f3a:	bf00      	nop
 8001f3c:	08001f4d 	.word	0x08001f4d
 8001f40:	08001f5f 	.word	0x08001f5f
 8001f44:	08001f4d 	.word	0x08001f4d
 8001f48:	08001fe1 	.word	0x08001fe1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f50:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d045      	beq.n	8001fe4 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8001f58:	2301      	movs	r3, #1
 8001f5a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001f5c:	e042      	b.n	8001fe4 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f62:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001f66:	d13f      	bne.n	8001fe8 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001f6c:	e03c      	b.n	8001fe8 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	699b      	ldr	r3, [r3, #24]
 8001f72:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001f76:	d121      	bne.n	8001fbc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001f78:	68bb      	ldr	r3, [r7, #8]
 8001f7a:	2b03      	cmp	r3, #3
 8001f7c:	d836      	bhi.n	8001fec <DMA_CheckFifoParam+0xd8>
 8001f7e:	a201      	add	r2, pc, #4	; (adr r2, 8001f84 <DMA_CheckFifoParam+0x70>)
 8001f80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f84:	08001f95 	.word	0x08001f95
 8001f88:	08001f9b 	.word	0x08001f9b
 8001f8c:	08001f95 	.word	0x08001f95
 8001f90:	08001fad 	.word	0x08001fad
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001f94:	2301      	movs	r3, #1
 8001f96:	73fb      	strb	r3, [r7, #15]
      break;
 8001f98:	e02f      	b.n	8001ffa <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f9e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d024      	beq.n	8001ff0 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001faa:	e021      	b.n	8001ff0 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fb0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001fb4:	d11e      	bne.n	8001ff4 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001fba:	e01b      	b.n	8001ff4 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001fbc:	68bb      	ldr	r3, [r7, #8]
 8001fbe:	2b02      	cmp	r3, #2
 8001fc0:	d902      	bls.n	8001fc8 <DMA_CheckFifoParam+0xb4>
 8001fc2:	2b03      	cmp	r3, #3
 8001fc4:	d003      	beq.n	8001fce <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001fc6:	e018      	b.n	8001ffa <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	73fb      	strb	r3, [r7, #15]
      break;
 8001fcc:	e015      	b.n	8001ffa <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fd2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d00e      	beq.n	8001ff8 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	73fb      	strb	r3, [r7, #15]
      break;
 8001fde:	e00b      	b.n	8001ff8 <DMA_CheckFifoParam+0xe4>
      break;
 8001fe0:	bf00      	nop
 8001fe2:	e00a      	b.n	8001ffa <DMA_CheckFifoParam+0xe6>
      break;
 8001fe4:	bf00      	nop
 8001fe6:	e008      	b.n	8001ffa <DMA_CheckFifoParam+0xe6>
      break;
 8001fe8:	bf00      	nop
 8001fea:	e006      	b.n	8001ffa <DMA_CheckFifoParam+0xe6>
      break;
 8001fec:	bf00      	nop
 8001fee:	e004      	b.n	8001ffa <DMA_CheckFifoParam+0xe6>
      break;
 8001ff0:	bf00      	nop
 8001ff2:	e002      	b.n	8001ffa <DMA_CheckFifoParam+0xe6>
      break;   
 8001ff4:	bf00      	nop
 8001ff6:	e000      	b.n	8001ffa <DMA_CheckFifoParam+0xe6>
      break;
 8001ff8:	bf00      	nop
    }
  } 
  
  return status; 
 8001ffa:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	3714      	adds	r7, #20
 8002000:	46bd      	mov	sp, r7
 8002002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002006:	4770      	bx	lr

08002008 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002008:	b480      	push	{r7}
 800200a:	b089      	sub	sp, #36	; 0x24
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
 8002010:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002012:	2300      	movs	r3, #0
 8002014:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002016:	2300      	movs	r3, #0
 8002018:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800201a:	2300      	movs	r3, #0
 800201c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800201e:	2300      	movs	r3, #0
 8002020:	61fb      	str	r3, [r7, #28]
 8002022:	e177      	b.n	8002314 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002024:	2201      	movs	r2, #1
 8002026:	69fb      	ldr	r3, [r7, #28]
 8002028:	fa02 f303 	lsl.w	r3, r2, r3
 800202c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	681a      	ldr	r2, [r3, #0]
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	4013      	ands	r3, r2
 8002036:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002038:	693a      	ldr	r2, [r7, #16]
 800203a:	697b      	ldr	r3, [r7, #20]
 800203c:	429a      	cmp	r2, r3
 800203e:	f040 8166 	bne.w	800230e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	2b02      	cmp	r3, #2
 8002048:	d003      	beq.n	8002052 <HAL_GPIO_Init+0x4a>
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	2b12      	cmp	r3, #18
 8002050:	d123      	bne.n	800209a <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002052:	69fb      	ldr	r3, [r7, #28]
 8002054:	08da      	lsrs	r2, r3, #3
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	3208      	adds	r2, #8
 800205a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800205e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002060:	69fb      	ldr	r3, [r7, #28]
 8002062:	f003 0307 	and.w	r3, r3, #7
 8002066:	009b      	lsls	r3, r3, #2
 8002068:	220f      	movs	r2, #15
 800206a:	fa02 f303 	lsl.w	r3, r2, r3
 800206e:	43db      	mvns	r3, r3
 8002070:	69ba      	ldr	r2, [r7, #24]
 8002072:	4013      	ands	r3, r2
 8002074:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	691a      	ldr	r2, [r3, #16]
 800207a:	69fb      	ldr	r3, [r7, #28]
 800207c:	f003 0307 	and.w	r3, r3, #7
 8002080:	009b      	lsls	r3, r3, #2
 8002082:	fa02 f303 	lsl.w	r3, r2, r3
 8002086:	69ba      	ldr	r2, [r7, #24]
 8002088:	4313      	orrs	r3, r2
 800208a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800208c:	69fb      	ldr	r3, [r7, #28]
 800208e:	08da      	lsrs	r2, r3, #3
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	3208      	adds	r2, #8
 8002094:	69b9      	ldr	r1, [r7, #24]
 8002096:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80020a0:	69fb      	ldr	r3, [r7, #28]
 80020a2:	005b      	lsls	r3, r3, #1
 80020a4:	2203      	movs	r2, #3
 80020a6:	fa02 f303 	lsl.w	r3, r2, r3
 80020aa:	43db      	mvns	r3, r3
 80020ac:	69ba      	ldr	r2, [r7, #24]
 80020ae:	4013      	ands	r3, r2
 80020b0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	f003 0203 	and.w	r2, r3, #3
 80020ba:	69fb      	ldr	r3, [r7, #28]
 80020bc:	005b      	lsls	r3, r3, #1
 80020be:	fa02 f303 	lsl.w	r3, r2, r3
 80020c2:	69ba      	ldr	r2, [r7, #24]
 80020c4:	4313      	orrs	r3, r2
 80020c6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	69ba      	ldr	r2, [r7, #24]
 80020cc:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	2b01      	cmp	r3, #1
 80020d4:	d00b      	beq.n	80020ee <HAL_GPIO_Init+0xe6>
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	2b02      	cmp	r3, #2
 80020dc:	d007      	beq.n	80020ee <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80020e2:	2b11      	cmp	r3, #17
 80020e4:	d003      	beq.n	80020ee <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	2b12      	cmp	r3, #18
 80020ec:	d130      	bne.n	8002150 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	689b      	ldr	r3, [r3, #8]
 80020f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80020f4:	69fb      	ldr	r3, [r7, #28]
 80020f6:	005b      	lsls	r3, r3, #1
 80020f8:	2203      	movs	r2, #3
 80020fa:	fa02 f303 	lsl.w	r3, r2, r3
 80020fe:	43db      	mvns	r3, r3
 8002100:	69ba      	ldr	r2, [r7, #24]
 8002102:	4013      	ands	r3, r2
 8002104:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	68da      	ldr	r2, [r3, #12]
 800210a:	69fb      	ldr	r3, [r7, #28]
 800210c:	005b      	lsls	r3, r3, #1
 800210e:	fa02 f303 	lsl.w	r3, r2, r3
 8002112:	69ba      	ldr	r2, [r7, #24]
 8002114:	4313      	orrs	r3, r2
 8002116:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	69ba      	ldr	r2, [r7, #24]
 800211c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002124:	2201      	movs	r2, #1
 8002126:	69fb      	ldr	r3, [r7, #28]
 8002128:	fa02 f303 	lsl.w	r3, r2, r3
 800212c:	43db      	mvns	r3, r3
 800212e:	69ba      	ldr	r2, [r7, #24]
 8002130:	4013      	ands	r3, r2
 8002132:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	091b      	lsrs	r3, r3, #4
 800213a:	f003 0201 	and.w	r2, r3, #1
 800213e:	69fb      	ldr	r3, [r7, #28]
 8002140:	fa02 f303 	lsl.w	r3, r2, r3
 8002144:	69ba      	ldr	r2, [r7, #24]
 8002146:	4313      	orrs	r3, r2
 8002148:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	69ba      	ldr	r2, [r7, #24]
 800214e:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	68db      	ldr	r3, [r3, #12]
 8002154:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002156:	69fb      	ldr	r3, [r7, #28]
 8002158:	005b      	lsls	r3, r3, #1
 800215a:	2203      	movs	r2, #3
 800215c:	fa02 f303 	lsl.w	r3, r2, r3
 8002160:	43db      	mvns	r3, r3
 8002162:	69ba      	ldr	r2, [r7, #24]
 8002164:	4013      	ands	r3, r2
 8002166:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	689a      	ldr	r2, [r3, #8]
 800216c:	69fb      	ldr	r3, [r7, #28]
 800216e:	005b      	lsls	r3, r3, #1
 8002170:	fa02 f303 	lsl.w	r3, r2, r3
 8002174:	69ba      	ldr	r2, [r7, #24]
 8002176:	4313      	orrs	r3, r2
 8002178:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	69ba      	ldr	r2, [r7, #24]
 800217e:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002188:	2b00      	cmp	r3, #0
 800218a:	f000 80c0 	beq.w	800230e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800218e:	2300      	movs	r3, #0
 8002190:	60fb      	str	r3, [r7, #12]
 8002192:	4a65      	ldr	r2, [pc, #404]	; (8002328 <HAL_GPIO_Init+0x320>)
 8002194:	4b64      	ldr	r3, [pc, #400]	; (8002328 <HAL_GPIO_Init+0x320>)
 8002196:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002198:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800219c:	6453      	str	r3, [r2, #68]	; 0x44
 800219e:	4b62      	ldr	r3, [pc, #392]	; (8002328 <HAL_GPIO_Init+0x320>)
 80021a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021a6:	60fb      	str	r3, [r7, #12]
 80021a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80021aa:	4a60      	ldr	r2, [pc, #384]	; (800232c <HAL_GPIO_Init+0x324>)
 80021ac:	69fb      	ldr	r3, [r7, #28]
 80021ae:	089b      	lsrs	r3, r3, #2
 80021b0:	3302      	adds	r3, #2
 80021b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80021b8:	69fb      	ldr	r3, [r7, #28]
 80021ba:	f003 0303 	and.w	r3, r3, #3
 80021be:	009b      	lsls	r3, r3, #2
 80021c0:	220f      	movs	r2, #15
 80021c2:	fa02 f303 	lsl.w	r3, r2, r3
 80021c6:	43db      	mvns	r3, r3
 80021c8:	69ba      	ldr	r2, [r7, #24]
 80021ca:	4013      	ands	r3, r2
 80021cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	4a57      	ldr	r2, [pc, #348]	; (8002330 <HAL_GPIO_Init+0x328>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d037      	beq.n	8002246 <HAL_GPIO_Init+0x23e>
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	4a56      	ldr	r2, [pc, #344]	; (8002334 <HAL_GPIO_Init+0x32c>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d031      	beq.n	8002242 <HAL_GPIO_Init+0x23a>
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	4a55      	ldr	r2, [pc, #340]	; (8002338 <HAL_GPIO_Init+0x330>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d02b      	beq.n	800223e <HAL_GPIO_Init+0x236>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	4a54      	ldr	r2, [pc, #336]	; (800233c <HAL_GPIO_Init+0x334>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d025      	beq.n	800223a <HAL_GPIO_Init+0x232>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	4a53      	ldr	r2, [pc, #332]	; (8002340 <HAL_GPIO_Init+0x338>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d01f      	beq.n	8002236 <HAL_GPIO_Init+0x22e>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	4a52      	ldr	r2, [pc, #328]	; (8002344 <HAL_GPIO_Init+0x33c>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d019      	beq.n	8002232 <HAL_GPIO_Init+0x22a>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	4a51      	ldr	r2, [pc, #324]	; (8002348 <HAL_GPIO_Init+0x340>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d013      	beq.n	800222e <HAL_GPIO_Init+0x226>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	4a50      	ldr	r2, [pc, #320]	; (800234c <HAL_GPIO_Init+0x344>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d00d      	beq.n	800222a <HAL_GPIO_Init+0x222>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	4a4f      	ldr	r2, [pc, #316]	; (8002350 <HAL_GPIO_Init+0x348>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d007      	beq.n	8002226 <HAL_GPIO_Init+0x21e>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	4a4e      	ldr	r2, [pc, #312]	; (8002354 <HAL_GPIO_Init+0x34c>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d101      	bne.n	8002222 <HAL_GPIO_Init+0x21a>
 800221e:	2309      	movs	r3, #9
 8002220:	e012      	b.n	8002248 <HAL_GPIO_Init+0x240>
 8002222:	230a      	movs	r3, #10
 8002224:	e010      	b.n	8002248 <HAL_GPIO_Init+0x240>
 8002226:	2308      	movs	r3, #8
 8002228:	e00e      	b.n	8002248 <HAL_GPIO_Init+0x240>
 800222a:	2307      	movs	r3, #7
 800222c:	e00c      	b.n	8002248 <HAL_GPIO_Init+0x240>
 800222e:	2306      	movs	r3, #6
 8002230:	e00a      	b.n	8002248 <HAL_GPIO_Init+0x240>
 8002232:	2305      	movs	r3, #5
 8002234:	e008      	b.n	8002248 <HAL_GPIO_Init+0x240>
 8002236:	2304      	movs	r3, #4
 8002238:	e006      	b.n	8002248 <HAL_GPIO_Init+0x240>
 800223a:	2303      	movs	r3, #3
 800223c:	e004      	b.n	8002248 <HAL_GPIO_Init+0x240>
 800223e:	2302      	movs	r3, #2
 8002240:	e002      	b.n	8002248 <HAL_GPIO_Init+0x240>
 8002242:	2301      	movs	r3, #1
 8002244:	e000      	b.n	8002248 <HAL_GPIO_Init+0x240>
 8002246:	2300      	movs	r3, #0
 8002248:	69fa      	ldr	r2, [r7, #28]
 800224a:	f002 0203 	and.w	r2, r2, #3
 800224e:	0092      	lsls	r2, r2, #2
 8002250:	4093      	lsls	r3, r2
 8002252:	69ba      	ldr	r2, [r7, #24]
 8002254:	4313      	orrs	r3, r2
 8002256:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002258:	4934      	ldr	r1, [pc, #208]	; (800232c <HAL_GPIO_Init+0x324>)
 800225a:	69fb      	ldr	r3, [r7, #28]
 800225c:	089b      	lsrs	r3, r3, #2
 800225e:	3302      	adds	r3, #2
 8002260:	69ba      	ldr	r2, [r7, #24]
 8002262:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002266:	4b3c      	ldr	r3, [pc, #240]	; (8002358 <HAL_GPIO_Init+0x350>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800226c:	693b      	ldr	r3, [r7, #16]
 800226e:	43db      	mvns	r3, r3
 8002270:	69ba      	ldr	r2, [r7, #24]
 8002272:	4013      	ands	r3, r2
 8002274:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800227e:	2b00      	cmp	r3, #0
 8002280:	d003      	beq.n	800228a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002282:	69ba      	ldr	r2, [r7, #24]
 8002284:	693b      	ldr	r3, [r7, #16]
 8002286:	4313      	orrs	r3, r2
 8002288:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800228a:	4a33      	ldr	r2, [pc, #204]	; (8002358 <HAL_GPIO_Init+0x350>)
 800228c:	69bb      	ldr	r3, [r7, #24]
 800228e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002290:	4b31      	ldr	r3, [pc, #196]	; (8002358 <HAL_GPIO_Init+0x350>)
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002296:	693b      	ldr	r3, [r7, #16]
 8002298:	43db      	mvns	r3, r3
 800229a:	69ba      	ldr	r2, [r7, #24]
 800229c:	4013      	ands	r3, r2
 800229e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d003      	beq.n	80022b4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80022ac:	69ba      	ldr	r2, [r7, #24]
 80022ae:	693b      	ldr	r3, [r7, #16]
 80022b0:	4313      	orrs	r3, r2
 80022b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80022b4:	4a28      	ldr	r2, [pc, #160]	; (8002358 <HAL_GPIO_Init+0x350>)
 80022b6:	69bb      	ldr	r3, [r7, #24]
 80022b8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80022ba:	4b27      	ldr	r3, [pc, #156]	; (8002358 <HAL_GPIO_Init+0x350>)
 80022bc:	689b      	ldr	r3, [r3, #8]
 80022be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022c0:	693b      	ldr	r3, [r7, #16]
 80022c2:	43db      	mvns	r3, r3
 80022c4:	69ba      	ldr	r2, [r7, #24]
 80022c6:	4013      	ands	r3, r2
 80022c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d003      	beq.n	80022de <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80022d6:	69ba      	ldr	r2, [r7, #24]
 80022d8:	693b      	ldr	r3, [r7, #16]
 80022da:	4313      	orrs	r3, r2
 80022dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80022de:	4a1e      	ldr	r2, [pc, #120]	; (8002358 <HAL_GPIO_Init+0x350>)
 80022e0:	69bb      	ldr	r3, [r7, #24]
 80022e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80022e4:	4b1c      	ldr	r3, [pc, #112]	; (8002358 <HAL_GPIO_Init+0x350>)
 80022e6:	68db      	ldr	r3, [r3, #12]
 80022e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022ea:	693b      	ldr	r3, [r7, #16]
 80022ec:	43db      	mvns	r3, r3
 80022ee:	69ba      	ldr	r2, [r7, #24]
 80022f0:	4013      	ands	r3, r2
 80022f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d003      	beq.n	8002308 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002300:	69ba      	ldr	r2, [r7, #24]
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	4313      	orrs	r3, r2
 8002306:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002308:	4a13      	ldr	r2, [pc, #76]	; (8002358 <HAL_GPIO_Init+0x350>)
 800230a:	69bb      	ldr	r3, [r7, #24]
 800230c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800230e:	69fb      	ldr	r3, [r7, #28]
 8002310:	3301      	adds	r3, #1
 8002312:	61fb      	str	r3, [r7, #28]
 8002314:	69fb      	ldr	r3, [r7, #28]
 8002316:	2b0f      	cmp	r3, #15
 8002318:	f67f ae84 	bls.w	8002024 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800231c:	bf00      	nop
 800231e:	3724      	adds	r7, #36	; 0x24
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr
 8002328:	40023800 	.word	0x40023800
 800232c:	40013800 	.word	0x40013800
 8002330:	40020000 	.word	0x40020000
 8002334:	40020400 	.word	0x40020400
 8002338:	40020800 	.word	0x40020800
 800233c:	40020c00 	.word	0x40020c00
 8002340:	40021000 	.word	0x40021000
 8002344:	40021400 	.word	0x40021400
 8002348:	40021800 	.word	0x40021800
 800234c:	40021c00 	.word	0x40021c00
 8002350:	40022000 	.word	0x40022000
 8002354:	40022400 	.word	0x40022400
 8002358:	40013c00 	.word	0x40013c00

0800235c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800235c:	b480      	push	{r7}
 800235e:	b085      	sub	sp, #20
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
 8002364:	460b      	mov	r3, r1
 8002366:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	691a      	ldr	r2, [r3, #16]
 800236c:	887b      	ldrh	r3, [r7, #2]
 800236e:	4013      	ands	r3, r2
 8002370:	2b00      	cmp	r3, #0
 8002372:	d002      	beq.n	800237a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002374:	2301      	movs	r3, #1
 8002376:	73fb      	strb	r3, [r7, #15]
 8002378:	e001      	b.n	800237e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800237a:	2300      	movs	r3, #0
 800237c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800237e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002380:	4618      	mov	r0, r3
 8002382:	3714      	adds	r7, #20
 8002384:	46bd      	mov	sp, r7
 8002386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238a:	4770      	bx	lr

0800238c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800238c:	b480      	push	{r7}
 800238e:	b083      	sub	sp, #12
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
 8002394:	460b      	mov	r3, r1
 8002396:	807b      	strh	r3, [r7, #2]
 8002398:	4613      	mov	r3, r2
 800239a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800239c:	787b      	ldrb	r3, [r7, #1]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d003      	beq.n	80023aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80023a2:	887a      	ldrh	r2, [r7, #2]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80023a8:	e003      	b.n	80023b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80023aa:	887b      	ldrh	r3, [r7, #2]
 80023ac:	041a      	lsls	r2, r3, #16
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	619a      	str	r2, [r3, #24]
}
 80023b2:	bf00      	nop
 80023b4:	370c      	adds	r7, #12
 80023b6:	46bd      	mov	sp, r7
 80023b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023bc:	4770      	bx	lr
	...

080023c0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b082      	sub	sp, #8
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	4603      	mov	r3, r0
 80023c8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80023ca:	4b08      	ldr	r3, [pc, #32]	; (80023ec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80023cc:	695a      	ldr	r2, [r3, #20]
 80023ce:	88fb      	ldrh	r3, [r7, #6]
 80023d0:	4013      	ands	r3, r2
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d006      	beq.n	80023e4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80023d6:	4a05      	ldr	r2, [pc, #20]	; (80023ec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80023d8:	88fb      	ldrh	r3, [r7, #6]
 80023da:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80023dc:	88fb      	ldrh	r3, [r7, #6]
 80023de:	4618      	mov	r0, r3
 80023e0:	f005 fe2c 	bl	800803c <HAL_GPIO_EXTI_Callback>
  }
}
 80023e4:	bf00      	nop
 80023e6:	3708      	adds	r7, #8
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}
 80023ec:	40013c00 	.word	0x40013c00

080023f0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80023f6:	2300      	movs	r3, #0
 80023f8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80023fa:	2300      	movs	r3, #0
 80023fc:	603b      	str	r3, [r7, #0]
 80023fe:	4a20      	ldr	r2, [pc, #128]	; (8002480 <HAL_PWREx_EnableOverDrive+0x90>)
 8002400:	4b1f      	ldr	r3, [pc, #124]	; (8002480 <HAL_PWREx_EnableOverDrive+0x90>)
 8002402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002404:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002408:	6413      	str	r3, [r2, #64]	; 0x40
 800240a:	4b1d      	ldr	r3, [pc, #116]	; (8002480 <HAL_PWREx_EnableOverDrive+0x90>)
 800240c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800240e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002412:	603b      	str	r3, [r7, #0]
 8002414:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002416:	4b1b      	ldr	r3, [pc, #108]	; (8002484 <HAL_PWREx_EnableOverDrive+0x94>)
 8002418:	2201      	movs	r2, #1
 800241a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800241c:	f7fe fd18 	bl	8000e50 <HAL_GetTick>
 8002420:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002422:	e009      	b.n	8002438 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002424:	f7fe fd14 	bl	8000e50 <HAL_GetTick>
 8002428:	4602      	mov	r2, r0
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	1ad3      	subs	r3, r2, r3
 800242e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002432:	d901      	bls.n	8002438 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8002434:	2303      	movs	r3, #3
 8002436:	e01f      	b.n	8002478 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002438:	4b13      	ldr	r3, [pc, #76]	; (8002488 <HAL_PWREx_EnableOverDrive+0x98>)
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002440:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002444:	d1ee      	bne.n	8002424 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002446:	4b11      	ldr	r3, [pc, #68]	; (800248c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002448:	2201      	movs	r2, #1
 800244a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800244c:	f7fe fd00 	bl	8000e50 <HAL_GetTick>
 8002450:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002452:	e009      	b.n	8002468 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002454:	f7fe fcfc 	bl	8000e50 <HAL_GetTick>
 8002458:	4602      	mov	r2, r0
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	1ad3      	subs	r3, r2, r3
 800245e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002462:	d901      	bls.n	8002468 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8002464:	2303      	movs	r3, #3
 8002466:	e007      	b.n	8002478 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002468:	4b07      	ldr	r3, [pc, #28]	; (8002488 <HAL_PWREx_EnableOverDrive+0x98>)
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002470:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002474:	d1ee      	bne.n	8002454 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8002476:	2300      	movs	r3, #0
}
 8002478:	4618      	mov	r0, r3
 800247a:	3708      	adds	r7, #8
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}
 8002480:	40023800 	.word	0x40023800
 8002484:	420e0040 	.word	0x420e0040
 8002488:	40007000 	.word	0x40007000
 800248c:	420e0044 	.word	0x420e0044

08002490 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b086      	sub	sp, #24
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d101      	bne.n	80024a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	e22d      	b.n	80028fe <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f003 0301 	and.w	r3, r3, #1
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d075      	beq.n	800259a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80024ae:	4ba3      	ldr	r3, [pc, #652]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 80024b0:	689b      	ldr	r3, [r3, #8]
 80024b2:	f003 030c 	and.w	r3, r3, #12
 80024b6:	2b04      	cmp	r3, #4
 80024b8:	d00c      	beq.n	80024d4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024ba:	4ba0      	ldr	r3, [pc, #640]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 80024bc:	689b      	ldr	r3, [r3, #8]
 80024be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80024c2:	2b08      	cmp	r3, #8
 80024c4:	d112      	bne.n	80024ec <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024c6:	4b9d      	ldr	r3, [pc, #628]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80024d2:	d10b      	bne.n	80024ec <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024d4:	4b99      	ldr	r3, [pc, #612]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d05b      	beq.n	8002598 <HAL_RCC_OscConfig+0x108>
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d157      	bne.n	8002598 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	e208      	b.n	80028fe <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024f4:	d106      	bne.n	8002504 <HAL_RCC_OscConfig+0x74>
 80024f6:	4a91      	ldr	r2, [pc, #580]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 80024f8:	4b90      	ldr	r3, [pc, #576]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002500:	6013      	str	r3, [r2, #0]
 8002502:	e01d      	b.n	8002540 <HAL_RCC_OscConfig+0xb0>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800250c:	d10c      	bne.n	8002528 <HAL_RCC_OscConfig+0x98>
 800250e:	4a8b      	ldr	r2, [pc, #556]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 8002510:	4b8a      	ldr	r3, [pc, #552]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002518:	6013      	str	r3, [r2, #0]
 800251a:	4a88      	ldr	r2, [pc, #544]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 800251c:	4b87      	ldr	r3, [pc, #540]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002524:	6013      	str	r3, [r2, #0]
 8002526:	e00b      	b.n	8002540 <HAL_RCC_OscConfig+0xb0>
 8002528:	4a84      	ldr	r2, [pc, #528]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 800252a:	4b84      	ldr	r3, [pc, #528]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002532:	6013      	str	r3, [r2, #0]
 8002534:	4a81      	ldr	r2, [pc, #516]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 8002536:	4b81      	ldr	r3, [pc, #516]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800253e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d013      	beq.n	8002570 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002548:	f7fe fc82 	bl	8000e50 <HAL_GetTick>
 800254c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800254e:	e008      	b.n	8002562 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002550:	f7fe fc7e 	bl	8000e50 <HAL_GetTick>
 8002554:	4602      	mov	r2, r0
 8002556:	693b      	ldr	r3, [r7, #16]
 8002558:	1ad3      	subs	r3, r2, r3
 800255a:	2b64      	cmp	r3, #100	; 0x64
 800255c:	d901      	bls.n	8002562 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800255e:	2303      	movs	r3, #3
 8002560:	e1cd      	b.n	80028fe <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002562:	4b76      	ldr	r3, [pc, #472]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800256a:	2b00      	cmp	r3, #0
 800256c:	d0f0      	beq.n	8002550 <HAL_RCC_OscConfig+0xc0>
 800256e:	e014      	b.n	800259a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002570:	f7fe fc6e 	bl	8000e50 <HAL_GetTick>
 8002574:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002576:	e008      	b.n	800258a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002578:	f7fe fc6a 	bl	8000e50 <HAL_GetTick>
 800257c:	4602      	mov	r2, r0
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	1ad3      	subs	r3, r2, r3
 8002582:	2b64      	cmp	r3, #100	; 0x64
 8002584:	d901      	bls.n	800258a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002586:	2303      	movs	r3, #3
 8002588:	e1b9      	b.n	80028fe <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800258a:	4b6c      	ldr	r3, [pc, #432]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002592:	2b00      	cmp	r3, #0
 8002594:	d1f0      	bne.n	8002578 <HAL_RCC_OscConfig+0xe8>
 8002596:	e000      	b.n	800259a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002598:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f003 0302 	and.w	r3, r3, #2
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d063      	beq.n	800266e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80025a6:	4b65      	ldr	r3, [pc, #404]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 80025a8:	689b      	ldr	r3, [r3, #8]
 80025aa:	f003 030c 	and.w	r3, r3, #12
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d00b      	beq.n	80025ca <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025b2:	4b62      	ldr	r3, [pc, #392]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 80025b4:	689b      	ldr	r3, [r3, #8]
 80025b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80025ba:	2b08      	cmp	r3, #8
 80025bc:	d11c      	bne.n	80025f8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025be:	4b5f      	ldr	r3, [pc, #380]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d116      	bne.n	80025f8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025ca:	4b5c      	ldr	r3, [pc, #368]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f003 0302 	and.w	r3, r3, #2
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d005      	beq.n	80025e2 <HAL_RCC_OscConfig+0x152>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	68db      	ldr	r3, [r3, #12]
 80025da:	2b01      	cmp	r3, #1
 80025dc:	d001      	beq.n	80025e2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80025de:	2301      	movs	r3, #1
 80025e0:	e18d      	b.n	80028fe <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025e2:	4956      	ldr	r1, [pc, #344]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 80025e4:	4b55      	ldr	r3, [pc, #340]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	691b      	ldr	r3, [r3, #16]
 80025f0:	00db      	lsls	r3, r3, #3
 80025f2:	4313      	orrs	r3, r2
 80025f4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025f6:	e03a      	b.n	800266e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	68db      	ldr	r3, [r3, #12]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d020      	beq.n	8002642 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002600:	4b4f      	ldr	r3, [pc, #316]	; (8002740 <HAL_RCC_OscConfig+0x2b0>)
 8002602:	2201      	movs	r2, #1
 8002604:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002606:	f7fe fc23 	bl	8000e50 <HAL_GetTick>
 800260a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800260c:	e008      	b.n	8002620 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800260e:	f7fe fc1f 	bl	8000e50 <HAL_GetTick>
 8002612:	4602      	mov	r2, r0
 8002614:	693b      	ldr	r3, [r7, #16]
 8002616:	1ad3      	subs	r3, r2, r3
 8002618:	2b02      	cmp	r3, #2
 800261a:	d901      	bls.n	8002620 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800261c:	2303      	movs	r3, #3
 800261e:	e16e      	b.n	80028fe <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002620:	4b46      	ldr	r3, [pc, #280]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f003 0302 	and.w	r3, r3, #2
 8002628:	2b00      	cmp	r3, #0
 800262a:	d0f0      	beq.n	800260e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800262c:	4943      	ldr	r1, [pc, #268]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 800262e:	4b43      	ldr	r3, [pc, #268]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	691b      	ldr	r3, [r3, #16]
 800263a:	00db      	lsls	r3, r3, #3
 800263c:	4313      	orrs	r3, r2
 800263e:	600b      	str	r3, [r1, #0]
 8002640:	e015      	b.n	800266e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002642:	4b3f      	ldr	r3, [pc, #252]	; (8002740 <HAL_RCC_OscConfig+0x2b0>)
 8002644:	2200      	movs	r2, #0
 8002646:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002648:	f7fe fc02 	bl	8000e50 <HAL_GetTick>
 800264c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800264e:	e008      	b.n	8002662 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002650:	f7fe fbfe 	bl	8000e50 <HAL_GetTick>
 8002654:	4602      	mov	r2, r0
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	1ad3      	subs	r3, r2, r3
 800265a:	2b02      	cmp	r3, #2
 800265c:	d901      	bls.n	8002662 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800265e:	2303      	movs	r3, #3
 8002660:	e14d      	b.n	80028fe <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002662:	4b36      	ldr	r3, [pc, #216]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f003 0302 	and.w	r3, r3, #2
 800266a:	2b00      	cmp	r3, #0
 800266c:	d1f0      	bne.n	8002650 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f003 0308 	and.w	r3, r3, #8
 8002676:	2b00      	cmp	r3, #0
 8002678:	d030      	beq.n	80026dc <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	695b      	ldr	r3, [r3, #20]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d016      	beq.n	80026b0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002682:	4b30      	ldr	r3, [pc, #192]	; (8002744 <HAL_RCC_OscConfig+0x2b4>)
 8002684:	2201      	movs	r2, #1
 8002686:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002688:	f7fe fbe2 	bl	8000e50 <HAL_GetTick>
 800268c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800268e:	e008      	b.n	80026a2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002690:	f7fe fbde 	bl	8000e50 <HAL_GetTick>
 8002694:	4602      	mov	r2, r0
 8002696:	693b      	ldr	r3, [r7, #16]
 8002698:	1ad3      	subs	r3, r2, r3
 800269a:	2b02      	cmp	r3, #2
 800269c:	d901      	bls.n	80026a2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800269e:	2303      	movs	r3, #3
 80026a0:	e12d      	b.n	80028fe <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026a2:	4b26      	ldr	r3, [pc, #152]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 80026a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026a6:	f003 0302 	and.w	r3, r3, #2
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d0f0      	beq.n	8002690 <HAL_RCC_OscConfig+0x200>
 80026ae:	e015      	b.n	80026dc <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026b0:	4b24      	ldr	r3, [pc, #144]	; (8002744 <HAL_RCC_OscConfig+0x2b4>)
 80026b2:	2200      	movs	r2, #0
 80026b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026b6:	f7fe fbcb 	bl	8000e50 <HAL_GetTick>
 80026ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026bc:	e008      	b.n	80026d0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026be:	f7fe fbc7 	bl	8000e50 <HAL_GetTick>
 80026c2:	4602      	mov	r2, r0
 80026c4:	693b      	ldr	r3, [r7, #16]
 80026c6:	1ad3      	subs	r3, r2, r3
 80026c8:	2b02      	cmp	r3, #2
 80026ca:	d901      	bls.n	80026d0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80026cc:	2303      	movs	r3, #3
 80026ce:	e116      	b.n	80028fe <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026d0:	4b1a      	ldr	r3, [pc, #104]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 80026d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026d4:	f003 0302 	and.w	r3, r3, #2
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d1f0      	bne.n	80026be <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f003 0304 	and.w	r3, r3, #4
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	f000 80a0 	beq.w	800282a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026ea:	2300      	movs	r3, #0
 80026ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026ee:	4b13      	ldr	r3, [pc, #76]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 80026f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d10f      	bne.n	800271a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026fa:	2300      	movs	r3, #0
 80026fc:	60fb      	str	r3, [r7, #12]
 80026fe:	4a0f      	ldr	r2, [pc, #60]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 8002700:	4b0e      	ldr	r3, [pc, #56]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 8002702:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002704:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002708:	6413      	str	r3, [r2, #64]	; 0x40
 800270a:	4b0c      	ldr	r3, [pc, #48]	; (800273c <HAL_RCC_OscConfig+0x2ac>)
 800270c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800270e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002712:	60fb      	str	r3, [r7, #12]
 8002714:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002716:	2301      	movs	r3, #1
 8002718:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800271a:	4b0b      	ldr	r3, [pc, #44]	; (8002748 <HAL_RCC_OscConfig+0x2b8>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002722:	2b00      	cmp	r3, #0
 8002724:	d121      	bne.n	800276a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002726:	4a08      	ldr	r2, [pc, #32]	; (8002748 <HAL_RCC_OscConfig+0x2b8>)
 8002728:	4b07      	ldr	r3, [pc, #28]	; (8002748 <HAL_RCC_OscConfig+0x2b8>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002730:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002732:	f7fe fb8d 	bl	8000e50 <HAL_GetTick>
 8002736:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002738:	e011      	b.n	800275e <HAL_RCC_OscConfig+0x2ce>
 800273a:	bf00      	nop
 800273c:	40023800 	.word	0x40023800
 8002740:	42470000 	.word	0x42470000
 8002744:	42470e80 	.word	0x42470e80
 8002748:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800274c:	f7fe fb80 	bl	8000e50 <HAL_GetTick>
 8002750:	4602      	mov	r2, r0
 8002752:	693b      	ldr	r3, [r7, #16]
 8002754:	1ad3      	subs	r3, r2, r3
 8002756:	2b02      	cmp	r3, #2
 8002758:	d901      	bls.n	800275e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800275a:	2303      	movs	r3, #3
 800275c:	e0cf      	b.n	80028fe <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800275e:	4b6a      	ldr	r3, [pc, #424]	; (8002908 <HAL_RCC_OscConfig+0x478>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002766:	2b00      	cmp	r3, #0
 8002768:	d0f0      	beq.n	800274c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	689b      	ldr	r3, [r3, #8]
 800276e:	2b01      	cmp	r3, #1
 8002770:	d106      	bne.n	8002780 <HAL_RCC_OscConfig+0x2f0>
 8002772:	4a66      	ldr	r2, [pc, #408]	; (800290c <HAL_RCC_OscConfig+0x47c>)
 8002774:	4b65      	ldr	r3, [pc, #404]	; (800290c <HAL_RCC_OscConfig+0x47c>)
 8002776:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002778:	f043 0301 	orr.w	r3, r3, #1
 800277c:	6713      	str	r3, [r2, #112]	; 0x70
 800277e:	e01c      	b.n	80027ba <HAL_RCC_OscConfig+0x32a>
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	689b      	ldr	r3, [r3, #8]
 8002784:	2b05      	cmp	r3, #5
 8002786:	d10c      	bne.n	80027a2 <HAL_RCC_OscConfig+0x312>
 8002788:	4a60      	ldr	r2, [pc, #384]	; (800290c <HAL_RCC_OscConfig+0x47c>)
 800278a:	4b60      	ldr	r3, [pc, #384]	; (800290c <HAL_RCC_OscConfig+0x47c>)
 800278c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800278e:	f043 0304 	orr.w	r3, r3, #4
 8002792:	6713      	str	r3, [r2, #112]	; 0x70
 8002794:	4a5d      	ldr	r2, [pc, #372]	; (800290c <HAL_RCC_OscConfig+0x47c>)
 8002796:	4b5d      	ldr	r3, [pc, #372]	; (800290c <HAL_RCC_OscConfig+0x47c>)
 8002798:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800279a:	f043 0301 	orr.w	r3, r3, #1
 800279e:	6713      	str	r3, [r2, #112]	; 0x70
 80027a0:	e00b      	b.n	80027ba <HAL_RCC_OscConfig+0x32a>
 80027a2:	4a5a      	ldr	r2, [pc, #360]	; (800290c <HAL_RCC_OscConfig+0x47c>)
 80027a4:	4b59      	ldr	r3, [pc, #356]	; (800290c <HAL_RCC_OscConfig+0x47c>)
 80027a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027a8:	f023 0301 	bic.w	r3, r3, #1
 80027ac:	6713      	str	r3, [r2, #112]	; 0x70
 80027ae:	4a57      	ldr	r2, [pc, #348]	; (800290c <HAL_RCC_OscConfig+0x47c>)
 80027b0:	4b56      	ldr	r3, [pc, #344]	; (800290c <HAL_RCC_OscConfig+0x47c>)
 80027b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027b4:	f023 0304 	bic.w	r3, r3, #4
 80027b8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	689b      	ldr	r3, [r3, #8]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d015      	beq.n	80027ee <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027c2:	f7fe fb45 	bl	8000e50 <HAL_GetTick>
 80027c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027c8:	e00a      	b.n	80027e0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027ca:	f7fe fb41 	bl	8000e50 <HAL_GetTick>
 80027ce:	4602      	mov	r2, r0
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	1ad3      	subs	r3, r2, r3
 80027d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80027d8:	4293      	cmp	r3, r2
 80027da:	d901      	bls.n	80027e0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80027dc:	2303      	movs	r3, #3
 80027de:	e08e      	b.n	80028fe <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027e0:	4b4a      	ldr	r3, [pc, #296]	; (800290c <HAL_RCC_OscConfig+0x47c>)
 80027e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027e4:	f003 0302 	and.w	r3, r3, #2
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d0ee      	beq.n	80027ca <HAL_RCC_OscConfig+0x33a>
 80027ec:	e014      	b.n	8002818 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027ee:	f7fe fb2f 	bl	8000e50 <HAL_GetTick>
 80027f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027f4:	e00a      	b.n	800280c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027f6:	f7fe fb2b 	bl	8000e50 <HAL_GetTick>
 80027fa:	4602      	mov	r2, r0
 80027fc:	693b      	ldr	r3, [r7, #16]
 80027fe:	1ad3      	subs	r3, r2, r3
 8002800:	f241 3288 	movw	r2, #5000	; 0x1388
 8002804:	4293      	cmp	r3, r2
 8002806:	d901      	bls.n	800280c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002808:	2303      	movs	r3, #3
 800280a:	e078      	b.n	80028fe <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800280c:	4b3f      	ldr	r3, [pc, #252]	; (800290c <HAL_RCC_OscConfig+0x47c>)
 800280e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002810:	f003 0302 	and.w	r3, r3, #2
 8002814:	2b00      	cmp	r3, #0
 8002816:	d1ee      	bne.n	80027f6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002818:	7dfb      	ldrb	r3, [r7, #23]
 800281a:	2b01      	cmp	r3, #1
 800281c:	d105      	bne.n	800282a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800281e:	4a3b      	ldr	r2, [pc, #236]	; (800290c <HAL_RCC_OscConfig+0x47c>)
 8002820:	4b3a      	ldr	r3, [pc, #232]	; (800290c <HAL_RCC_OscConfig+0x47c>)
 8002822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002824:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002828:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	699b      	ldr	r3, [r3, #24]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d064      	beq.n	80028fc <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002832:	4b36      	ldr	r3, [pc, #216]	; (800290c <HAL_RCC_OscConfig+0x47c>)
 8002834:	689b      	ldr	r3, [r3, #8]
 8002836:	f003 030c 	and.w	r3, r3, #12
 800283a:	2b08      	cmp	r3, #8
 800283c:	d05c      	beq.n	80028f8 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	699b      	ldr	r3, [r3, #24]
 8002842:	2b02      	cmp	r3, #2
 8002844:	d141      	bne.n	80028ca <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002846:	4b32      	ldr	r3, [pc, #200]	; (8002910 <HAL_RCC_OscConfig+0x480>)
 8002848:	2200      	movs	r2, #0
 800284a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800284c:	f7fe fb00 	bl	8000e50 <HAL_GetTick>
 8002850:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002852:	e008      	b.n	8002866 <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002854:	f7fe fafc 	bl	8000e50 <HAL_GetTick>
 8002858:	4602      	mov	r2, r0
 800285a:	693b      	ldr	r3, [r7, #16]
 800285c:	1ad3      	subs	r3, r2, r3
 800285e:	2b02      	cmp	r3, #2
 8002860:	d901      	bls.n	8002866 <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 8002862:	2303      	movs	r3, #3
 8002864:	e04b      	b.n	80028fe <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002866:	4b29      	ldr	r3, [pc, #164]	; (800290c <HAL_RCC_OscConfig+0x47c>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800286e:	2b00      	cmp	r3, #0
 8002870:	d1f0      	bne.n	8002854 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002872:	4926      	ldr	r1, [pc, #152]	; (800290c <HAL_RCC_OscConfig+0x47c>)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	69da      	ldr	r2, [r3, #28]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6a1b      	ldr	r3, [r3, #32]
 800287c:	431a      	orrs	r2, r3
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002882:	019b      	lsls	r3, r3, #6
 8002884:	431a      	orrs	r2, r3
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800288a:	085b      	lsrs	r3, r3, #1
 800288c:	3b01      	subs	r3, #1
 800288e:	041b      	lsls	r3, r3, #16
 8002890:	431a      	orrs	r2, r3
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002896:	061b      	lsls	r3, r3, #24
 8002898:	4313      	orrs	r3, r2
 800289a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800289c:	4b1c      	ldr	r3, [pc, #112]	; (8002910 <HAL_RCC_OscConfig+0x480>)
 800289e:	2201      	movs	r2, #1
 80028a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028a2:	f7fe fad5 	bl	8000e50 <HAL_GetTick>
 80028a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028a8:	e008      	b.n	80028bc <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028aa:	f7fe fad1 	bl	8000e50 <HAL_GetTick>
 80028ae:	4602      	mov	r2, r0
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	1ad3      	subs	r3, r2, r3
 80028b4:	2b02      	cmp	r3, #2
 80028b6:	d901      	bls.n	80028bc <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80028b8:	2303      	movs	r3, #3
 80028ba:	e020      	b.n	80028fe <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028bc:	4b13      	ldr	r3, [pc, #76]	; (800290c <HAL_RCC_OscConfig+0x47c>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d0f0      	beq.n	80028aa <HAL_RCC_OscConfig+0x41a>
 80028c8:	e018      	b.n	80028fc <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028ca:	4b11      	ldr	r3, [pc, #68]	; (8002910 <HAL_RCC_OscConfig+0x480>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028d0:	f7fe fabe 	bl	8000e50 <HAL_GetTick>
 80028d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028d6:	e008      	b.n	80028ea <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028d8:	f7fe faba 	bl	8000e50 <HAL_GetTick>
 80028dc:	4602      	mov	r2, r0
 80028de:	693b      	ldr	r3, [r7, #16]
 80028e0:	1ad3      	subs	r3, r2, r3
 80028e2:	2b02      	cmp	r3, #2
 80028e4:	d901      	bls.n	80028ea <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 80028e6:	2303      	movs	r3, #3
 80028e8:	e009      	b.n	80028fe <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028ea:	4b08      	ldr	r3, [pc, #32]	; (800290c <HAL_RCC_OscConfig+0x47c>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d1f0      	bne.n	80028d8 <HAL_RCC_OscConfig+0x448>
 80028f6:	e001      	b.n	80028fc <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80028f8:	2301      	movs	r3, #1
 80028fa:	e000      	b.n	80028fe <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 80028fc:	2300      	movs	r3, #0
}
 80028fe:	4618      	mov	r0, r3
 8002900:	3718      	adds	r7, #24
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}
 8002906:	bf00      	nop
 8002908:	40007000 	.word	0x40007000
 800290c:	40023800 	.word	0x40023800
 8002910:	42470060 	.word	0x42470060

08002914 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b084      	sub	sp, #16
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
 800291c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d101      	bne.n	8002928 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	e0ca      	b.n	8002abe <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002928:	4b67      	ldr	r3, [pc, #412]	; (8002ac8 <HAL_RCC_ClockConfig+0x1b4>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f003 020f 	and.w	r2, r3, #15
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	429a      	cmp	r2, r3
 8002934:	d20c      	bcs.n	8002950 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002936:	4b64      	ldr	r3, [pc, #400]	; (8002ac8 <HAL_RCC_ClockConfig+0x1b4>)
 8002938:	683a      	ldr	r2, [r7, #0]
 800293a:	b2d2      	uxtb	r2, r2
 800293c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800293e:	4b62      	ldr	r3, [pc, #392]	; (8002ac8 <HAL_RCC_ClockConfig+0x1b4>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f003 020f 	and.w	r2, r3, #15
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	429a      	cmp	r2, r3
 800294a:	d001      	beq.n	8002950 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800294c:	2301      	movs	r3, #1
 800294e:	e0b6      	b.n	8002abe <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f003 0302 	and.w	r3, r3, #2
 8002958:	2b00      	cmp	r3, #0
 800295a:	d020      	beq.n	800299e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f003 0304 	and.w	r3, r3, #4
 8002964:	2b00      	cmp	r3, #0
 8002966:	d005      	beq.n	8002974 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002968:	4a58      	ldr	r2, [pc, #352]	; (8002acc <HAL_RCC_ClockConfig+0x1b8>)
 800296a:	4b58      	ldr	r3, [pc, #352]	; (8002acc <HAL_RCC_ClockConfig+0x1b8>)
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002972:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f003 0308 	and.w	r3, r3, #8
 800297c:	2b00      	cmp	r3, #0
 800297e:	d005      	beq.n	800298c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002980:	4a52      	ldr	r2, [pc, #328]	; (8002acc <HAL_RCC_ClockConfig+0x1b8>)
 8002982:	4b52      	ldr	r3, [pc, #328]	; (8002acc <HAL_RCC_ClockConfig+0x1b8>)
 8002984:	689b      	ldr	r3, [r3, #8]
 8002986:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800298a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800298c:	494f      	ldr	r1, [pc, #316]	; (8002acc <HAL_RCC_ClockConfig+0x1b8>)
 800298e:	4b4f      	ldr	r3, [pc, #316]	; (8002acc <HAL_RCC_ClockConfig+0x1b8>)
 8002990:	689b      	ldr	r3, [r3, #8]
 8002992:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	689b      	ldr	r3, [r3, #8]
 800299a:	4313      	orrs	r3, r2
 800299c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f003 0301 	and.w	r3, r3, #1
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d044      	beq.n	8002a34 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	2b01      	cmp	r3, #1
 80029b0:	d107      	bne.n	80029c2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029b2:	4b46      	ldr	r3, [pc, #280]	; (8002acc <HAL_RCC_ClockConfig+0x1b8>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d119      	bne.n	80029f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	e07d      	b.n	8002abe <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	2b02      	cmp	r3, #2
 80029c8:	d003      	beq.n	80029d2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80029ce:	2b03      	cmp	r3, #3
 80029d0:	d107      	bne.n	80029e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029d2:	4b3e      	ldr	r3, [pc, #248]	; (8002acc <HAL_RCC_ClockConfig+0x1b8>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d109      	bne.n	80029f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029de:	2301      	movs	r3, #1
 80029e0:	e06d      	b.n	8002abe <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029e2:	4b3a      	ldr	r3, [pc, #232]	; (8002acc <HAL_RCC_ClockConfig+0x1b8>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f003 0302 	and.w	r3, r3, #2
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d101      	bne.n	80029f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
 80029f0:	e065      	b.n	8002abe <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029f2:	4936      	ldr	r1, [pc, #216]	; (8002acc <HAL_RCC_ClockConfig+0x1b8>)
 80029f4:	4b35      	ldr	r3, [pc, #212]	; (8002acc <HAL_RCC_ClockConfig+0x1b8>)
 80029f6:	689b      	ldr	r3, [r3, #8]
 80029f8:	f023 0203 	bic.w	r2, r3, #3
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	4313      	orrs	r3, r2
 8002a02:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a04:	f7fe fa24 	bl	8000e50 <HAL_GetTick>
 8002a08:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a0a:	e00a      	b.n	8002a22 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a0c:	f7fe fa20 	bl	8000e50 <HAL_GetTick>
 8002a10:	4602      	mov	r2, r0
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	1ad3      	subs	r3, r2, r3
 8002a16:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d901      	bls.n	8002a22 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a1e:	2303      	movs	r3, #3
 8002a20:	e04d      	b.n	8002abe <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a22:	4b2a      	ldr	r3, [pc, #168]	; (8002acc <HAL_RCC_ClockConfig+0x1b8>)
 8002a24:	689b      	ldr	r3, [r3, #8]
 8002a26:	f003 020c 	and.w	r2, r3, #12
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	009b      	lsls	r3, r3, #2
 8002a30:	429a      	cmp	r2, r3
 8002a32:	d1eb      	bne.n	8002a0c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a34:	4b24      	ldr	r3, [pc, #144]	; (8002ac8 <HAL_RCC_ClockConfig+0x1b4>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f003 020f 	and.w	r2, r3, #15
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	429a      	cmp	r2, r3
 8002a40:	d90c      	bls.n	8002a5c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a42:	4b21      	ldr	r3, [pc, #132]	; (8002ac8 <HAL_RCC_ClockConfig+0x1b4>)
 8002a44:	683a      	ldr	r2, [r7, #0]
 8002a46:	b2d2      	uxtb	r2, r2
 8002a48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a4a:	4b1f      	ldr	r3, [pc, #124]	; (8002ac8 <HAL_RCC_ClockConfig+0x1b4>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 020f 	and.w	r2, r3, #15
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	429a      	cmp	r2, r3
 8002a56:	d001      	beq.n	8002a5c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	e030      	b.n	8002abe <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f003 0304 	and.w	r3, r3, #4
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d008      	beq.n	8002a7a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a68:	4918      	ldr	r1, [pc, #96]	; (8002acc <HAL_RCC_ClockConfig+0x1b8>)
 8002a6a:	4b18      	ldr	r3, [pc, #96]	; (8002acc <HAL_RCC_ClockConfig+0x1b8>)
 8002a6c:	689b      	ldr	r3, [r3, #8]
 8002a6e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	68db      	ldr	r3, [r3, #12]
 8002a76:	4313      	orrs	r3, r2
 8002a78:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 0308 	and.w	r3, r3, #8
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d009      	beq.n	8002a9a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a86:	4911      	ldr	r1, [pc, #68]	; (8002acc <HAL_RCC_ClockConfig+0x1b8>)
 8002a88:	4b10      	ldr	r3, [pc, #64]	; (8002acc <HAL_RCC_ClockConfig+0x1b8>)
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	691b      	ldr	r3, [r3, #16]
 8002a94:	00db      	lsls	r3, r3, #3
 8002a96:	4313      	orrs	r3, r2
 8002a98:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002a9a:	f000 f81d 	bl	8002ad8 <HAL_RCC_GetSysClockFreq>
 8002a9e:	4601      	mov	r1, r0
 8002aa0:	4b0a      	ldr	r3, [pc, #40]	; (8002acc <HAL_RCC_ClockConfig+0x1b8>)
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	091b      	lsrs	r3, r3, #4
 8002aa6:	f003 030f 	and.w	r3, r3, #15
 8002aaa:	4a09      	ldr	r2, [pc, #36]	; (8002ad0 <HAL_RCC_ClockConfig+0x1bc>)
 8002aac:	5cd3      	ldrb	r3, [r2, r3]
 8002aae:	fa21 f303 	lsr.w	r3, r1, r3
 8002ab2:	4a08      	ldr	r2, [pc, #32]	; (8002ad4 <HAL_RCC_ClockConfig+0x1c0>)
 8002ab4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8002ab6:	2000      	movs	r0, #0
 8002ab8:	f7fe f986 	bl	8000dc8 <HAL_InitTick>

  return HAL_OK;
 8002abc:	2300      	movs	r3, #0
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	3710      	adds	r7, #16
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}
 8002ac6:	bf00      	nop
 8002ac8:	40023c00 	.word	0x40023c00
 8002acc:	40023800 	.word	0x40023800
 8002ad0:	0800ca60 	.word	0x0800ca60
 8002ad4:	20000028 	.word	0x20000028

08002ad8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ad8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002adc:	b087      	sub	sp, #28
 8002ade:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	60fa      	str	r2, [r7, #12]
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	617a      	str	r2, [r7, #20]
 8002ae8:	2200      	movs	r2, #0
 8002aea:	60ba      	str	r2, [r7, #8]
  uint32_t sysclockfreq = 0U;
 8002aec:	2200      	movs	r2, #0
 8002aee:	613a      	str	r2, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002af0:	4a51      	ldr	r2, [pc, #324]	; (8002c38 <HAL_RCC_GetSysClockFreq+0x160>)
 8002af2:	6892      	ldr	r2, [r2, #8]
 8002af4:	f002 020c 	and.w	r2, r2, #12
 8002af8:	2a04      	cmp	r2, #4
 8002afa:	d007      	beq.n	8002b0c <HAL_RCC_GetSysClockFreq+0x34>
 8002afc:	2a08      	cmp	r2, #8
 8002afe:	d008      	beq.n	8002b12 <HAL_RCC_GetSysClockFreq+0x3a>
 8002b00:	2a00      	cmp	r2, #0
 8002b02:	f040 8090 	bne.w	8002c26 <HAL_RCC_GetSysClockFreq+0x14e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002b06:	4b4d      	ldr	r3, [pc, #308]	; (8002c3c <HAL_RCC_GetSysClockFreq+0x164>)
 8002b08:	613b      	str	r3, [r7, #16]
       break;
 8002b0a:	e08f      	b.n	8002c2c <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002b0c:	4b4c      	ldr	r3, [pc, #304]	; (8002c40 <HAL_RCC_GetSysClockFreq+0x168>)
 8002b0e:	613b      	str	r3, [r7, #16]
      break;
 8002b10:	e08c      	b.n	8002c2c <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002b12:	4a49      	ldr	r2, [pc, #292]	; (8002c38 <HAL_RCC_GetSysClockFreq+0x160>)
 8002b14:	6852      	ldr	r2, [r2, #4]
 8002b16:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8002b1a:	60fa      	str	r2, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b1c:	4a46      	ldr	r2, [pc, #280]	; (8002c38 <HAL_RCC_GetSysClockFreq+0x160>)
 8002b1e:	6852      	ldr	r2, [r2, #4]
 8002b20:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8002b24:	2a00      	cmp	r2, #0
 8002b26:	d023      	beq.n	8002b70 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b28:	4b43      	ldr	r3, [pc, #268]	; (8002c38 <HAL_RCC_GetSysClockFreq+0x160>)
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	099b      	lsrs	r3, r3, #6
 8002b2e:	f04f 0400 	mov.w	r4, #0
 8002b32:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002b36:	f04f 0200 	mov.w	r2, #0
 8002b3a:	ea03 0301 	and.w	r3, r3, r1
 8002b3e:	ea04 0402 	and.w	r4, r4, r2
 8002b42:	4a3f      	ldr	r2, [pc, #252]	; (8002c40 <HAL_RCC_GetSysClockFreq+0x168>)
 8002b44:	fb02 f104 	mul.w	r1, r2, r4
 8002b48:	2200      	movs	r2, #0
 8002b4a:	fb02 f203 	mul.w	r2, r2, r3
 8002b4e:	440a      	add	r2, r1
 8002b50:	493b      	ldr	r1, [pc, #236]	; (8002c40 <HAL_RCC_GetSysClockFreq+0x168>)
 8002b52:	fba3 0101 	umull	r0, r1, r3, r1
 8002b56:	1853      	adds	r3, r2, r1
 8002b58:	4619      	mov	r1, r3
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	f04f 0400 	mov.w	r4, #0
 8002b60:	461a      	mov	r2, r3
 8002b62:	4623      	mov	r3, r4
 8002b64:	f7fd ff86 	bl	8000a74 <__aeabi_uldivmod>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	460c      	mov	r4, r1
 8002b6c:	617b      	str	r3, [r7, #20]
 8002b6e:	e04c      	b.n	8002c0a <HAL_RCC_GetSysClockFreq+0x132>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b70:	4a31      	ldr	r2, [pc, #196]	; (8002c38 <HAL_RCC_GetSysClockFreq+0x160>)
 8002b72:	6852      	ldr	r2, [r2, #4]
 8002b74:	0992      	lsrs	r2, r2, #6
 8002b76:	4611      	mov	r1, r2
 8002b78:	f04f 0200 	mov.w	r2, #0
 8002b7c:	f240 15ff 	movw	r5, #511	; 0x1ff
 8002b80:	f04f 0600 	mov.w	r6, #0
 8002b84:	ea05 0501 	and.w	r5, r5, r1
 8002b88:	ea06 0602 	and.w	r6, r6, r2
 8002b8c:	4629      	mov	r1, r5
 8002b8e:	4632      	mov	r2, r6
 8002b90:	ea4f 1b42 	mov.w	fp, r2, lsl #5
 8002b94:	ea4b 6bd1 	orr.w	fp, fp, r1, lsr #27
 8002b98:	ea4f 1a41 	mov.w	sl, r1, lsl #5
 8002b9c:	4651      	mov	r1, sl
 8002b9e:	465a      	mov	r2, fp
 8002ba0:	46aa      	mov	sl, r5
 8002ba2:	46b3      	mov	fp, r6
 8002ba4:	4655      	mov	r5, sl
 8002ba6:	465e      	mov	r6, fp
 8002ba8:	1b4d      	subs	r5, r1, r5
 8002baa:	eb62 0606 	sbc.w	r6, r2, r6
 8002bae:	4629      	mov	r1, r5
 8002bb0:	4632      	mov	r2, r6
 8002bb2:	0194      	lsls	r4, r2, #6
 8002bb4:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002bb8:	018b      	lsls	r3, r1, #6
 8002bba:	1a5b      	subs	r3, r3, r1
 8002bbc:	eb64 0402 	sbc.w	r4, r4, r2
 8002bc0:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 8002bc4:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 8002bc8:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 8002bcc:	4643      	mov	r3, r8
 8002bce:	464c      	mov	r4, r9
 8002bd0:	4655      	mov	r5, sl
 8002bd2:	465e      	mov	r6, fp
 8002bd4:	18ed      	adds	r5, r5, r3
 8002bd6:	eb46 0604 	adc.w	r6, r6, r4
 8002bda:	462b      	mov	r3, r5
 8002bdc:	4634      	mov	r4, r6
 8002bde:	02a2      	lsls	r2, r4, #10
 8002be0:	607a      	str	r2, [r7, #4]
 8002be2:	687a      	ldr	r2, [r7, #4]
 8002be4:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002be8:	607a      	str	r2, [r7, #4]
 8002bea:	029b      	lsls	r3, r3, #10
 8002bec:	603b      	str	r3, [r7, #0]
 8002bee:	e897 0018 	ldmia.w	r7, {r3, r4}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	4621      	mov	r1, r4
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	f04f 0400 	mov.w	r4, #0
 8002bfc:	461a      	mov	r2, r3
 8002bfe:	4623      	mov	r3, r4
 8002c00:	f7fd ff38 	bl	8000a74 <__aeabi_uldivmod>
 8002c04:	4603      	mov	r3, r0
 8002c06:	460c      	mov	r4, r1
 8002c08:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002c0a:	4b0b      	ldr	r3, [pc, #44]	; (8002c38 <HAL_RCC_GetSysClockFreq+0x160>)
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	0c1b      	lsrs	r3, r3, #16
 8002c10:	f003 0303 	and.w	r3, r3, #3
 8002c14:	3301      	adds	r3, #1
 8002c16:	005b      	lsls	r3, r3, #1
 8002c18:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8002c1a:	697a      	ldr	r2, [r7, #20]
 8002c1c:	68bb      	ldr	r3, [r7, #8]
 8002c1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c22:	613b      	str	r3, [r7, #16]
      break;
 8002c24:	e002      	b.n	8002c2c <HAL_RCC_GetSysClockFreq+0x154>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002c26:	4b05      	ldr	r3, [pc, #20]	; (8002c3c <HAL_RCC_GetSysClockFreq+0x164>)
 8002c28:	613b      	str	r3, [r7, #16]
      break;
 8002c2a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c2c:	693b      	ldr	r3, [r7, #16]
}
 8002c2e:	4618      	mov	r0, r3
 8002c30:	371c      	adds	r7, #28
 8002c32:	46bd      	mov	sp, r7
 8002c34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002c38:	40023800 	.word	0x40023800
 8002c3c:	00f42400 	.word	0x00f42400
 8002c40:	017d7840 	.word	0x017d7840

08002c44 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c44:	b480      	push	{r7}
 8002c46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c48:	4b03      	ldr	r3, [pc, #12]	; (8002c58 <HAL_RCC_GetHCLKFreq+0x14>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c54:	4770      	bx	lr
 8002c56:	bf00      	nop
 8002c58:	20000028 	.word	0x20000028

08002c5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002c60:	f7ff fff0 	bl	8002c44 <HAL_RCC_GetHCLKFreq>
 8002c64:	4601      	mov	r1, r0
 8002c66:	4b05      	ldr	r3, [pc, #20]	; (8002c7c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002c68:	689b      	ldr	r3, [r3, #8]
 8002c6a:	0a9b      	lsrs	r3, r3, #10
 8002c6c:	f003 0307 	and.w	r3, r3, #7
 8002c70:	4a03      	ldr	r2, [pc, #12]	; (8002c80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c72:	5cd3      	ldrb	r3, [r2, r3]
 8002c74:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002c78:	4618      	mov	r0, r3
 8002c7a:	bd80      	pop	{r7, pc}
 8002c7c:	40023800 	.word	0x40023800
 8002c80:	0800ca70 	.word	0x0800ca70

08002c84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002c88:	f7ff ffdc 	bl	8002c44 <HAL_RCC_GetHCLKFreq>
 8002c8c:	4601      	mov	r1, r0
 8002c8e:	4b05      	ldr	r3, [pc, #20]	; (8002ca4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002c90:	689b      	ldr	r3, [r3, #8]
 8002c92:	0b5b      	lsrs	r3, r3, #13
 8002c94:	f003 0307 	and.w	r3, r3, #7
 8002c98:	4a03      	ldr	r2, [pc, #12]	; (8002ca8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c9a:	5cd3      	ldrb	r3, [r2, r3]
 8002c9c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	bd80      	pop	{r7, pc}
 8002ca4:	40023800 	.word	0x40023800
 8002ca8:	0800ca70 	.word	0x0800ca70

08002cac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b082      	sub	sp, #8
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d101      	bne.n	8002cbe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	e055      	b.n	8002d6a <HAL_SPI_Init+0xbe>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002cca:	b2db      	uxtb	r3, r3
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d106      	bne.n	8002cde <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002cd8:	6878      	ldr	r0, [r7, #4]
 8002cda:	f005 fab5 	bl	8008248 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2202      	movs	r2, #2
 8002ce2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	687a      	ldr	r2, [r7, #4]
 8002cec:	6812      	ldr	r2, [r2, #0]
 8002cee:	6812      	ldr	r2, [r2, #0]
 8002cf0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002cf4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	687a      	ldr	r2, [r7, #4]
 8002cfc:	6851      	ldr	r1, [r2, #4]
 8002cfe:	687a      	ldr	r2, [r7, #4]
 8002d00:	6892      	ldr	r2, [r2, #8]
 8002d02:	4311      	orrs	r1, r2
 8002d04:	687a      	ldr	r2, [r7, #4]
 8002d06:	68d2      	ldr	r2, [r2, #12]
 8002d08:	4311      	orrs	r1, r2
 8002d0a:	687a      	ldr	r2, [r7, #4]
 8002d0c:	6912      	ldr	r2, [r2, #16]
 8002d0e:	4311      	orrs	r1, r2
 8002d10:	687a      	ldr	r2, [r7, #4]
 8002d12:	6952      	ldr	r2, [r2, #20]
 8002d14:	4311      	orrs	r1, r2
 8002d16:	687a      	ldr	r2, [r7, #4]
 8002d18:	6992      	ldr	r2, [r2, #24]
 8002d1a:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8002d1e:	4311      	orrs	r1, r2
 8002d20:	687a      	ldr	r2, [r7, #4]
 8002d22:	69d2      	ldr	r2, [r2, #28]
 8002d24:	4311      	orrs	r1, r2
 8002d26:	687a      	ldr	r2, [r7, #4]
 8002d28:	6a12      	ldr	r2, [r2, #32]
 8002d2a:	4311      	orrs	r1, r2
 8002d2c:	687a      	ldr	r2, [r7, #4]
 8002d2e:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002d30:	430a      	orrs	r2, r1
 8002d32:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	687a      	ldr	r2, [r7, #4]
 8002d3a:	6992      	ldr	r2, [r2, #24]
 8002d3c:	0c12      	lsrs	r2, r2, #16
 8002d3e:	f002 0104 	and.w	r1, r2, #4
 8002d42:	687a      	ldr	r2, [r7, #4]
 8002d44:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002d46:	430a      	orrs	r2, r1
 8002d48:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	687a      	ldr	r2, [r7, #4]
 8002d50:	6812      	ldr	r2, [r2, #0]
 8002d52:	69d2      	ldr	r2, [r2, #28]
 8002d54:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d58:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2201      	movs	r2, #1
 8002d64:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002d68:	2300      	movs	r3, #0
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	3708      	adds	r7, #8
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}

08002d72 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d72:	b580      	push	{r7, lr}
 8002d74:	b088      	sub	sp, #32
 8002d76:	af00      	add	r7, sp, #0
 8002d78:	60f8      	str	r0, [r7, #12]
 8002d7a:	60b9      	str	r1, [r7, #8]
 8002d7c:	603b      	str	r3, [r7, #0]
 8002d7e:	4613      	mov	r3, r2
 8002d80:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002d82:	2300      	movs	r3, #0
 8002d84:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d101      	bne.n	8002d94 <HAL_SPI_Transmit+0x22>
 8002d90:	2302      	movs	r3, #2
 8002d92:	e11c      	b.n	8002fce <HAL_SPI_Transmit+0x25c>
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	2201      	movs	r2, #1
 8002d98:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002d9c:	f7fe f858 	bl	8000e50 <HAL_GetTick>
 8002da0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002da2:	88fb      	ldrh	r3, [r7, #6]
 8002da4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	2b01      	cmp	r3, #1
 8002db0:	d002      	beq.n	8002db8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002db2:	2302      	movs	r3, #2
 8002db4:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002db6:	e101      	b.n	8002fbc <HAL_SPI_Transmit+0x24a>
  }

  if ((pData == NULL) || (Size == 0U))
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d002      	beq.n	8002dc4 <HAL_SPI_Transmit+0x52>
 8002dbe:	88fb      	ldrh	r3, [r7, #6]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d102      	bne.n	8002dca <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002dc8:	e0f8      	b.n	8002fbc <HAL_SPI_Transmit+0x24a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	2203      	movs	r2, #3
 8002dce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	68ba      	ldr	r2, [r7, #8]
 8002ddc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	88fa      	ldrh	r2, [r7, #6]
 8002de2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	88fa      	ldrh	r2, [r7, #6]
 8002de8:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	2200      	movs	r2, #0
 8002dee:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	2200      	movs	r2, #0
 8002df4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	2200      	movs	r2, #0
 8002dfa:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	2200      	movs	r2, #0
 8002e00:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	2200      	movs	r2, #0
 8002e06:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	689b      	ldr	r3, [r3, #8]
 8002e0c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002e10:	d107      	bne.n	8002e22 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	68fa      	ldr	r2, [r7, #12]
 8002e18:	6812      	ldr	r2, [r2, #0]
 8002e1a:	6812      	ldr	r2, [r2, #0]
 8002e1c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002e20:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e2c:	2b40      	cmp	r3, #64	; 0x40
 8002e2e:	d007      	beq.n	8002e40 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	68fa      	ldr	r2, [r7, #12]
 8002e36:	6812      	ldr	r2, [r2, #0]
 8002e38:	6812      	ldr	r2, [r2, #0]
 8002e3a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002e3e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	68db      	ldr	r3, [r3, #12]
 8002e44:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002e48:	d14b      	bne.n	8002ee2 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d002      	beq.n	8002e58 <HAL_SPI_Transmit+0xe6>
 8002e52:	8afb      	ldrh	r3, [r7, #22]
 8002e54:	2b01      	cmp	r3, #1
 8002e56:	d13e      	bne.n	8002ed6 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	68fa      	ldr	r2, [r7, #12]
 8002e5e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002e60:	8812      	ldrh	r2, [r2, #0]
 8002e62:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e68:	1c9a      	adds	r2, r3, #2
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e72:	b29b      	uxth	r3, r3
 8002e74:	3b01      	subs	r3, #1
 8002e76:	b29a      	uxth	r2, r3
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002e7c:	e02b      	b.n	8002ed6 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	689b      	ldr	r3, [r3, #8]
 8002e84:	f003 0302 	and.w	r3, r3, #2
 8002e88:	2b02      	cmp	r3, #2
 8002e8a:	d112      	bne.n	8002eb2 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	68fa      	ldr	r2, [r7, #12]
 8002e92:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002e94:	8812      	ldrh	r2, [r2, #0]
 8002e96:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e9c:	1c9a      	adds	r2, r3, #2
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ea6:	b29b      	uxth	r3, r3
 8002ea8:	3b01      	subs	r3, #1
 8002eaa:	b29a      	uxth	r2, r3
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	86da      	strh	r2, [r3, #54]	; 0x36
 8002eb0:	e011      	b.n	8002ed6 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002eb2:	f7fd ffcd 	bl	8000e50 <HAL_GetTick>
 8002eb6:	4602      	mov	r2, r0
 8002eb8:	69bb      	ldr	r3, [r7, #24]
 8002eba:	1ad2      	subs	r2, r2, r3
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	429a      	cmp	r2, r3
 8002ec0:	d303      	bcc.n	8002eca <HAL_SPI_Transmit+0x158>
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ec8:	d102      	bne.n	8002ed0 <HAL_SPI_Transmit+0x15e>
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d102      	bne.n	8002ed6 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8002ed0:	2303      	movs	r3, #3
 8002ed2:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002ed4:	e072      	b.n	8002fbc <HAL_SPI_Transmit+0x24a>
    while (hspi->TxXferCount > 0U)
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002eda:	b29b      	uxth	r3, r3
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d1ce      	bne.n	8002e7e <HAL_SPI_Transmit+0x10c>
 8002ee0:	e04c      	b.n	8002f7c <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d002      	beq.n	8002ef0 <HAL_SPI_Transmit+0x17e>
 8002eea:	8afb      	ldrh	r3, [r7, #22]
 8002eec:	2b01      	cmp	r3, #1
 8002eee:	d140      	bne.n	8002f72 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	330c      	adds	r3, #12
 8002ef6:	68fa      	ldr	r2, [r7, #12]
 8002ef8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002efa:	7812      	ldrb	r2, [r2, #0]
 8002efc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f02:	1c5a      	adds	r2, r3, #1
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f0c:	b29b      	uxth	r3, r3
 8002f0e:	3b01      	subs	r3, #1
 8002f10:	b29a      	uxth	r2, r3
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002f16:	e02c      	b.n	8002f72 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	689b      	ldr	r3, [r3, #8]
 8002f1e:	f003 0302 	and.w	r3, r3, #2
 8002f22:	2b02      	cmp	r3, #2
 8002f24:	d113      	bne.n	8002f4e <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	330c      	adds	r3, #12
 8002f2c:	68fa      	ldr	r2, [r7, #12]
 8002f2e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002f30:	7812      	ldrb	r2, [r2, #0]
 8002f32:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f38:	1c5a      	adds	r2, r3, #1
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f42:	b29b      	uxth	r3, r3
 8002f44:	3b01      	subs	r3, #1
 8002f46:	b29a      	uxth	r2, r3
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	86da      	strh	r2, [r3, #54]	; 0x36
 8002f4c:	e011      	b.n	8002f72 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002f4e:	f7fd ff7f 	bl	8000e50 <HAL_GetTick>
 8002f52:	4602      	mov	r2, r0
 8002f54:	69bb      	ldr	r3, [r7, #24]
 8002f56:	1ad2      	subs	r2, r2, r3
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	429a      	cmp	r2, r3
 8002f5c:	d303      	bcc.n	8002f66 <HAL_SPI_Transmit+0x1f4>
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f64:	d102      	bne.n	8002f6c <HAL_SPI_Transmit+0x1fa>
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d102      	bne.n	8002f72 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8002f6c:	2303      	movs	r3, #3
 8002f6e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002f70:	e024      	b.n	8002fbc <HAL_SPI_Transmit+0x24a>
    while (hspi->TxXferCount > 0U)
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f76:	b29b      	uxth	r3, r3
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d1cd      	bne.n	8002f18 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002f7c:	69ba      	ldr	r2, [r7, #24]
 8002f7e:	6839      	ldr	r1, [r7, #0]
 8002f80:	68f8      	ldr	r0, [r7, #12]
 8002f82:	f000 fa32 	bl	80033ea <SPI_EndRxTxTransaction>
 8002f86:	4603      	mov	r3, r0
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d002      	beq.n	8002f92 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	2220      	movs	r2, #32
 8002f90:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d10a      	bne.n	8002fb0 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	613b      	str	r3, [r7, #16]
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	68db      	ldr	r3, [r3, #12]
 8002fa4:	613b      	str	r3, [r7, #16]
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	613b      	str	r3, [r7, #16]
 8002fae:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d001      	beq.n	8002fbc <HAL_SPI_Transmit+0x24a>
  {
    errorcode = HAL_ERROR;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	2201      	movs	r2, #1
 8002fc0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002fcc:	7ffb      	ldrb	r3, [r7, #31]
}
 8002fce:	4618      	mov	r0, r3
 8002fd0:	3720      	adds	r7, #32
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}

08002fd6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002fd6:	b580      	push	{r7, lr}
 8002fd8:	b08c      	sub	sp, #48	; 0x30
 8002fda:	af00      	add	r7, sp, #0
 8002fdc:	60f8      	str	r0, [r7, #12]
 8002fde:	60b9      	str	r1, [r7, #8]
 8002fe0:	607a      	str	r2, [r7, #4]
 8002fe2:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d101      	bne.n	8002ffc <HAL_SPI_TransmitReceive+0x26>
 8002ff8:	2302      	movs	r3, #2
 8002ffa:	e188      	b.n	800330e <HAL_SPI_TransmitReceive+0x338>
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	2201      	movs	r2, #1
 8003000:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003004:	f7fd ff24 	bl	8000e50 <HAL_GetTick>
 8003008:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003010:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800301a:	887b      	ldrh	r3, [r7, #2]
 800301c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800301e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003022:	2b01      	cmp	r3, #1
 8003024:	d00f      	beq.n	8003046 <HAL_SPI_TransmitReceive+0x70>
 8003026:	69fb      	ldr	r3, [r7, #28]
 8003028:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800302c:	d107      	bne.n	800303e <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	689b      	ldr	r3, [r3, #8]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d103      	bne.n	800303e <HAL_SPI_TransmitReceive+0x68>
 8003036:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800303a:	2b04      	cmp	r3, #4
 800303c:	d003      	beq.n	8003046 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800303e:	2302      	movs	r3, #2
 8003040:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003044:	e159      	b.n	80032fa <HAL_SPI_TransmitReceive+0x324>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003046:	68bb      	ldr	r3, [r7, #8]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d005      	beq.n	8003058 <HAL_SPI_TransmitReceive+0x82>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d002      	beq.n	8003058 <HAL_SPI_TransmitReceive+0x82>
 8003052:	887b      	ldrh	r3, [r7, #2]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d103      	bne.n	8003060 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003058:	2301      	movs	r3, #1
 800305a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800305e:	e14c      	b.n	80032fa <HAL_SPI_TransmitReceive+0x324>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003066:	b2db      	uxtb	r3, r3
 8003068:	2b04      	cmp	r3, #4
 800306a:	d003      	beq.n	8003074 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2205      	movs	r2, #5
 8003070:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2200      	movs	r2, #0
 8003078:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	687a      	ldr	r2, [r7, #4]
 800307e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	887a      	ldrh	r2, [r7, #2]
 8003084:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	887a      	ldrh	r2, [r7, #2]
 800308a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	68ba      	ldr	r2, [r7, #8]
 8003090:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	887a      	ldrh	r2, [r7, #2]
 8003096:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	887a      	ldrh	r2, [r7, #2]
 800309c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2200      	movs	r2, #0
 80030a2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	2200      	movs	r2, #0
 80030a8:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030b4:	2b40      	cmp	r3, #64	; 0x40
 80030b6:	d007      	beq.n	80030c8 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	68fa      	ldr	r2, [r7, #12]
 80030be:	6812      	ldr	r2, [r2, #0]
 80030c0:	6812      	ldr	r2, [r2, #0]
 80030c2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80030c6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	68db      	ldr	r3, [r3, #12]
 80030cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80030d0:	d178      	bne.n	80031c4 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d002      	beq.n	80030e0 <HAL_SPI_TransmitReceive+0x10a>
 80030da:	8b7b      	ldrh	r3, [r7, #26]
 80030dc:	2b01      	cmp	r3, #1
 80030de:	d166      	bne.n	80031ae <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	68fa      	ldr	r2, [r7, #12]
 80030e6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80030e8:	8812      	ldrh	r2, [r2, #0]
 80030ea:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030f0:	1c9a      	adds	r2, r3, #2
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80030fa:	b29b      	uxth	r3, r3
 80030fc:	3b01      	subs	r3, #1
 80030fe:	b29a      	uxth	r2, r3
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003104:	e053      	b.n	80031ae <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	f003 0302 	and.w	r3, r3, #2
 8003110:	2b02      	cmp	r3, #2
 8003112:	d11b      	bne.n	800314c <HAL_SPI_TransmitReceive+0x176>
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003118:	b29b      	uxth	r3, r3
 800311a:	2b00      	cmp	r3, #0
 800311c:	d016      	beq.n	800314c <HAL_SPI_TransmitReceive+0x176>
 800311e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003120:	2b01      	cmp	r3, #1
 8003122:	d113      	bne.n	800314c <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	68fa      	ldr	r2, [r7, #12]
 800312a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800312c:	8812      	ldrh	r2, [r2, #0]
 800312e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003134:	1c9a      	adds	r2, r3, #2
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800313e:	b29b      	uxth	r3, r3
 8003140:	3b01      	subs	r3, #1
 8003142:	b29a      	uxth	r2, r3
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003148:	2300      	movs	r3, #0
 800314a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	f003 0301 	and.w	r3, r3, #1
 8003156:	2b01      	cmp	r3, #1
 8003158:	d119      	bne.n	800318e <HAL_SPI_TransmitReceive+0x1b8>
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800315e:	b29b      	uxth	r3, r3
 8003160:	2b00      	cmp	r3, #0
 8003162:	d014      	beq.n	800318e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003168:	68fa      	ldr	r2, [r7, #12]
 800316a:	6812      	ldr	r2, [r2, #0]
 800316c:	68d2      	ldr	r2, [r2, #12]
 800316e:	b292      	uxth	r2, r2
 8003170:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003176:	1c9a      	adds	r2, r3, #2
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003180:	b29b      	uxth	r3, r3
 8003182:	3b01      	subs	r3, #1
 8003184:	b29a      	uxth	r2, r3
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800318a:	2301      	movs	r3, #1
 800318c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800318e:	f7fd fe5f 	bl	8000e50 <HAL_GetTick>
 8003192:	4602      	mov	r2, r0
 8003194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003196:	1ad2      	subs	r2, r2, r3
 8003198:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800319a:	429a      	cmp	r2, r3
 800319c:	d307      	bcc.n	80031ae <HAL_SPI_TransmitReceive+0x1d8>
 800319e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031a4:	d003      	beq.n	80031ae <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80031a6:	2303      	movs	r3, #3
 80031a8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80031ac:	e0a5      	b.n	80032fa <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80031b2:	b29b      	uxth	r3, r3
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d1a6      	bne.n	8003106 <HAL_SPI_TransmitReceive+0x130>
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80031bc:	b29b      	uxth	r3, r3
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d1a1      	bne.n	8003106 <HAL_SPI_TransmitReceive+0x130>
 80031c2:	e07c      	b.n	80032be <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d002      	beq.n	80031d2 <HAL_SPI_TransmitReceive+0x1fc>
 80031cc:	8b7b      	ldrh	r3, [r7, #26]
 80031ce:	2b01      	cmp	r3, #1
 80031d0:	d16b      	bne.n	80032aa <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	330c      	adds	r3, #12
 80031d8:	68fa      	ldr	r2, [r7, #12]
 80031da:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80031dc:	7812      	ldrb	r2, [r2, #0]
 80031de:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031e4:	1c5a      	adds	r2, r3, #1
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80031ee:	b29b      	uxth	r3, r3
 80031f0:	3b01      	subs	r3, #1
 80031f2:	b29a      	uxth	r2, r3
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80031f8:	e057      	b.n	80032aa <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	f003 0302 	and.w	r3, r3, #2
 8003204:	2b02      	cmp	r3, #2
 8003206:	d11c      	bne.n	8003242 <HAL_SPI_TransmitReceive+0x26c>
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800320c:	b29b      	uxth	r3, r3
 800320e:	2b00      	cmp	r3, #0
 8003210:	d017      	beq.n	8003242 <HAL_SPI_TransmitReceive+0x26c>
 8003212:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003214:	2b01      	cmp	r3, #1
 8003216:	d114      	bne.n	8003242 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	330c      	adds	r3, #12
 800321e:	68fa      	ldr	r2, [r7, #12]
 8003220:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003222:	7812      	ldrb	r2, [r2, #0]
 8003224:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800322a:	1c5a      	adds	r2, r3, #1
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003234:	b29b      	uxth	r3, r3
 8003236:	3b01      	subs	r3, #1
 8003238:	b29a      	uxth	r2, r3
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800323e:	2300      	movs	r3, #0
 8003240:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	689b      	ldr	r3, [r3, #8]
 8003248:	f003 0301 	and.w	r3, r3, #1
 800324c:	2b01      	cmp	r3, #1
 800324e:	d119      	bne.n	8003284 <HAL_SPI_TransmitReceive+0x2ae>
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003254:	b29b      	uxth	r3, r3
 8003256:	2b00      	cmp	r3, #0
 8003258:	d014      	beq.n	8003284 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800325e:	68fa      	ldr	r2, [r7, #12]
 8003260:	6812      	ldr	r2, [r2, #0]
 8003262:	68d2      	ldr	r2, [r2, #12]
 8003264:	b2d2      	uxtb	r2, r2
 8003266:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800326c:	1c5a      	adds	r2, r3, #1
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003276:	b29b      	uxth	r3, r3
 8003278:	3b01      	subs	r3, #1
 800327a:	b29a      	uxth	r2, r3
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003280:	2301      	movs	r3, #1
 8003282:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003284:	f7fd fde4 	bl	8000e50 <HAL_GetTick>
 8003288:	4602      	mov	r2, r0
 800328a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800328c:	1ad2      	subs	r2, r2, r3
 800328e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003290:	429a      	cmp	r2, r3
 8003292:	d303      	bcc.n	800329c <HAL_SPI_TransmitReceive+0x2c6>
 8003294:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003296:	f1b3 3fff 	cmp.w	r3, #4294967295
 800329a:	d102      	bne.n	80032a2 <HAL_SPI_TransmitReceive+0x2cc>
 800329c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d103      	bne.n	80032aa <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80032a2:	2303      	movs	r3, #3
 80032a4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80032a8:	e027      	b.n	80032fa <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80032ae:	b29b      	uxth	r3, r3
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d1a2      	bne.n	80031fa <HAL_SPI_TransmitReceive+0x224>
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80032b8:	b29b      	uxth	r3, r3
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d19d      	bne.n	80031fa <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80032be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032c0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80032c2:	68f8      	ldr	r0, [r7, #12]
 80032c4:	f000 f891 	bl	80033ea <SPI_EndRxTxTransaction>
 80032c8:	4603      	mov	r3, r0
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d006      	beq.n	80032dc <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
 80032d0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	2220      	movs	r2, #32
 80032d8:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80032da:	e00e      	b.n	80032fa <HAL_SPI_TransmitReceive+0x324>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	689b      	ldr	r3, [r3, #8]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d10a      	bne.n	80032fa <HAL_SPI_TransmitReceive+0x324>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80032e4:	2300      	movs	r3, #0
 80032e6:	617b      	str	r3, [r7, #20]
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	68db      	ldr	r3, [r3, #12]
 80032ee:	617b      	str	r3, [r7, #20]
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	617b      	str	r3, [r7, #20]
 80032f8:	697b      	ldr	r3, [r7, #20]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	2201      	movs	r2, #1
 80032fe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	2200      	movs	r2, #0
 8003306:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800330a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800330e:	4618      	mov	r0, r3
 8003310:	3730      	adds	r7, #48	; 0x30
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}

08003316 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003316:	b580      	push	{r7, lr}
 8003318:	b084      	sub	sp, #16
 800331a:	af00      	add	r7, sp, #0
 800331c:	60f8      	str	r0, [r7, #12]
 800331e:	60b9      	str	r1, [r7, #8]
 8003320:	603b      	str	r3, [r7, #0]
 8003322:	4613      	mov	r3, r2
 8003324:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003326:	e04c      	b.n	80033c2 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800332e:	d048      	beq.n	80033c2 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8003330:	f7fd fd8e 	bl	8000e50 <HAL_GetTick>
 8003334:	4602      	mov	r2, r0
 8003336:	69bb      	ldr	r3, [r7, #24]
 8003338:	1ad2      	subs	r2, r2, r3
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	429a      	cmp	r2, r3
 800333e:	d202      	bcs.n	8003346 <SPI_WaitFlagStateUntilTimeout+0x30>
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d13d      	bne.n	80033c2 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	68fa      	ldr	r2, [r7, #12]
 800334c:	6812      	ldr	r2, [r2, #0]
 800334e:	6852      	ldr	r2, [r2, #4]
 8003350:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003354:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800335e:	d111      	bne.n	8003384 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003368:	d004      	beq.n	8003374 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003372:	d107      	bne.n	8003384 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	68fa      	ldr	r2, [r7, #12]
 800337a:	6812      	ldr	r2, [r2, #0]
 800337c:	6812      	ldr	r2, [r2, #0]
 800337e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003382:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003388:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800338c:	d10f      	bne.n	80033ae <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	68fa      	ldr	r2, [r7, #12]
 8003394:	6812      	ldr	r2, [r2, #0]
 8003396:	6812      	ldr	r2, [r2, #0]
 8003398:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800339c:	601a      	str	r2, [r3, #0]
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	68fa      	ldr	r2, [r7, #12]
 80033a4:	6812      	ldr	r2, [r2, #0]
 80033a6:	6812      	ldr	r2, [r2, #0]
 80033a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80033ac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	2201      	movs	r2, #1
 80033b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	2200      	movs	r2, #0
 80033ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80033be:	2303      	movs	r3, #3
 80033c0:	e00f      	b.n	80033e2 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	689a      	ldr	r2, [r3, #8]
 80033c8:	68bb      	ldr	r3, [r7, #8]
 80033ca:	401a      	ands	r2, r3
 80033cc:	68bb      	ldr	r3, [r7, #8]
 80033ce:	429a      	cmp	r2, r3
 80033d0:	bf0c      	ite	eq
 80033d2:	2301      	moveq	r3, #1
 80033d4:	2300      	movne	r3, #0
 80033d6:	b2db      	uxtb	r3, r3
 80033d8:	461a      	mov	r2, r3
 80033da:	79fb      	ldrb	r3, [r7, #7]
 80033dc:	429a      	cmp	r2, r3
 80033de:	d1a3      	bne.n	8003328 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80033e0:	2300      	movs	r3, #0
}
 80033e2:	4618      	mov	r0, r3
 80033e4:	3710      	adds	r7, #16
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}

080033ea <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80033ea:	b580      	push	{r7, lr}
 80033ec:	b086      	sub	sp, #24
 80033ee:	af02      	add	r7, sp, #8
 80033f0:	60f8      	str	r0, [r7, #12]
 80033f2:	60b9      	str	r1, [r7, #8]
 80033f4:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	9300      	str	r3, [sp, #0]
 80033fa:	68bb      	ldr	r3, [r7, #8]
 80033fc:	2200      	movs	r2, #0
 80033fe:	2180      	movs	r1, #128	; 0x80
 8003400:	68f8      	ldr	r0, [r7, #12]
 8003402:	f7ff ff88 	bl	8003316 <SPI_WaitFlagStateUntilTimeout>
 8003406:	4603      	mov	r3, r0
 8003408:	2b00      	cmp	r3, #0
 800340a:	d007      	beq.n	800341c <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003410:	f043 0220 	orr.w	r2, r3, #32
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8003418:	2303      	movs	r3, #3
 800341a:	e000      	b.n	800341e <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800341c:	2300      	movs	r3, #0
}
 800341e:	4618      	mov	r0, r3
 8003420:	3710      	adds	r7, #16
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}

08003426 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003426:	b580      	push	{r7, lr}
 8003428:	b082      	sub	sp, #8
 800342a:	af00      	add	r7, sp, #0
 800342c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d101      	bne.n	8003438 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003434:	2301      	movs	r3, #1
 8003436:	e01d      	b.n	8003474 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800343e:	b2db      	uxtb	r3, r3
 8003440:	2b00      	cmp	r3, #0
 8003442:	d106      	bne.n	8003452 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2200      	movs	r2, #0
 8003448:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800344c:	6878      	ldr	r0, [r7, #4]
 800344e:	f005 fb71 	bl	8008b34 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2202      	movs	r2, #2
 8003456:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	3304      	adds	r3, #4
 8003462:	4619      	mov	r1, r3
 8003464:	4610      	mov	r0, r2
 8003466:	f000 fc0f 	bl	8003c88 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2201      	movs	r2, #1
 800346e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003472:	2300      	movs	r3, #0
}
 8003474:	4618      	mov	r0, r3
 8003476:	3708      	adds	r7, #8
 8003478:	46bd      	mov	sp, r7
 800347a:	bd80      	pop	{r7, pc}

0800347c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800347c:	b480      	push	{r7}
 800347e:	b085      	sub	sp, #20
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	687a      	ldr	r2, [r7, #4]
 800348a:	6812      	ldr	r2, [r2, #0]
 800348c:	68d2      	ldr	r2, [r2, #12]
 800348e:	f042 0201 	orr.w	r2, r2, #1
 8003492:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	689b      	ldr	r3, [r3, #8]
 800349a:	f003 0307 	and.w	r3, r3, #7
 800349e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	2b06      	cmp	r3, #6
 80034a4:	d007      	beq.n	80034b6 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	687a      	ldr	r2, [r7, #4]
 80034ac:	6812      	ldr	r2, [r2, #0]
 80034ae:	6812      	ldr	r2, [r2, #0]
 80034b0:	f042 0201 	orr.w	r2, r2, #1
 80034b4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80034b6:	2300      	movs	r3, #0
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	3714      	adds	r7, #20
 80034bc:	46bd      	mov	sp, r7
 80034be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c2:	4770      	bx	lr

080034c4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b082      	sub	sp, #8
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d101      	bne.n	80034d6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80034d2:	2301      	movs	r3, #1
 80034d4:	e01d      	b.n	8003512 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034dc:	b2db      	uxtb	r3, r3
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d106      	bne.n	80034f0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2200      	movs	r2, #0
 80034e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	f005 fafa 	bl	8008ae4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2202      	movs	r2, #2
 80034f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681a      	ldr	r2, [r3, #0]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	3304      	adds	r3, #4
 8003500:	4619      	mov	r1, r3
 8003502:	4610      	mov	r0, r2
 8003504:	f000 fbc0 	bl	8003c88 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2201      	movs	r2, #1
 800350c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003510:	2300      	movs	r3, #0
}
 8003512:	4618      	mov	r0, r3
 8003514:	3708      	adds	r7, #8
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}
	...

0800351c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b084      	sub	sp, #16
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
 8003524:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	2201      	movs	r2, #1
 800352c:	6839      	ldr	r1, [r7, #0]
 800352e:	4618      	mov	r0, r3
 8003530:	f000 fe94 	bl	800425c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a15      	ldr	r2, [pc, #84]	; (8003590 <HAL_TIM_PWM_Start+0x74>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d004      	beq.n	8003548 <HAL_TIM_PWM_Start+0x2c>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a14      	ldr	r2, [pc, #80]	; (8003594 <HAL_TIM_PWM_Start+0x78>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d101      	bne.n	800354c <HAL_TIM_PWM_Start+0x30>
 8003548:	2301      	movs	r3, #1
 800354a:	e000      	b.n	800354e <HAL_TIM_PWM_Start+0x32>
 800354c:	2300      	movs	r3, #0
 800354e:	2b00      	cmp	r3, #0
 8003550:	d007      	beq.n	8003562 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	687a      	ldr	r2, [r7, #4]
 8003558:	6812      	ldr	r2, [r2, #0]
 800355a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800355c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003560:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	689b      	ldr	r3, [r3, #8]
 8003568:	f003 0307 	and.w	r3, r3, #7
 800356c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2b06      	cmp	r3, #6
 8003572:	d007      	beq.n	8003584 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	687a      	ldr	r2, [r7, #4]
 800357a:	6812      	ldr	r2, [r2, #0]
 800357c:	6812      	ldr	r2, [r2, #0]
 800357e:	f042 0201 	orr.w	r2, r2, #1
 8003582:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003584:	2300      	movs	r3, #0
}
 8003586:	4618      	mov	r0, r3
 8003588:	3710      	adds	r7, #16
 800358a:	46bd      	mov	sp, r7
 800358c:	bd80      	pop	{r7, pc}
 800358e:	bf00      	nop
 8003590:	40010000 	.word	0x40010000
 8003594:	40010400 	.word	0x40010400

08003598 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b086      	sub	sp, #24
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
 80035a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d101      	bne.n	80035ac <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80035a8:	2301      	movs	r3, #1
 80035aa:	e083      	b.n	80036b4 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035b2:	b2db      	uxtb	r3, r3
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d106      	bne.n	80035c6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2200      	movs	r2, #0
 80035bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80035c0:	6878      	ldr	r0, [r7, #4]
 80035c2:	f005 fa15 	bl	80089f0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2202      	movs	r2, #2
 80035ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681a      	ldr	r2, [r3, #0]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80035dc:	f023 0307 	bic.w	r3, r3, #7
 80035e0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681a      	ldr	r2, [r3, #0]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	3304      	adds	r3, #4
 80035ea:	4619      	mov	r1, r3
 80035ec:	4610      	mov	r0, r2
 80035ee:	f000 fb4b 	bl	8003c88 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	689b      	ldr	r3, [r3, #8]
 80035f8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	699b      	ldr	r3, [r3, #24]
 8003600:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	6a1b      	ldr	r3, [r3, #32]
 8003608:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	697a      	ldr	r2, [r7, #20]
 8003610:	4313      	orrs	r3, r2
 8003612:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003614:	693b      	ldr	r3, [r7, #16]
 8003616:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800361a:	f023 0303 	bic.w	r3, r3, #3
 800361e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	689a      	ldr	r2, [r3, #8]
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	699b      	ldr	r3, [r3, #24]
 8003628:	021b      	lsls	r3, r3, #8
 800362a:	4313      	orrs	r3, r2
 800362c:	693a      	ldr	r2, [r7, #16]
 800362e:	4313      	orrs	r3, r2
 8003630:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003632:	693b      	ldr	r3, [r7, #16]
 8003634:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003638:	f023 030c 	bic.w	r3, r3, #12
 800363c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800363e:	693b      	ldr	r3, [r7, #16]
 8003640:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003644:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003648:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	68da      	ldr	r2, [r3, #12]
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	69db      	ldr	r3, [r3, #28]
 8003652:	021b      	lsls	r3, r3, #8
 8003654:	4313      	orrs	r3, r2
 8003656:	693a      	ldr	r2, [r7, #16]
 8003658:	4313      	orrs	r3, r2
 800365a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	691b      	ldr	r3, [r3, #16]
 8003660:	011a      	lsls	r2, r3, #4
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	6a1b      	ldr	r3, [r3, #32]
 8003666:	031b      	lsls	r3, r3, #12
 8003668:	4313      	orrs	r3, r2
 800366a:	693a      	ldr	r2, [r7, #16]
 800366c:	4313      	orrs	r3, r2
 800366e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003676:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800367e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	685a      	ldr	r2, [r3, #4]
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	695b      	ldr	r3, [r3, #20]
 8003688:	011b      	lsls	r3, r3, #4
 800368a:	4313      	orrs	r3, r2
 800368c:	68fa      	ldr	r2, [r7, #12]
 800368e:	4313      	orrs	r3, r2
 8003690:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	697a      	ldr	r2, [r7, #20]
 8003698:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	693a      	ldr	r2, [r7, #16]
 80036a0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	68fa      	ldr	r2, [r7, #12]
 80036a8:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2201      	movs	r2, #1
 80036ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80036b2:	2300      	movs	r3, #0
}
 80036b4:	4618      	mov	r0, r3
 80036b6:	3718      	adds	r7, #24
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bd80      	pop	{r7, pc}

080036bc <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b082      	sub	sp, #8
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
 80036c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d002      	beq.n	80036d2 <HAL_TIM_Encoder_Start+0x16>
 80036cc:	2b04      	cmp	r3, #4
 80036ce:	d008      	beq.n	80036e2 <HAL_TIM_Encoder_Start+0x26>
 80036d0:	e00f      	b.n	80036f2 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	2201      	movs	r2, #1
 80036d8:	2100      	movs	r1, #0
 80036da:	4618      	mov	r0, r3
 80036dc:	f000 fdbe 	bl	800425c <TIM_CCxChannelCmd>
      break;
 80036e0:	e016      	b.n	8003710 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	2201      	movs	r2, #1
 80036e8:	2104      	movs	r1, #4
 80036ea:	4618      	mov	r0, r3
 80036ec:	f000 fdb6 	bl	800425c <TIM_CCxChannelCmd>
      break;
 80036f0:	e00e      	b.n	8003710 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	2201      	movs	r2, #1
 80036f8:	2100      	movs	r1, #0
 80036fa:	4618      	mov	r0, r3
 80036fc:	f000 fdae 	bl	800425c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	2201      	movs	r2, #1
 8003706:	2104      	movs	r1, #4
 8003708:	4618      	mov	r0, r3
 800370a:	f000 fda7 	bl	800425c <TIM_CCxChannelCmd>
      break;
 800370e:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	687a      	ldr	r2, [r7, #4]
 8003716:	6812      	ldr	r2, [r2, #0]
 8003718:	6812      	ldr	r2, [r2, #0]
 800371a:	f042 0201 	orr.w	r2, r2, #1
 800371e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003720:	2300      	movs	r3, #0
}
 8003722:	4618      	mov	r0, r3
 8003724:	3708      	adds	r7, #8
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}

0800372a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800372a:	b580      	push	{r7, lr}
 800372c:	b082      	sub	sp, #8
 800372e:	af00      	add	r7, sp, #0
 8003730:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	691b      	ldr	r3, [r3, #16]
 8003738:	f003 0302 	and.w	r3, r3, #2
 800373c:	2b02      	cmp	r3, #2
 800373e:	d122      	bne.n	8003786 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	68db      	ldr	r3, [r3, #12]
 8003746:	f003 0302 	and.w	r3, r3, #2
 800374a:	2b02      	cmp	r3, #2
 800374c:	d11b      	bne.n	8003786 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f06f 0202 	mvn.w	r2, #2
 8003756:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2201      	movs	r2, #1
 800375c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	699b      	ldr	r3, [r3, #24]
 8003764:	f003 0303 	and.w	r3, r3, #3
 8003768:	2b00      	cmp	r3, #0
 800376a:	d003      	beq.n	8003774 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800376c:	6878      	ldr	r0, [r7, #4]
 800376e:	f000 fa6c 	bl	8003c4a <HAL_TIM_IC_CaptureCallback>
 8003772:	e005      	b.n	8003780 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003774:	6878      	ldr	r0, [r7, #4]
 8003776:	f000 fa5e 	bl	8003c36 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800377a:	6878      	ldr	r0, [r7, #4]
 800377c:	f000 fa6f 	bl	8003c5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2200      	movs	r2, #0
 8003784:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	691b      	ldr	r3, [r3, #16]
 800378c:	f003 0304 	and.w	r3, r3, #4
 8003790:	2b04      	cmp	r3, #4
 8003792:	d122      	bne.n	80037da <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	68db      	ldr	r3, [r3, #12]
 800379a:	f003 0304 	and.w	r3, r3, #4
 800379e:	2b04      	cmp	r3, #4
 80037a0:	d11b      	bne.n	80037da <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f06f 0204 	mvn.w	r2, #4
 80037aa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2202      	movs	r2, #2
 80037b0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	699b      	ldr	r3, [r3, #24]
 80037b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d003      	beq.n	80037c8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80037c0:	6878      	ldr	r0, [r7, #4]
 80037c2:	f000 fa42 	bl	8003c4a <HAL_TIM_IC_CaptureCallback>
 80037c6:	e005      	b.n	80037d4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037c8:	6878      	ldr	r0, [r7, #4]
 80037ca:	f000 fa34 	bl	8003c36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037ce:	6878      	ldr	r0, [r7, #4]
 80037d0:	f000 fa45 	bl	8003c5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2200      	movs	r2, #0
 80037d8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	691b      	ldr	r3, [r3, #16]
 80037e0:	f003 0308 	and.w	r3, r3, #8
 80037e4:	2b08      	cmp	r3, #8
 80037e6:	d122      	bne.n	800382e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	68db      	ldr	r3, [r3, #12]
 80037ee:	f003 0308 	and.w	r3, r3, #8
 80037f2:	2b08      	cmp	r3, #8
 80037f4:	d11b      	bne.n	800382e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f06f 0208 	mvn.w	r2, #8
 80037fe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2204      	movs	r2, #4
 8003804:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	69db      	ldr	r3, [r3, #28]
 800380c:	f003 0303 	and.w	r3, r3, #3
 8003810:	2b00      	cmp	r3, #0
 8003812:	d003      	beq.n	800381c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003814:	6878      	ldr	r0, [r7, #4]
 8003816:	f000 fa18 	bl	8003c4a <HAL_TIM_IC_CaptureCallback>
 800381a:	e005      	b.n	8003828 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800381c:	6878      	ldr	r0, [r7, #4]
 800381e:	f000 fa0a 	bl	8003c36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003822:	6878      	ldr	r0, [r7, #4]
 8003824:	f000 fa1b 	bl	8003c5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2200      	movs	r2, #0
 800382c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	691b      	ldr	r3, [r3, #16]
 8003834:	f003 0310 	and.w	r3, r3, #16
 8003838:	2b10      	cmp	r3, #16
 800383a:	d122      	bne.n	8003882 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	68db      	ldr	r3, [r3, #12]
 8003842:	f003 0310 	and.w	r3, r3, #16
 8003846:	2b10      	cmp	r3, #16
 8003848:	d11b      	bne.n	8003882 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f06f 0210 	mvn.w	r2, #16
 8003852:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2208      	movs	r2, #8
 8003858:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	69db      	ldr	r3, [r3, #28]
 8003860:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003864:	2b00      	cmp	r3, #0
 8003866:	d003      	beq.n	8003870 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003868:	6878      	ldr	r0, [r7, #4]
 800386a:	f000 f9ee 	bl	8003c4a <HAL_TIM_IC_CaptureCallback>
 800386e:	e005      	b.n	800387c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003870:	6878      	ldr	r0, [r7, #4]
 8003872:	f000 f9e0 	bl	8003c36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003876:	6878      	ldr	r0, [r7, #4]
 8003878:	f000 f9f1 	bl	8003c5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2200      	movs	r2, #0
 8003880:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	691b      	ldr	r3, [r3, #16]
 8003888:	f003 0301 	and.w	r3, r3, #1
 800388c:	2b01      	cmp	r3, #1
 800388e:	d10e      	bne.n	80038ae <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	68db      	ldr	r3, [r3, #12]
 8003896:	f003 0301 	and.w	r3, r3, #1
 800389a:	2b01      	cmp	r3, #1
 800389c:	d107      	bne.n	80038ae <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f06f 0201 	mvn.w	r2, #1
 80038a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80038a8:	6878      	ldr	r0, [r7, #4]
 80038aa:	f004 fb7b 	bl	8007fa4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	691b      	ldr	r3, [r3, #16]
 80038b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038b8:	2b80      	cmp	r3, #128	; 0x80
 80038ba:	d10e      	bne.n	80038da <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	68db      	ldr	r3, [r3, #12]
 80038c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038c6:	2b80      	cmp	r3, #128	; 0x80
 80038c8:	d107      	bne.n	80038da <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80038d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80038d4:	6878      	ldr	r0, [r7, #4]
 80038d6:	f000 fd87 	bl	80043e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	691b      	ldr	r3, [r3, #16]
 80038e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038e4:	2b40      	cmp	r3, #64	; 0x40
 80038e6:	d10e      	bne.n	8003906 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	68db      	ldr	r3, [r3, #12]
 80038ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038f2:	2b40      	cmp	r3, #64	; 0x40
 80038f4:	d107      	bne.n	8003906 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80038fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003900:	6878      	ldr	r0, [r7, #4]
 8003902:	f000 f9b6 	bl	8003c72 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	691b      	ldr	r3, [r3, #16]
 800390c:	f003 0320 	and.w	r3, r3, #32
 8003910:	2b20      	cmp	r3, #32
 8003912:	d10e      	bne.n	8003932 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	68db      	ldr	r3, [r3, #12]
 800391a:	f003 0320 	and.w	r3, r3, #32
 800391e:	2b20      	cmp	r3, #32
 8003920:	d107      	bne.n	8003932 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f06f 0220 	mvn.w	r2, #32
 800392a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800392c:	6878      	ldr	r0, [r7, #4]
 800392e:	f000 fd51 	bl	80043d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003932:	bf00      	nop
 8003934:	3708      	adds	r7, #8
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}
	...

0800393c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b084      	sub	sp, #16
 8003940:	af00      	add	r7, sp, #0
 8003942:	60f8      	str	r0, [r7, #12]
 8003944:	60b9      	str	r1, [r7, #8]
 8003946:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800394e:	2b01      	cmp	r3, #1
 8003950:	d101      	bne.n	8003956 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003952:	2302      	movs	r3, #2
 8003954:	e0b4      	b.n	8003ac0 <HAL_TIM_PWM_ConfigChannel+0x184>
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	2201      	movs	r2, #1
 800395a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	2202      	movs	r2, #2
 8003962:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2b0c      	cmp	r3, #12
 800396a:	f200 809f 	bhi.w	8003aac <HAL_TIM_PWM_ConfigChannel+0x170>
 800396e:	a201      	add	r2, pc, #4	; (adr r2, 8003974 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003970:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003974:	080039a9 	.word	0x080039a9
 8003978:	08003aad 	.word	0x08003aad
 800397c:	08003aad 	.word	0x08003aad
 8003980:	08003aad 	.word	0x08003aad
 8003984:	080039e9 	.word	0x080039e9
 8003988:	08003aad 	.word	0x08003aad
 800398c:	08003aad 	.word	0x08003aad
 8003990:	08003aad 	.word	0x08003aad
 8003994:	08003a2b 	.word	0x08003a2b
 8003998:	08003aad 	.word	0x08003aad
 800399c:	08003aad 	.word	0x08003aad
 80039a0:	08003aad 	.word	0x08003aad
 80039a4:	08003a6b 	.word	0x08003a6b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	68b9      	ldr	r1, [r7, #8]
 80039ae:	4618      	mov	r0, r3
 80039b0:	f000 fa0a 	bl	8003dc8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	68fa      	ldr	r2, [r7, #12]
 80039ba:	6812      	ldr	r2, [r2, #0]
 80039bc:	6992      	ldr	r2, [r2, #24]
 80039be:	f042 0208 	orr.w	r2, r2, #8
 80039c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	68fa      	ldr	r2, [r7, #12]
 80039ca:	6812      	ldr	r2, [r2, #0]
 80039cc:	6992      	ldr	r2, [r2, #24]
 80039ce:	f022 0204 	bic.w	r2, r2, #4
 80039d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	68fa      	ldr	r2, [r7, #12]
 80039da:	6812      	ldr	r2, [r2, #0]
 80039dc:	6991      	ldr	r1, [r2, #24]
 80039de:	68ba      	ldr	r2, [r7, #8]
 80039e0:	6912      	ldr	r2, [r2, #16]
 80039e2:	430a      	orrs	r2, r1
 80039e4:	619a      	str	r2, [r3, #24]
      break;
 80039e6:	e062      	b.n	8003aae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	68b9      	ldr	r1, [r7, #8]
 80039ee:	4618      	mov	r0, r3
 80039f0:	f000 fa5a 	bl	8003ea8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	68fa      	ldr	r2, [r7, #12]
 80039fa:	6812      	ldr	r2, [r2, #0]
 80039fc:	6992      	ldr	r2, [r2, #24]
 80039fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003a02:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	68fa      	ldr	r2, [r7, #12]
 8003a0a:	6812      	ldr	r2, [r2, #0]
 8003a0c:	6992      	ldr	r2, [r2, #24]
 8003a0e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a12:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	68fa      	ldr	r2, [r7, #12]
 8003a1a:	6812      	ldr	r2, [r2, #0]
 8003a1c:	6991      	ldr	r1, [r2, #24]
 8003a1e:	68ba      	ldr	r2, [r7, #8]
 8003a20:	6912      	ldr	r2, [r2, #16]
 8003a22:	0212      	lsls	r2, r2, #8
 8003a24:	430a      	orrs	r2, r1
 8003a26:	619a      	str	r2, [r3, #24]
      break;
 8003a28:	e041      	b.n	8003aae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	68b9      	ldr	r1, [r7, #8]
 8003a30:	4618      	mov	r0, r3
 8003a32:	f000 faaf 	bl	8003f94 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	68fa      	ldr	r2, [r7, #12]
 8003a3c:	6812      	ldr	r2, [r2, #0]
 8003a3e:	69d2      	ldr	r2, [r2, #28]
 8003a40:	f042 0208 	orr.w	r2, r2, #8
 8003a44:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	68fa      	ldr	r2, [r7, #12]
 8003a4c:	6812      	ldr	r2, [r2, #0]
 8003a4e:	69d2      	ldr	r2, [r2, #28]
 8003a50:	f022 0204 	bic.w	r2, r2, #4
 8003a54:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	68fa      	ldr	r2, [r7, #12]
 8003a5c:	6812      	ldr	r2, [r2, #0]
 8003a5e:	69d1      	ldr	r1, [r2, #28]
 8003a60:	68ba      	ldr	r2, [r7, #8]
 8003a62:	6912      	ldr	r2, [r2, #16]
 8003a64:	430a      	orrs	r2, r1
 8003a66:	61da      	str	r2, [r3, #28]
      break;
 8003a68:	e021      	b.n	8003aae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	68b9      	ldr	r1, [r7, #8]
 8003a70:	4618      	mov	r0, r3
 8003a72:	f000 fb03 	bl	800407c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	68fa      	ldr	r2, [r7, #12]
 8003a7c:	6812      	ldr	r2, [r2, #0]
 8003a7e:	69d2      	ldr	r2, [r2, #28]
 8003a80:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003a84:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	68fa      	ldr	r2, [r7, #12]
 8003a8c:	6812      	ldr	r2, [r2, #0]
 8003a8e:	69d2      	ldr	r2, [r2, #28]
 8003a90:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a94:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	68fa      	ldr	r2, [r7, #12]
 8003a9c:	6812      	ldr	r2, [r2, #0]
 8003a9e:	69d1      	ldr	r1, [r2, #28]
 8003aa0:	68ba      	ldr	r2, [r7, #8]
 8003aa2:	6912      	ldr	r2, [r2, #16]
 8003aa4:	0212      	lsls	r2, r2, #8
 8003aa6:	430a      	orrs	r2, r1
 8003aa8:	61da      	str	r2, [r3, #28]
      break;
 8003aaa:	e000      	b.n	8003aae <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8003aac:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	2201      	movs	r2, #1
 8003ab2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003abe:	2300      	movs	r3, #0
}
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	3710      	adds	r7, #16
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd80      	pop	{r7, pc}

08003ac8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b084      	sub	sp, #16
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
 8003ad0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ad8:	2b01      	cmp	r3, #1
 8003ada:	d101      	bne.n	8003ae0 <HAL_TIM_ConfigClockSource+0x18>
 8003adc:	2302      	movs	r3, #2
 8003ade:	e0a6      	b.n	8003c2e <HAL_TIM_ConfigClockSource+0x166>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2201      	movs	r2, #1
 8003ae4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2202      	movs	r2, #2
 8003aec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	689b      	ldr	r3, [r3, #8]
 8003af6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003afe:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003b06:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	68fa      	ldr	r2, [r7, #12]
 8003b0e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	2b40      	cmp	r3, #64	; 0x40
 8003b16:	d067      	beq.n	8003be8 <HAL_TIM_ConfigClockSource+0x120>
 8003b18:	2b40      	cmp	r3, #64	; 0x40
 8003b1a:	d80b      	bhi.n	8003b34 <HAL_TIM_ConfigClockSource+0x6c>
 8003b1c:	2b10      	cmp	r3, #16
 8003b1e:	d073      	beq.n	8003c08 <HAL_TIM_ConfigClockSource+0x140>
 8003b20:	2b10      	cmp	r3, #16
 8003b22:	d802      	bhi.n	8003b2a <HAL_TIM_ConfigClockSource+0x62>
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d06f      	beq.n	8003c08 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003b28:	e078      	b.n	8003c1c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003b2a:	2b20      	cmp	r3, #32
 8003b2c:	d06c      	beq.n	8003c08 <HAL_TIM_ConfigClockSource+0x140>
 8003b2e:	2b30      	cmp	r3, #48	; 0x30
 8003b30:	d06a      	beq.n	8003c08 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003b32:	e073      	b.n	8003c1c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003b34:	2b70      	cmp	r3, #112	; 0x70
 8003b36:	d00d      	beq.n	8003b54 <HAL_TIM_ConfigClockSource+0x8c>
 8003b38:	2b70      	cmp	r3, #112	; 0x70
 8003b3a:	d804      	bhi.n	8003b46 <HAL_TIM_ConfigClockSource+0x7e>
 8003b3c:	2b50      	cmp	r3, #80	; 0x50
 8003b3e:	d033      	beq.n	8003ba8 <HAL_TIM_ConfigClockSource+0xe0>
 8003b40:	2b60      	cmp	r3, #96	; 0x60
 8003b42:	d041      	beq.n	8003bc8 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003b44:	e06a      	b.n	8003c1c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003b46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b4a:	d066      	beq.n	8003c1a <HAL_TIM_ConfigClockSource+0x152>
 8003b4c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b50:	d017      	beq.n	8003b82 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8003b52:	e063      	b.n	8003c1c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6818      	ldr	r0, [r3, #0]
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	6899      	ldr	r1, [r3, #8]
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	685a      	ldr	r2, [r3, #4]
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	68db      	ldr	r3, [r3, #12]
 8003b64:	f000 fb5a 	bl	800421c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	689b      	ldr	r3, [r3, #8]
 8003b6e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003b76:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	68fa      	ldr	r2, [r7, #12]
 8003b7e:	609a      	str	r2, [r3, #8]
      break;
 8003b80:	e04c      	b.n	8003c1c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6818      	ldr	r0, [r3, #0]
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	6899      	ldr	r1, [r3, #8]
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	685a      	ldr	r2, [r3, #4]
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	68db      	ldr	r3, [r3, #12]
 8003b92:	f000 fb43 	bl	800421c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	687a      	ldr	r2, [r7, #4]
 8003b9c:	6812      	ldr	r2, [r2, #0]
 8003b9e:	6892      	ldr	r2, [r2, #8]
 8003ba0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003ba4:	609a      	str	r2, [r3, #8]
      break;
 8003ba6:	e039      	b.n	8003c1c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6818      	ldr	r0, [r3, #0]
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	6859      	ldr	r1, [r3, #4]
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	68db      	ldr	r3, [r3, #12]
 8003bb4:	461a      	mov	r2, r3
 8003bb6:	f000 fab7 	bl	8004128 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	2150      	movs	r1, #80	; 0x50
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	f000 fb10 	bl	80041e6 <TIM_ITRx_SetConfig>
      break;
 8003bc6:	e029      	b.n	8003c1c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6818      	ldr	r0, [r3, #0]
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	6859      	ldr	r1, [r3, #4]
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	68db      	ldr	r3, [r3, #12]
 8003bd4:	461a      	mov	r2, r3
 8003bd6:	f000 fad6 	bl	8004186 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	2160      	movs	r1, #96	; 0x60
 8003be0:	4618      	mov	r0, r3
 8003be2:	f000 fb00 	bl	80041e6 <TIM_ITRx_SetConfig>
      break;
 8003be6:	e019      	b.n	8003c1c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6818      	ldr	r0, [r3, #0]
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	6859      	ldr	r1, [r3, #4]
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	68db      	ldr	r3, [r3, #12]
 8003bf4:	461a      	mov	r2, r3
 8003bf6:	f000 fa97 	bl	8004128 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	2140      	movs	r1, #64	; 0x40
 8003c00:	4618      	mov	r0, r3
 8003c02:	f000 faf0 	bl	80041e6 <TIM_ITRx_SetConfig>
      break;
 8003c06:	e009      	b.n	8003c1c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681a      	ldr	r2, [r3, #0]
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4619      	mov	r1, r3
 8003c12:	4610      	mov	r0, r2
 8003c14:	f000 fae7 	bl	80041e6 <TIM_ITRx_SetConfig>
      break;
 8003c18:	e000      	b.n	8003c1c <HAL_TIM_ConfigClockSource+0x154>
      break;
 8003c1a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2201      	movs	r2, #1
 8003c20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2200      	movs	r2, #0
 8003c28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003c2c:	2300      	movs	r3, #0
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	3710      	adds	r7, #16
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}

08003c36 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003c36:	b480      	push	{r7}
 8003c38:	b083      	sub	sp, #12
 8003c3a:	af00      	add	r7, sp, #0
 8003c3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003c3e:	bf00      	nop
 8003c40:	370c      	adds	r7, #12
 8003c42:	46bd      	mov	sp, r7
 8003c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c48:	4770      	bx	lr

08003c4a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003c4a:	b480      	push	{r7}
 8003c4c:	b083      	sub	sp, #12
 8003c4e:	af00      	add	r7, sp, #0
 8003c50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003c52:	bf00      	nop
 8003c54:	370c      	adds	r7, #12
 8003c56:	46bd      	mov	sp, r7
 8003c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5c:	4770      	bx	lr

08003c5e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003c5e:	b480      	push	{r7}
 8003c60:	b083      	sub	sp, #12
 8003c62:	af00      	add	r7, sp, #0
 8003c64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003c66:	bf00      	nop
 8003c68:	370c      	adds	r7, #12
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c70:	4770      	bx	lr

08003c72 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003c72:	b480      	push	{r7}
 8003c74:	b083      	sub	sp, #12
 8003c76:	af00      	add	r7, sp, #0
 8003c78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003c7a:	bf00      	nop
 8003c7c:	370c      	adds	r7, #12
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c84:	4770      	bx	lr
	...

08003c88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b085      	sub	sp, #20
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
 8003c90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	4a40      	ldr	r2, [pc, #256]	; (8003d9c <TIM_Base_SetConfig+0x114>)
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d013      	beq.n	8003cc8 <TIM_Base_SetConfig+0x40>
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ca6:	d00f      	beq.n	8003cc8 <TIM_Base_SetConfig+0x40>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	4a3d      	ldr	r2, [pc, #244]	; (8003da0 <TIM_Base_SetConfig+0x118>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d00b      	beq.n	8003cc8 <TIM_Base_SetConfig+0x40>
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	4a3c      	ldr	r2, [pc, #240]	; (8003da4 <TIM_Base_SetConfig+0x11c>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d007      	beq.n	8003cc8 <TIM_Base_SetConfig+0x40>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	4a3b      	ldr	r2, [pc, #236]	; (8003da8 <TIM_Base_SetConfig+0x120>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d003      	beq.n	8003cc8 <TIM_Base_SetConfig+0x40>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	4a3a      	ldr	r2, [pc, #232]	; (8003dac <TIM_Base_SetConfig+0x124>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d108      	bne.n	8003cda <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	685b      	ldr	r3, [r3, #4]
 8003cd4:	68fa      	ldr	r2, [r7, #12]
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	4a2f      	ldr	r2, [pc, #188]	; (8003d9c <TIM_Base_SetConfig+0x114>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d02b      	beq.n	8003d3a <TIM_Base_SetConfig+0xb2>
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ce8:	d027      	beq.n	8003d3a <TIM_Base_SetConfig+0xb2>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	4a2c      	ldr	r2, [pc, #176]	; (8003da0 <TIM_Base_SetConfig+0x118>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d023      	beq.n	8003d3a <TIM_Base_SetConfig+0xb2>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	4a2b      	ldr	r2, [pc, #172]	; (8003da4 <TIM_Base_SetConfig+0x11c>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d01f      	beq.n	8003d3a <TIM_Base_SetConfig+0xb2>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	4a2a      	ldr	r2, [pc, #168]	; (8003da8 <TIM_Base_SetConfig+0x120>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d01b      	beq.n	8003d3a <TIM_Base_SetConfig+0xb2>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	4a29      	ldr	r2, [pc, #164]	; (8003dac <TIM_Base_SetConfig+0x124>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d017      	beq.n	8003d3a <TIM_Base_SetConfig+0xb2>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	4a28      	ldr	r2, [pc, #160]	; (8003db0 <TIM_Base_SetConfig+0x128>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d013      	beq.n	8003d3a <TIM_Base_SetConfig+0xb2>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	4a27      	ldr	r2, [pc, #156]	; (8003db4 <TIM_Base_SetConfig+0x12c>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d00f      	beq.n	8003d3a <TIM_Base_SetConfig+0xb2>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	4a26      	ldr	r2, [pc, #152]	; (8003db8 <TIM_Base_SetConfig+0x130>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d00b      	beq.n	8003d3a <TIM_Base_SetConfig+0xb2>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	4a25      	ldr	r2, [pc, #148]	; (8003dbc <TIM_Base_SetConfig+0x134>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d007      	beq.n	8003d3a <TIM_Base_SetConfig+0xb2>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	4a24      	ldr	r2, [pc, #144]	; (8003dc0 <TIM_Base_SetConfig+0x138>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d003      	beq.n	8003d3a <TIM_Base_SetConfig+0xb2>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	4a23      	ldr	r2, [pc, #140]	; (8003dc4 <TIM_Base_SetConfig+0x13c>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d108      	bne.n	8003d4c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d40:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	68db      	ldr	r3, [r3, #12]
 8003d46:	68fa      	ldr	r2, [r7, #12]
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	695b      	ldr	r3, [r3, #20]
 8003d56:	4313      	orrs	r3, r2
 8003d58:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	68fa      	ldr	r2, [r7, #12]
 8003d5e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	689a      	ldr	r2, [r3, #8]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	681a      	ldr	r2, [r3, #0]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	4a0a      	ldr	r2, [pc, #40]	; (8003d9c <TIM_Base_SetConfig+0x114>)
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d003      	beq.n	8003d80 <TIM_Base_SetConfig+0xf8>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	4a0c      	ldr	r2, [pc, #48]	; (8003dac <TIM_Base_SetConfig+0x124>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d103      	bne.n	8003d88 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	691a      	ldr	r2, [r3, #16]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	615a      	str	r2, [r3, #20]
}
 8003d8e:	bf00      	nop
 8003d90:	3714      	adds	r7, #20
 8003d92:	46bd      	mov	sp, r7
 8003d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d98:	4770      	bx	lr
 8003d9a:	bf00      	nop
 8003d9c:	40010000 	.word	0x40010000
 8003da0:	40000400 	.word	0x40000400
 8003da4:	40000800 	.word	0x40000800
 8003da8:	40000c00 	.word	0x40000c00
 8003dac:	40010400 	.word	0x40010400
 8003db0:	40014000 	.word	0x40014000
 8003db4:	40014400 	.word	0x40014400
 8003db8:	40014800 	.word	0x40014800
 8003dbc:	40001800 	.word	0x40001800
 8003dc0:	40001c00 	.word	0x40001c00
 8003dc4:	40002000 	.word	0x40002000

08003dc8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b087      	sub	sp, #28
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
 8003dd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6a1b      	ldr	r3, [r3, #32]
 8003dd6:	f023 0201 	bic.w	r2, r3, #1
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6a1b      	ldr	r3, [r3, #32]
 8003de2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	699b      	ldr	r3, [r3, #24]
 8003dee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003df6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	f023 0303 	bic.w	r3, r3, #3
 8003dfe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	68fa      	ldr	r2, [r7, #12]
 8003e06:	4313      	orrs	r3, r2
 8003e08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003e0a:	697b      	ldr	r3, [r7, #20]
 8003e0c:	f023 0302 	bic.w	r3, r3, #2
 8003e10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	689b      	ldr	r3, [r3, #8]
 8003e16:	697a      	ldr	r2, [r7, #20]
 8003e18:	4313      	orrs	r3, r2
 8003e1a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	4a20      	ldr	r2, [pc, #128]	; (8003ea0 <TIM_OC1_SetConfig+0xd8>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d003      	beq.n	8003e2c <TIM_OC1_SetConfig+0x64>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	4a1f      	ldr	r2, [pc, #124]	; (8003ea4 <TIM_OC1_SetConfig+0xdc>)
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d10c      	bne.n	8003e46 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003e2c:	697b      	ldr	r3, [r7, #20]
 8003e2e:	f023 0308 	bic.w	r3, r3, #8
 8003e32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	68db      	ldr	r3, [r3, #12]
 8003e38:	697a      	ldr	r2, [r7, #20]
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	f023 0304 	bic.w	r3, r3, #4
 8003e44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	4a15      	ldr	r2, [pc, #84]	; (8003ea0 <TIM_OC1_SetConfig+0xd8>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d003      	beq.n	8003e56 <TIM_OC1_SetConfig+0x8e>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	4a14      	ldr	r2, [pc, #80]	; (8003ea4 <TIM_OC1_SetConfig+0xdc>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d111      	bne.n	8003e7a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003e56:	693b      	ldr	r3, [r7, #16]
 8003e58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003e5e:	693b      	ldr	r3, [r7, #16]
 8003e60:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003e64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	695b      	ldr	r3, [r3, #20]
 8003e6a:	693a      	ldr	r2, [r7, #16]
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	699b      	ldr	r3, [r3, #24]
 8003e74:	693a      	ldr	r2, [r7, #16]
 8003e76:	4313      	orrs	r3, r2
 8003e78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	693a      	ldr	r2, [r7, #16]
 8003e7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	68fa      	ldr	r2, [r7, #12]
 8003e84:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	685a      	ldr	r2, [r3, #4]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	697a      	ldr	r2, [r7, #20]
 8003e92:	621a      	str	r2, [r3, #32]
}
 8003e94:	bf00      	nop
 8003e96:	371c      	adds	r7, #28
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9e:	4770      	bx	lr
 8003ea0:	40010000 	.word	0x40010000
 8003ea4:	40010400 	.word	0x40010400

08003ea8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	b087      	sub	sp, #28
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
 8003eb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6a1b      	ldr	r3, [r3, #32]
 8003eb6:	f023 0210 	bic.w	r2, r3, #16
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6a1b      	ldr	r3, [r3, #32]
 8003ec2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	699b      	ldr	r3, [r3, #24]
 8003ece:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003ed6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ede:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	021b      	lsls	r3, r3, #8
 8003ee6:	68fa      	ldr	r2, [r7, #12]
 8003ee8:	4313      	orrs	r3, r2
 8003eea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	f023 0320 	bic.w	r3, r3, #32
 8003ef2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	011b      	lsls	r3, r3, #4
 8003efa:	697a      	ldr	r2, [r7, #20]
 8003efc:	4313      	orrs	r3, r2
 8003efe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	4a22      	ldr	r2, [pc, #136]	; (8003f8c <TIM_OC2_SetConfig+0xe4>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d003      	beq.n	8003f10 <TIM_OC2_SetConfig+0x68>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	4a21      	ldr	r2, [pc, #132]	; (8003f90 <TIM_OC2_SetConfig+0xe8>)
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d10d      	bne.n	8003f2c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003f10:	697b      	ldr	r3, [r7, #20]
 8003f12:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003f16:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	68db      	ldr	r3, [r3, #12]
 8003f1c:	011b      	lsls	r3, r3, #4
 8003f1e:	697a      	ldr	r2, [r7, #20]
 8003f20:	4313      	orrs	r3, r2
 8003f22:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003f24:	697b      	ldr	r3, [r7, #20]
 8003f26:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003f2a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	4a17      	ldr	r2, [pc, #92]	; (8003f8c <TIM_OC2_SetConfig+0xe4>)
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d003      	beq.n	8003f3c <TIM_OC2_SetConfig+0x94>
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	4a16      	ldr	r2, [pc, #88]	; (8003f90 <TIM_OC2_SetConfig+0xe8>)
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d113      	bne.n	8003f64 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003f3c:	693b      	ldr	r3, [r7, #16]
 8003f3e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003f42:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003f4a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	695b      	ldr	r3, [r3, #20]
 8003f50:	009b      	lsls	r3, r3, #2
 8003f52:	693a      	ldr	r2, [r7, #16]
 8003f54:	4313      	orrs	r3, r2
 8003f56:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	699b      	ldr	r3, [r3, #24]
 8003f5c:	009b      	lsls	r3, r3, #2
 8003f5e:	693a      	ldr	r2, [r7, #16]
 8003f60:	4313      	orrs	r3, r2
 8003f62:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	693a      	ldr	r2, [r7, #16]
 8003f68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	68fa      	ldr	r2, [r7, #12]
 8003f6e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	685a      	ldr	r2, [r3, #4]
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	697a      	ldr	r2, [r7, #20]
 8003f7c:	621a      	str	r2, [r3, #32]
}
 8003f7e:	bf00      	nop
 8003f80:	371c      	adds	r7, #28
 8003f82:	46bd      	mov	sp, r7
 8003f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f88:	4770      	bx	lr
 8003f8a:	bf00      	nop
 8003f8c:	40010000 	.word	0x40010000
 8003f90:	40010400 	.word	0x40010400

08003f94 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003f94:	b480      	push	{r7}
 8003f96:	b087      	sub	sp, #28
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
 8003f9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6a1b      	ldr	r3, [r3, #32]
 8003fa2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6a1b      	ldr	r3, [r3, #32]
 8003fae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	69db      	ldr	r3, [r3, #28]
 8003fba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	f023 0303 	bic.w	r3, r3, #3
 8003fca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	68fa      	ldr	r2, [r7, #12]
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003fd6:	697b      	ldr	r3, [r7, #20]
 8003fd8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003fdc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	689b      	ldr	r3, [r3, #8]
 8003fe2:	021b      	lsls	r3, r3, #8
 8003fe4:	697a      	ldr	r2, [r7, #20]
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	4a21      	ldr	r2, [pc, #132]	; (8004074 <TIM_OC3_SetConfig+0xe0>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d003      	beq.n	8003ffa <TIM_OC3_SetConfig+0x66>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	4a20      	ldr	r2, [pc, #128]	; (8004078 <TIM_OC3_SetConfig+0xe4>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d10d      	bne.n	8004016 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003ffa:	697b      	ldr	r3, [r7, #20]
 8003ffc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004000:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	68db      	ldr	r3, [r3, #12]
 8004006:	021b      	lsls	r3, r3, #8
 8004008:	697a      	ldr	r2, [r7, #20]
 800400a:	4313      	orrs	r3, r2
 800400c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800400e:	697b      	ldr	r3, [r7, #20]
 8004010:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004014:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	4a16      	ldr	r2, [pc, #88]	; (8004074 <TIM_OC3_SetConfig+0xe0>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d003      	beq.n	8004026 <TIM_OC3_SetConfig+0x92>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	4a15      	ldr	r2, [pc, #84]	; (8004078 <TIM_OC3_SetConfig+0xe4>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d113      	bne.n	800404e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004026:	693b      	ldr	r3, [r7, #16]
 8004028:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800402c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800402e:	693b      	ldr	r3, [r7, #16]
 8004030:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004034:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	695b      	ldr	r3, [r3, #20]
 800403a:	011b      	lsls	r3, r3, #4
 800403c:	693a      	ldr	r2, [r7, #16]
 800403e:	4313      	orrs	r3, r2
 8004040:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	699b      	ldr	r3, [r3, #24]
 8004046:	011b      	lsls	r3, r3, #4
 8004048:	693a      	ldr	r2, [r7, #16]
 800404a:	4313      	orrs	r3, r2
 800404c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	693a      	ldr	r2, [r7, #16]
 8004052:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	68fa      	ldr	r2, [r7, #12]
 8004058:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	685a      	ldr	r2, [r3, #4]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	697a      	ldr	r2, [r7, #20]
 8004066:	621a      	str	r2, [r3, #32]
}
 8004068:	bf00      	nop
 800406a:	371c      	adds	r7, #28
 800406c:	46bd      	mov	sp, r7
 800406e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004072:	4770      	bx	lr
 8004074:	40010000 	.word	0x40010000
 8004078:	40010400 	.word	0x40010400

0800407c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800407c:	b480      	push	{r7}
 800407e:	b087      	sub	sp, #28
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
 8004084:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6a1b      	ldr	r3, [r3, #32]
 800408a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6a1b      	ldr	r3, [r3, #32]
 8004096:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	69db      	ldr	r3, [r3, #28]
 80040a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80040aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	021b      	lsls	r3, r3, #8
 80040ba:	68fa      	ldr	r2, [r7, #12]
 80040bc:	4313      	orrs	r3, r2
 80040be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80040c0:	693b      	ldr	r3, [r7, #16]
 80040c2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80040c6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	689b      	ldr	r3, [r3, #8]
 80040cc:	031b      	lsls	r3, r3, #12
 80040ce:	693a      	ldr	r2, [r7, #16]
 80040d0:	4313      	orrs	r3, r2
 80040d2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	4a12      	ldr	r2, [pc, #72]	; (8004120 <TIM_OC4_SetConfig+0xa4>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d003      	beq.n	80040e4 <TIM_OC4_SetConfig+0x68>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	4a11      	ldr	r2, [pc, #68]	; (8004124 <TIM_OC4_SetConfig+0xa8>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d109      	bne.n	80040f8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80040ea:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	695b      	ldr	r3, [r3, #20]
 80040f0:	019b      	lsls	r3, r3, #6
 80040f2:	697a      	ldr	r2, [r7, #20]
 80040f4:	4313      	orrs	r3, r2
 80040f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	697a      	ldr	r2, [r7, #20]
 80040fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	68fa      	ldr	r2, [r7, #12]
 8004102:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	685a      	ldr	r2, [r3, #4]
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	693a      	ldr	r2, [r7, #16]
 8004110:	621a      	str	r2, [r3, #32]
}
 8004112:	bf00      	nop
 8004114:	371c      	adds	r7, #28
 8004116:	46bd      	mov	sp, r7
 8004118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411c:	4770      	bx	lr
 800411e:	bf00      	nop
 8004120:	40010000 	.word	0x40010000
 8004124:	40010400 	.word	0x40010400

08004128 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004128:	b480      	push	{r7}
 800412a:	b087      	sub	sp, #28
 800412c:	af00      	add	r7, sp, #0
 800412e:	60f8      	str	r0, [r7, #12]
 8004130:	60b9      	str	r1, [r7, #8]
 8004132:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	6a1b      	ldr	r3, [r3, #32]
 8004138:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	6a1b      	ldr	r3, [r3, #32]
 800413e:	f023 0201 	bic.w	r2, r3, #1
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	699b      	ldr	r3, [r3, #24]
 800414a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800414c:	693b      	ldr	r3, [r7, #16]
 800414e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004152:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	011b      	lsls	r3, r3, #4
 8004158:	693a      	ldr	r2, [r7, #16]
 800415a:	4313      	orrs	r3, r2
 800415c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	f023 030a 	bic.w	r3, r3, #10
 8004164:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004166:	697a      	ldr	r2, [r7, #20]
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	4313      	orrs	r3, r2
 800416c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	693a      	ldr	r2, [r7, #16]
 8004172:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	697a      	ldr	r2, [r7, #20]
 8004178:	621a      	str	r2, [r3, #32]
}
 800417a:	bf00      	nop
 800417c:	371c      	adds	r7, #28
 800417e:	46bd      	mov	sp, r7
 8004180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004184:	4770      	bx	lr

08004186 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004186:	b480      	push	{r7}
 8004188:	b087      	sub	sp, #28
 800418a:	af00      	add	r7, sp, #0
 800418c:	60f8      	str	r0, [r7, #12]
 800418e:	60b9      	str	r1, [r7, #8]
 8004190:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	6a1b      	ldr	r3, [r3, #32]
 8004196:	f023 0210 	bic.w	r2, r3, #16
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	699b      	ldr	r3, [r3, #24]
 80041a2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	6a1b      	ldr	r3, [r3, #32]
 80041a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80041aa:	697b      	ldr	r3, [r7, #20]
 80041ac:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80041b0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	031b      	lsls	r3, r3, #12
 80041b6:	697a      	ldr	r2, [r7, #20]
 80041b8:	4313      	orrs	r3, r2
 80041ba:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80041c2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80041c4:	68bb      	ldr	r3, [r7, #8]
 80041c6:	011b      	lsls	r3, r3, #4
 80041c8:	693a      	ldr	r2, [r7, #16]
 80041ca:	4313      	orrs	r3, r2
 80041cc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	697a      	ldr	r2, [r7, #20]
 80041d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	693a      	ldr	r2, [r7, #16]
 80041d8:	621a      	str	r2, [r3, #32]
}
 80041da:	bf00      	nop
 80041dc:	371c      	adds	r7, #28
 80041de:	46bd      	mov	sp, r7
 80041e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e4:	4770      	bx	lr

080041e6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80041e6:	b480      	push	{r7}
 80041e8:	b085      	sub	sp, #20
 80041ea:	af00      	add	r7, sp, #0
 80041ec:	6078      	str	r0, [r7, #4]
 80041ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	689b      	ldr	r3, [r3, #8]
 80041f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80041fe:	683a      	ldr	r2, [r7, #0]
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	4313      	orrs	r3, r2
 8004204:	f043 0307 	orr.w	r3, r3, #7
 8004208:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	68fa      	ldr	r2, [r7, #12]
 800420e:	609a      	str	r2, [r3, #8]
}
 8004210:	bf00      	nop
 8004212:	3714      	adds	r7, #20
 8004214:	46bd      	mov	sp, r7
 8004216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421a:	4770      	bx	lr

0800421c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800421c:	b480      	push	{r7}
 800421e:	b087      	sub	sp, #28
 8004220:	af00      	add	r7, sp, #0
 8004222:	60f8      	str	r0, [r7, #12]
 8004224:	60b9      	str	r1, [r7, #8]
 8004226:	607a      	str	r2, [r7, #4]
 8004228:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	689b      	ldr	r3, [r3, #8]
 800422e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004236:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	021a      	lsls	r2, r3, #8
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	431a      	orrs	r2, r3
 8004240:	68bb      	ldr	r3, [r7, #8]
 8004242:	4313      	orrs	r3, r2
 8004244:	697a      	ldr	r2, [r7, #20]
 8004246:	4313      	orrs	r3, r2
 8004248:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	697a      	ldr	r2, [r7, #20]
 800424e:	609a      	str	r2, [r3, #8]
}
 8004250:	bf00      	nop
 8004252:	371c      	adds	r7, #28
 8004254:	46bd      	mov	sp, r7
 8004256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425a:	4770      	bx	lr

0800425c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800425c:	b480      	push	{r7}
 800425e:	b087      	sub	sp, #28
 8004260:	af00      	add	r7, sp, #0
 8004262:	60f8      	str	r0, [r7, #12]
 8004264:	60b9      	str	r1, [r7, #8]
 8004266:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	f003 031f 	and.w	r3, r3, #31
 800426e:	2201      	movs	r2, #1
 8004270:	fa02 f303 	lsl.w	r3, r2, r3
 8004274:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	6a1a      	ldr	r2, [r3, #32]
 800427a:	697b      	ldr	r3, [r7, #20]
 800427c:	43db      	mvns	r3, r3
 800427e:	401a      	ands	r2, r3
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	6a1a      	ldr	r2, [r3, #32]
 8004288:	68bb      	ldr	r3, [r7, #8]
 800428a:	f003 031f 	and.w	r3, r3, #31
 800428e:	6879      	ldr	r1, [r7, #4]
 8004290:	fa01 f303 	lsl.w	r3, r1, r3
 8004294:	431a      	orrs	r2, r3
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	621a      	str	r2, [r3, #32]
}
 800429a:	bf00      	nop
 800429c:	371c      	adds	r7, #28
 800429e:	46bd      	mov	sp, r7
 80042a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a4:	4770      	bx	lr

080042a6 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80042a6:	b480      	push	{r7}
 80042a8:	b085      	sub	sp, #20
 80042aa:	af00      	add	r7, sp, #0
 80042ac:	6078      	str	r0, [r7, #4]
 80042ae:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042b6:	2b01      	cmp	r3, #1
 80042b8:	d101      	bne.n	80042be <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80042ba:	2302      	movs	r3, #2
 80042bc:	e032      	b.n	8004324 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2201      	movs	r2, #1
 80042c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2202      	movs	r2, #2
 80042ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	689b      	ldr	r3, [r3, #8]
 80042dc:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042e4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	68fa      	ldr	r2, [r7, #12]
 80042ec:	4313      	orrs	r3, r2
 80042ee:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80042f0:	68bb      	ldr	r3, [r7, #8]
 80042f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80042f6:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	68ba      	ldr	r2, [r7, #8]
 80042fe:	4313      	orrs	r3, r2
 8004300:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	68fa      	ldr	r2, [r7, #12]
 8004308:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	68ba      	ldr	r2, [r7, #8]
 8004310:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2201      	movs	r2, #1
 8004316:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2200      	movs	r2, #0
 800431e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004322:	2300      	movs	r3, #0
}
 8004324:	4618      	mov	r0, r3
 8004326:	3714      	adds	r7, #20
 8004328:	46bd      	mov	sp, r7
 800432a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432e:	4770      	bx	lr

08004330 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004330:	b480      	push	{r7}
 8004332:	b085      	sub	sp, #20
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
 8004338:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800433a:	2300      	movs	r3, #0
 800433c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004344:	2b01      	cmp	r3, #1
 8004346:	d101      	bne.n	800434c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004348:	2302      	movs	r3, #2
 800434a:	e03d      	b.n	80043c8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2201      	movs	r2, #1
 8004350:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	68db      	ldr	r3, [r3, #12]
 800435e:	4313      	orrs	r3, r2
 8004360:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	689b      	ldr	r3, [r3, #8]
 800436c:	4313      	orrs	r3, r2
 800436e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	4313      	orrs	r3, r2
 800437c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4313      	orrs	r3, r2
 800438a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	691b      	ldr	r3, [r3, #16]
 8004396:	4313      	orrs	r3, r2
 8004398:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	695b      	ldr	r3, [r3, #20]
 80043a4:	4313      	orrs	r3, r2
 80043a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	69db      	ldr	r3, [r3, #28]
 80043b2:	4313      	orrs	r3, r2
 80043b4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	68fa      	ldr	r2, [r7, #12]
 80043bc:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2200      	movs	r2, #0
 80043c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80043c6:	2300      	movs	r3, #0
}
 80043c8:	4618      	mov	r0, r3
 80043ca:	3714      	adds	r7, #20
 80043cc:	46bd      	mov	sp, r7
 80043ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d2:	4770      	bx	lr

080043d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80043d4:	b480      	push	{r7}
 80043d6:	b083      	sub	sp, #12
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80043dc:	bf00      	nop
 80043de:	370c      	adds	r7, #12
 80043e0:	46bd      	mov	sp, r7
 80043e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e6:	4770      	bx	lr

080043e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80043e8:	b480      	push	{r7}
 80043ea:	b083      	sub	sp, #12
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80043f0:	bf00      	nop
 80043f2:	370c      	adds	r7, #12
 80043f4:	46bd      	mov	sp, r7
 80043f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fa:	4770      	bx	lr

080043fc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b082      	sub	sp, #8
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d101      	bne.n	800440e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800440a:	2301      	movs	r3, #1
 800440c:	e03f      	b.n	800448e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004414:	b2db      	uxtb	r3, r3
 8004416:	2b00      	cmp	r3, #0
 8004418:	d106      	bne.n	8004428 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2200      	movs	r2, #0
 800441e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004422:	6878      	ldr	r0, [r7, #4]
 8004424:	f004 fc12 	bl	8008c4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2224      	movs	r2, #36	; 0x24
 800442c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	687a      	ldr	r2, [r7, #4]
 8004436:	6812      	ldr	r2, [r2, #0]
 8004438:	68d2      	ldr	r2, [r2, #12]
 800443a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800443e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004440:	6878      	ldr	r0, [r7, #4]
 8004442:	f000 fb8f 	bl	8004b64 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	687a      	ldr	r2, [r7, #4]
 800444c:	6812      	ldr	r2, [r2, #0]
 800444e:	6912      	ldr	r2, [r2, #16]
 8004450:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004454:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	687a      	ldr	r2, [r7, #4]
 800445c:	6812      	ldr	r2, [r2, #0]
 800445e:	6952      	ldr	r2, [r2, #20]
 8004460:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004464:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	687a      	ldr	r2, [r7, #4]
 800446c:	6812      	ldr	r2, [r2, #0]
 800446e:	68d2      	ldr	r2, [r2, #12]
 8004470:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004474:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2200      	movs	r2, #0
 800447a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2220      	movs	r2, #32
 8004480:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2220      	movs	r2, #32
 8004488:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800448c:	2300      	movs	r3, #0
}
 800448e:	4618      	mov	r0, r3
 8004490:	3708      	adds	r7, #8
 8004492:	46bd      	mov	sp, r7
 8004494:	bd80      	pop	{r7, pc}

08004496 <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004496:	b580      	push	{r7, lr}
 8004498:	b088      	sub	sp, #32
 800449a:	af02      	add	r7, sp, #8
 800449c:	60f8      	str	r0, [r7, #12]
 800449e:	60b9      	str	r1, [r7, #8]
 80044a0:	603b      	str	r3, [r7, #0]
 80044a2:	4613      	mov	r3, r2
 80044a4:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80044a6:	2300      	movs	r3, #0
 80044a8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80044b0:	b2db      	uxtb	r3, r3
 80044b2:	2b20      	cmp	r3, #32
 80044b4:	f040 8082 	bne.w	80045bc <HAL_UART_Transmit+0x126>
  {
    if ((pData == NULL) || (Size == 0U))
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d002      	beq.n	80044c4 <HAL_UART_Transmit+0x2e>
 80044be:	88fb      	ldrh	r3, [r7, #6]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d101      	bne.n	80044c8 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80044c4:	2301      	movs	r3, #1
 80044c6:	e07a      	b.n	80045be <HAL_UART_Transmit+0x128>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80044ce:	2b01      	cmp	r3, #1
 80044d0:	d101      	bne.n	80044d6 <HAL_UART_Transmit+0x40>
 80044d2:	2302      	movs	r3, #2
 80044d4:	e073      	b.n	80045be <HAL_UART_Transmit+0x128>
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	2201      	movs	r2, #1
 80044da:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	2200      	movs	r2, #0
 80044e2:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	2221      	movs	r2, #33	; 0x21
 80044e8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80044ec:	f7fc fcb0 	bl	8000e50 <HAL_GetTick>
 80044f0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	88fa      	ldrh	r2, [r7, #6]
 80044f6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	88fa      	ldrh	r2, [r7, #6]
 80044fc:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80044fe:	e041      	b.n	8004584 <HAL_UART_Transmit+0xee>
    {
      huart->TxXferCount--;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004504:	b29b      	uxth	r3, r3
 8004506:	3b01      	subs	r3, #1
 8004508:	b29a      	uxth	r2, r3
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	689b      	ldr	r3, [r3, #8]
 8004512:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004516:	d121      	bne.n	800455c <HAL_UART_Transmit+0xc6>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	9300      	str	r3, [sp, #0]
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	2200      	movs	r2, #0
 8004520:	2180      	movs	r1, #128	; 0x80
 8004522:	68f8      	ldr	r0, [r7, #12]
 8004524:	f000 f9b4 	bl	8004890 <UART_WaitOnFlagUntilTimeout>
 8004528:	4603      	mov	r3, r0
 800452a:	2b00      	cmp	r3, #0
 800452c:	d001      	beq.n	8004532 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 800452e:	2303      	movs	r3, #3
 8004530:	e045      	b.n	80045be <HAL_UART_Transmit+0x128>
        }
        tmp = (uint16_t *) pData;
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	693a      	ldr	r2, [r7, #16]
 800453c:	8812      	ldrh	r2, [r2, #0]
 800453e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004542:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	691b      	ldr	r3, [r3, #16]
 8004548:	2b00      	cmp	r3, #0
 800454a:	d103      	bne.n	8004554 <HAL_UART_Transmit+0xbe>
        {
          pData += 2U;
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	3302      	adds	r3, #2
 8004550:	60bb      	str	r3, [r7, #8]
 8004552:	e017      	b.n	8004584 <HAL_UART_Transmit+0xee>
        }
        else
        {
          pData += 1U;
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	3301      	adds	r3, #1
 8004558:	60bb      	str	r3, [r7, #8]
 800455a:	e013      	b.n	8004584 <HAL_UART_Transmit+0xee>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	9300      	str	r3, [sp, #0]
 8004560:	697b      	ldr	r3, [r7, #20]
 8004562:	2200      	movs	r2, #0
 8004564:	2180      	movs	r1, #128	; 0x80
 8004566:	68f8      	ldr	r0, [r7, #12]
 8004568:	f000 f992 	bl	8004890 <UART_WaitOnFlagUntilTimeout>
 800456c:	4603      	mov	r3, r0
 800456e:	2b00      	cmp	r3, #0
 8004570:	d001      	beq.n	8004576 <HAL_UART_Transmit+0xe0>
        {
          return HAL_TIMEOUT;
 8004572:	2303      	movs	r3, #3
 8004574:	e023      	b.n	80045be <HAL_UART_Transmit+0x128>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681a      	ldr	r2, [r3, #0]
 800457a:	68bb      	ldr	r3, [r7, #8]
 800457c:	1c59      	adds	r1, r3, #1
 800457e:	60b9      	str	r1, [r7, #8]
 8004580:	781b      	ldrb	r3, [r3, #0]
 8004582:	6053      	str	r3, [r2, #4]
    while (huart->TxXferCount > 0U)
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004588:	b29b      	uxth	r3, r3
 800458a:	2b00      	cmp	r3, #0
 800458c:	d1b8      	bne.n	8004500 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	9300      	str	r3, [sp, #0]
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	2200      	movs	r2, #0
 8004596:	2140      	movs	r1, #64	; 0x40
 8004598:	68f8      	ldr	r0, [r7, #12]
 800459a:	f000 f979 	bl	8004890 <UART_WaitOnFlagUntilTimeout>
 800459e:	4603      	mov	r3, r0
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d001      	beq.n	80045a8 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 80045a4:	2303      	movs	r3, #3
 80045a6:	e00a      	b.n	80045be <HAL_UART_Transmit+0x128>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	2220      	movs	r2, #32
 80045ac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2200      	movs	r2, #0
 80045b4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 80045b8:	2300      	movs	r3, #0
 80045ba:	e000      	b.n	80045be <HAL_UART_Transmit+0x128>
  }
  else
  {
    return HAL_BUSY;
 80045bc:	2302      	movs	r3, #2
  }
}
 80045be:	4618      	mov	r0, r3
 80045c0:	3718      	adds	r7, #24
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bd80      	pop	{r7, pc}

080045c6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80045c6:	b480      	push	{r7}
 80045c8:	b085      	sub	sp, #20
 80045ca:	af00      	add	r7, sp, #0
 80045cc:	60f8      	str	r0, [r7, #12]
 80045ce:	60b9      	str	r1, [r7, #8]
 80045d0:	4613      	mov	r3, r2
 80045d2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80045da:	b2db      	uxtb	r3, r3
 80045dc:	2b20      	cmp	r3, #32
 80045de:	d140      	bne.n	8004662 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 80045e0:	68bb      	ldr	r3, [r7, #8]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d002      	beq.n	80045ec <HAL_UART_Receive_IT+0x26>
 80045e6:	88fb      	ldrh	r3, [r7, #6]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d101      	bne.n	80045f0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80045ec:	2301      	movs	r3, #1
 80045ee:	e039      	b.n	8004664 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80045f6:	2b01      	cmp	r3, #1
 80045f8:	d101      	bne.n	80045fe <HAL_UART_Receive_IT+0x38>
 80045fa:	2302      	movs	r3, #2
 80045fc:	e032      	b.n	8004664 <HAL_UART_Receive_IT+0x9e>
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	2201      	movs	r2, #1
 8004602:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	68ba      	ldr	r2, [r7, #8]
 800460a:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	88fa      	ldrh	r2, [r7, #6]
 8004610:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	88fa      	ldrh	r2, [r7, #6]
 8004616:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	2200      	movs	r2, #0
 800461c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	2222      	movs	r2, #34	; 0x22
 8004622:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	2200      	movs	r2, #0
 800462a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	68fa      	ldr	r2, [r7, #12]
 8004634:	6812      	ldr	r2, [r2, #0]
 8004636:	68d2      	ldr	r2, [r2, #12]
 8004638:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800463c:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	68fa      	ldr	r2, [r7, #12]
 8004644:	6812      	ldr	r2, [r2, #0]
 8004646:	6952      	ldr	r2, [r2, #20]
 8004648:	f042 0201 	orr.w	r2, r2, #1
 800464c:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	68fa      	ldr	r2, [r7, #12]
 8004654:	6812      	ldr	r2, [r2, #0]
 8004656:	68d2      	ldr	r2, [r2, #12]
 8004658:	f042 0220 	orr.w	r2, r2, #32
 800465c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800465e:	2300      	movs	r3, #0
 8004660:	e000      	b.n	8004664 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8004662:	2302      	movs	r3, #2
  }
}
 8004664:	4618      	mov	r0, r3
 8004666:	3714      	adds	r7, #20
 8004668:	46bd      	mov	sp, r7
 800466a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466e:	4770      	bx	lr

08004670 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b088      	sub	sp, #32
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	68db      	ldr	r3, [r3, #12]
 8004686:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	695b      	ldr	r3, [r3, #20]
 800468e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8004690:	2300      	movs	r3, #0
 8004692:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8004694:	2300      	movs	r3, #0
 8004696:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004698:	69fb      	ldr	r3, [r7, #28]
 800469a:	f003 030f 	and.w	r3, r3, #15
 800469e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80046a0:	693b      	ldr	r3, [r7, #16]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d10d      	bne.n	80046c2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80046a6:	69fb      	ldr	r3, [r7, #28]
 80046a8:	f003 0320 	and.w	r3, r3, #32
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d008      	beq.n	80046c2 <HAL_UART_IRQHandler+0x52>
 80046b0:	69bb      	ldr	r3, [r7, #24]
 80046b2:	f003 0320 	and.w	r3, r3, #32
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d003      	beq.n	80046c2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80046ba:	6878      	ldr	r0, [r7, #4]
 80046bc:	f000 f9d1 	bl	8004a62 <UART_Receive_IT>
      return;
 80046c0:	e0cc      	b.n	800485c <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80046c2:	693b      	ldr	r3, [r7, #16]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	f000 80ab 	beq.w	8004820 <HAL_UART_IRQHandler+0x1b0>
 80046ca:	697b      	ldr	r3, [r7, #20]
 80046cc:	f003 0301 	and.w	r3, r3, #1
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d105      	bne.n	80046e0 <HAL_UART_IRQHandler+0x70>
 80046d4:	69bb      	ldr	r3, [r7, #24]
 80046d6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80046da:	2b00      	cmp	r3, #0
 80046dc:	f000 80a0 	beq.w	8004820 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80046e0:	69fb      	ldr	r3, [r7, #28]
 80046e2:	f003 0301 	and.w	r3, r3, #1
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d00a      	beq.n	8004700 <HAL_UART_IRQHandler+0x90>
 80046ea:	69bb      	ldr	r3, [r7, #24]
 80046ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d005      	beq.n	8004700 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046f8:	f043 0201 	orr.w	r2, r3, #1
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004700:	69fb      	ldr	r3, [r7, #28]
 8004702:	f003 0304 	and.w	r3, r3, #4
 8004706:	2b00      	cmp	r3, #0
 8004708:	d00a      	beq.n	8004720 <HAL_UART_IRQHandler+0xb0>
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	f003 0301 	and.w	r3, r3, #1
 8004710:	2b00      	cmp	r3, #0
 8004712:	d005      	beq.n	8004720 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004718:	f043 0202 	orr.w	r2, r3, #2
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004720:	69fb      	ldr	r3, [r7, #28]
 8004722:	f003 0302 	and.w	r3, r3, #2
 8004726:	2b00      	cmp	r3, #0
 8004728:	d00a      	beq.n	8004740 <HAL_UART_IRQHandler+0xd0>
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	f003 0301 	and.w	r3, r3, #1
 8004730:	2b00      	cmp	r3, #0
 8004732:	d005      	beq.n	8004740 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004738:	f043 0204 	orr.w	r2, r3, #4
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004740:	69fb      	ldr	r3, [r7, #28]
 8004742:	f003 0308 	and.w	r3, r3, #8
 8004746:	2b00      	cmp	r3, #0
 8004748:	d00a      	beq.n	8004760 <HAL_UART_IRQHandler+0xf0>
 800474a:	697b      	ldr	r3, [r7, #20]
 800474c:	f003 0301 	and.w	r3, r3, #1
 8004750:	2b00      	cmp	r3, #0
 8004752:	d005      	beq.n	8004760 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004758:	f043 0208 	orr.w	r2, r3, #8
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004764:	2b00      	cmp	r3, #0
 8004766:	d078      	beq.n	800485a <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004768:	69fb      	ldr	r3, [r7, #28]
 800476a:	f003 0320 	and.w	r3, r3, #32
 800476e:	2b00      	cmp	r3, #0
 8004770:	d007      	beq.n	8004782 <HAL_UART_IRQHandler+0x112>
 8004772:	69bb      	ldr	r3, [r7, #24]
 8004774:	f003 0320 	and.w	r3, r3, #32
 8004778:	2b00      	cmp	r3, #0
 800477a:	d002      	beq.n	8004782 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 800477c:	6878      	ldr	r0, [r7, #4]
 800477e:	f000 f970 	bl	8004a62 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	695b      	ldr	r3, [r3, #20]
 8004788:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800478c:	2b40      	cmp	r3, #64	; 0x40
 800478e:	bf0c      	ite	eq
 8004790:	2301      	moveq	r3, #1
 8004792:	2300      	movne	r3, #0
 8004794:	b2db      	uxtb	r3, r3
 8004796:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800479c:	f003 0308 	and.w	r3, r3, #8
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d102      	bne.n	80047aa <HAL_UART_IRQHandler+0x13a>
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d031      	beq.n	800480e <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80047aa:	6878      	ldr	r0, [r7, #4]
 80047ac:	f000 f8ba 	bl	8004924 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	695b      	ldr	r3, [r3, #20]
 80047b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047ba:	2b40      	cmp	r3, #64	; 0x40
 80047bc:	d123      	bne.n	8004806 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	687a      	ldr	r2, [r7, #4]
 80047c4:	6812      	ldr	r2, [r2, #0]
 80047c6:	6952      	ldr	r2, [r2, #20]
 80047c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80047cc:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d013      	beq.n	80047fe <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047da:	4a22      	ldr	r2, [pc, #136]	; (8004864 <HAL_UART_IRQHandler+0x1f4>)
 80047dc:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047e2:	4618      	mov	r0, r3
 80047e4:	f7fd f986 	bl	8001af4 <HAL_DMA_Abort_IT>
 80047e8:	4603      	mov	r3, r0
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d016      	beq.n	800481c <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80047f4:	687a      	ldr	r2, [r7, #4]
 80047f6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80047f8:	4610      	mov	r0, r2
 80047fa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047fc:	e00e      	b.n	800481c <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80047fe:	6878      	ldr	r0, [r7, #4]
 8004800:	f000 f83c 	bl	800487c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004804:	e00a      	b.n	800481c <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004806:	6878      	ldr	r0, [r7, #4]
 8004808:	f000 f838 	bl	800487c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800480c:	e006      	b.n	800481c <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800480e:	6878      	ldr	r0, [r7, #4]
 8004810:	f000 f834 	bl	800487c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2200      	movs	r2, #0
 8004818:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800481a:	e01e      	b.n	800485a <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800481c:	bf00      	nop
    return;
 800481e:	e01c      	b.n	800485a <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004820:	69fb      	ldr	r3, [r7, #28]
 8004822:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004826:	2b00      	cmp	r3, #0
 8004828:	d008      	beq.n	800483c <HAL_UART_IRQHandler+0x1cc>
 800482a:	69bb      	ldr	r3, [r7, #24]
 800482c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004830:	2b00      	cmp	r3, #0
 8004832:	d003      	beq.n	800483c <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8004834:	6878      	ldr	r0, [r7, #4]
 8004836:	f000 f8a7 	bl	8004988 <UART_Transmit_IT>
    return;
 800483a:	e00f      	b.n	800485c <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800483c:	69fb      	ldr	r3, [r7, #28]
 800483e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004842:	2b00      	cmp	r3, #0
 8004844:	d00a      	beq.n	800485c <HAL_UART_IRQHandler+0x1ec>
 8004846:	69bb      	ldr	r3, [r7, #24]
 8004848:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800484c:	2b00      	cmp	r3, #0
 800484e:	d005      	beq.n	800485c <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8004850:	6878      	ldr	r0, [r7, #4]
 8004852:	f000 f8ee 	bl	8004a32 <UART_EndTransmit_IT>
    return;
 8004856:	bf00      	nop
 8004858:	e000      	b.n	800485c <HAL_UART_IRQHandler+0x1ec>
    return;
 800485a:	bf00      	nop
  }
}
 800485c:	3720      	adds	r7, #32
 800485e:	46bd      	mov	sp, r7
 8004860:	bd80      	pop	{r7, pc}
 8004862:	bf00      	nop
 8004864:	08004961 	.word	0x08004961

08004868 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004868:	b480      	push	{r7}
 800486a:	b083      	sub	sp, #12
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004870:	bf00      	nop
 8004872:	370c      	adds	r7, #12
 8004874:	46bd      	mov	sp, r7
 8004876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487a:	4770      	bx	lr

0800487c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800487c:	b480      	push	{r7}
 800487e:	b083      	sub	sp, #12
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004884:	bf00      	nop
 8004886:	370c      	adds	r7, #12
 8004888:	46bd      	mov	sp, r7
 800488a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488e:	4770      	bx	lr

08004890 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b084      	sub	sp, #16
 8004894:	af00      	add	r7, sp, #0
 8004896:	60f8      	str	r0, [r7, #12]
 8004898:	60b9      	str	r1, [r7, #8]
 800489a:	603b      	str	r3, [r7, #0]
 800489c:	4613      	mov	r3, r2
 800489e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048a0:	e02c      	b.n	80048fc <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048a2:	69bb      	ldr	r3, [r7, #24]
 80048a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048a8:	d028      	beq.n	80048fc <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80048aa:	69bb      	ldr	r3, [r7, #24]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d007      	beq.n	80048c0 <UART_WaitOnFlagUntilTimeout+0x30>
 80048b0:	f7fc face 	bl	8000e50 <HAL_GetTick>
 80048b4:	4602      	mov	r2, r0
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	1ad2      	subs	r2, r2, r3
 80048ba:	69bb      	ldr	r3, [r7, #24]
 80048bc:	429a      	cmp	r2, r3
 80048be:	d91d      	bls.n	80048fc <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	68fa      	ldr	r2, [r7, #12]
 80048c6:	6812      	ldr	r2, [r2, #0]
 80048c8:	68d2      	ldr	r2, [r2, #12]
 80048ca:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80048ce:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	68fa      	ldr	r2, [r7, #12]
 80048d6:	6812      	ldr	r2, [r2, #0]
 80048d8:	6952      	ldr	r2, [r2, #20]
 80048da:	f022 0201 	bic.w	r2, r2, #1
 80048de:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	2220      	movs	r2, #32
 80048e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	2220      	movs	r2, #32
 80048ec:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	2200      	movs	r2, #0
 80048f4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80048f8:	2303      	movs	r3, #3
 80048fa:	e00f      	b.n	800491c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	68bb      	ldr	r3, [r7, #8]
 8004904:	401a      	ands	r2, r3
 8004906:	68bb      	ldr	r3, [r7, #8]
 8004908:	429a      	cmp	r2, r3
 800490a:	bf0c      	ite	eq
 800490c:	2301      	moveq	r3, #1
 800490e:	2300      	movne	r3, #0
 8004910:	b2db      	uxtb	r3, r3
 8004912:	461a      	mov	r2, r3
 8004914:	79fb      	ldrb	r3, [r7, #7]
 8004916:	429a      	cmp	r2, r3
 8004918:	d0c3      	beq.n	80048a2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800491a:	2300      	movs	r3, #0
}
 800491c:	4618      	mov	r0, r3
 800491e:	3710      	adds	r7, #16
 8004920:	46bd      	mov	sp, r7
 8004922:	bd80      	pop	{r7, pc}

08004924 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004924:	b480      	push	{r7}
 8004926:	b083      	sub	sp, #12
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	687a      	ldr	r2, [r7, #4]
 8004932:	6812      	ldr	r2, [r2, #0]
 8004934:	68d2      	ldr	r2, [r2, #12]
 8004936:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800493a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	687a      	ldr	r2, [r7, #4]
 8004942:	6812      	ldr	r2, [r2, #0]
 8004944:	6952      	ldr	r2, [r2, #20]
 8004946:	f022 0201 	bic.w	r2, r2, #1
 800494a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2220      	movs	r2, #32
 8004950:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004954:	bf00      	nop
 8004956:	370c      	adds	r7, #12
 8004958:	46bd      	mov	sp, r7
 800495a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495e:	4770      	bx	lr

08004960 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b084      	sub	sp, #16
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800496c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	2200      	movs	r2, #0
 8004972:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	2200      	movs	r2, #0
 8004978:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800497a:	68f8      	ldr	r0, [r7, #12]
 800497c:	f7ff ff7e 	bl	800487c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004980:	bf00      	nop
 8004982:	3710      	adds	r7, #16
 8004984:	46bd      	mov	sp, r7
 8004986:	bd80      	pop	{r7, pc}

08004988 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004988:	b480      	push	{r7}
 800498a:	b085      	sub	sp, #20
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004996:	b2db      	uxtb	r3, r3
 8004998:	2b21      	cmp	r3, #33	; 0x21
 800499a:	d143      	bne.n	8004a24 <UART_Transmit_IT+0x9c>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049a4:	d119      	bne.n	80049da <UART_Transmit_IT+0x52>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6a1b      	ldr	r3, [r3, #32]
 80049aa:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	68fa      	ldr	r2, [r7, #12]
 80049b2:	8812      	ldrh	r2, [r2, #0]
 80049b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80049b8:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	691b      	ldr	r3, [r3, #16]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d105      	bne.n	80049ce <UART_Transmit_IT+0x46>
      {
        huart->pTxBuffPtr += 2U;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6a1b      	ldr	r3, [r3, #32]
 80049c6:	1c9a      	adds	r2, r3, #2
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	621a      	str	r2, [r3, #32]
 80049cc:	e00e      	b.n	80049ec <UART_Transmit_IT+0x64>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6a1b      	ldr	r3, [r3, #32]
 80049d2:	1c5a      	adds	r2, r3, #1
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	621a      	str	r2, [r3, #32]
 80049d8:	e008      	b.n	80049ec <UART_Transmit_IT+0x64>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681a      	ldr	r2, [r3, #0]
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6a1b      	ldr	r3, [r3, #32]
 80049e2:	1c58      	adds	r0, r3, #1
 80049e4:	6879      	ldr	r1, [r7, #4]
 80049e6:	6208      	str	r0, [r1, #32]
 80049e8:	781b      	ldrb	r3, [r3, #0]
 80049ea:	6053      	str	r3, [r2, #4]
    }

    if (--huart->TxXferCount == 0U)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80049f0:	b29b      	uxth	r3, r3
 80049f2:	3b01      	subs	r3, #1
 80049f4:	b29b      	uxth	r3, r3
 80049f6:	687a      	ldr	r2, [r7, #4]
 80049f8:	4619      	mov	r1, r3
 80049fa:	84d1      	strh	r1, [r2, #38]	; 0x26
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d10f      	bne.n	8004a20 <UART_Transmit_IT+0x98>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	687a      	ldr	r2, [r7, #4]
 8004a06:	6812      	ldr	r2, [r2, #0]
 8004a08:	68d2      	ldr	r2, [r2, #12]
 8004a0a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004a0e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	687a      	ldr	r2, [r7, #4]
 8004a16:	6812      	ldr	r2, [r2, #0]
 8004a18:	68d2      	ldr	r2, [r2, #12]
 8004a1a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004a1e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004a20:	2300      	movs	r3, #0
 8004a22:	e000      	b.n	8004a26 <UART_Transmit_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8004a24:	2302      	movs	r3, #2
  }
}
 8004a26:	4618      	mov	r0, r3
 8004a28:	3714      	adds	r7, #20
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a30:	4770      	bx	lr

08004a32 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004a32:	b580      	push	{r7, lr}
 8004a34:	b082      	sub	sp, #8
 8004a36:	af00      	add	r7, sp, #0
 8004a38:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	687a      	ldr	r2, [r7, #4]
 8004a40:	6812      	ldr	r2, [r2, #0]
 8004a42:	68d2      	ldr	r2, [r2, #12]
 8004a44:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a48:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2220      	movs	r2, #32
 8004a4e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004a52:	6878      	ldr	r0, [r7, #4]
 8004a54:	f7ff ff08 	bl	8004868 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004a58:	2300      	movs	r3, #0
}
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	3708      	adds	r7, #8
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	bd80      	pop	{r7, pc}

08004a62 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004a62:	b580      	push	{r7, lr}
 8004a64:	b084      	sub	sp, #16
 8004a66:	af00      	add	r7, sp, #0
 8004a68:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004a70:	b2db      	uxtb	r3, r3
 8004a72:	2b22      	cmp	r3, #34	; 0x22
 8004a74:	d171      	bne.n	8004b5a <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	689b      	ldr	r3, [r3, #8]
 8004a7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a7e:	d123      	bne.n	8004ac8 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a84:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	691b      	ldr	r3, [r3, #16]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d10e      	bne.n	8004aac <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	685b      	ldr	r3, [r3, #4]
 8004a94:	b29b      	uxth	r3, r3
 8004a96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a9a:	b29a      	uxth	r2, r3
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004aa4:	1c9a      	adds	r2, r3, #2
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	629a      	str	r2, [r3, #40]	; 0x28
 8004aaa:	e029      	b.n	8004b00 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	b29b      	uxth	r3, r3
 8004ab4:	b2db      	uxtb	r3, r3
 8004ab6:	b29a      	uxth	r2, r3
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ac0:	1c5a      	adds	r2, r3, #1
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	629a      	str	r2, [r3, #40]	; 0x28
 8004ac6:	e01b      	b.n	8004b00 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	691b      	ldr	r3, [r3, #16]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d10a      	bne.n	8004ae6 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ad4:	1c59      	adds	r1, r3, #1
 8004ad6:	687a      	ldr	r2, [r7, #4]
 8004ad8:	6291      	str	r1, [r2, #40]	; 0x28
 8004ada:	687a      	ldr	r2, [r7, #4]
 8004adc:	6812      	ldr	r2, [r2, #0]
 8004ade:	6852      	ldr	r2, [r2, #4]
 8004ae0:	b2d2      	uxtb	r2, r2
 8004ae2:	701a      	strb	r2, [r3, #0]
 8004ae4:	e00c      	b.n	8004b00 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004aea:	1c59      	adds	r1, r3, #1
 8004aec:	687a      	ldr	r2, [r7, #4]
 8004aee:	6291      	str	r1, [r2, #40]	; 0x28
 8004af0:	687a      	ldr	r2, [r7, #4]
 8004af2:	6812      	ldr	r2, [r2, #0]
 8004af4:	6852      	ldr	r2, [r2, #4]
 8004af6:	b2d2      	uxtb	r2, r2
 8004af8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004afc:	b2d2      	uxtb	r2, r2
 8004afe:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004b04:	b29b      	uxth	r3, r3
 8004b06:	3b01      	subs	r3, #1
 8004b08:	b29b      	uxth	r3, r3
 8004b0a:	687a      	ldr	r2, [r7, #4]
 8004b0c:	4619      	mov	r1, r3
 8004b0e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d120      	bne.n	8004b56 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	687a      	ldr	r2, [r7, #4]
 8004b1a:	6812      	ldr	r2, [r2, #0]
 8004b1c:	68d2      	ldr	r2, [r2, #12]
 8004b1e:	f022 0220 	bic.w	r2, r2, #32
 8004b22:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	687a      	ldr	r2, [r7, #4]
 8004b2a:	6812      	ldr	r2, [r2, #0]
 8004b2c:	68d2      	ldr	r2, [r2, #12]
 8004b2e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004b32:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	687a      	ldr	r2, [r7, #4]
 8004b3a:	6812      	ldr	r2, [r2, #0]
 8004b3c:	6952      	ldr	r2, [r2, #20]
 8004b3e:	f022 0201 	bic.w	r2, r2, #1
 8004b42:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2220      	movs	r2, #32
 8004b48:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8004b4c:	6878      	ldr	r0, [r7, #4]
 8004b4e:	f002 fc61 	bl	8007414 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8004b52:	2300      	movs	r3, #0
 8004b54:	e002      	b.n	8004b5c <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8004b56:	2300      	movs	r3, #0
 8004b58:	e000      	b.n	8004b5c <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8004b5a:	2302      	movs	r3, #2
  }
}
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	3710      	adds	r7, #16
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bd80      	pop	{r7, pc}

08004b64 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004b64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b66:	b085      	sub	sp, #20
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	687a      	ldr	r2, [r7, #4]
 8004b72:	6812      	ldr	r2, [r2, #0]
 8004b74:	6912      	ldr	r2, [r2, #16]
 8004b76:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8004b7a:	687a      	ldr	r2, [r7, #4]
 8004b7c:	68d2      	ldr	r2, [r2, #12]
 8004b7e:	430a      	orrs	r2, r1
 8004b80:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	689a      	ldr	r2, [r3, #8]
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	691b      	ldr	r3, [r3, #16]
 8004b8a:	431a      	orrs	r2, r3
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	695b      	ldr	r3, [r3, #20]
 8004b90:	431a      	orrs	r2, r3
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	69db      	ldr	r3, [r3, #28]
 8004b96:	4313      	orrs	r3, r2
 8004b98:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681a      	ldr	r2, [r3, #0]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	68db      	ldr	r3, [r3, #12]
 8004ba4:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004ba8:	f023 030c 	bic.w	r3, r3, #12
 8004bac:	68f9      	ldr	r1, [r7, #12]
 8004bae:	430b      	orrs	r3, r1
 8004bb0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	687a      	ldr	r2, [r7, #4]
 8004bb8:	6812      	ldr	r2, [r2, #0]
 8004bba:	6952      	ldr	r2, [r2, #20]
 8004bbc:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 8004bc0:	687a      	ldr	r2, [r7, #4]
 8004bc2:	6992      	ldr	r2, [r2, #24]
 8004bc4:	430a      	orrs	r2, r1
 8004bc6:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	69db      	ldr	r3, [r3, #28]
 8004bcc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004bd0:	f040 80e4 	bne.w	8004d9c <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	4aab      	ldr	r2, [pc, #684]	; (8004e88 <UART_SetConfig+0x324>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d004      	beq.n	8004be8 <UART_SetConfig+0x84>
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4aaa      	ldr	r2, [pc, #680]	; (8004e8c <UART_SetConfig+0x328>)
 8004be4:	4293      	cmp	r3, r2
 8004be6:	d16c      	bne.n	8004cc2 <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681c      	ldr	r4, [r3, #0]
 8004bec:	f7fe f84a 	bl	8002c84 <HAL_RCC_GetPCLK2Freq>
 8004bf0:	4602      	mov	r2, r0
 8004bf2:	4613      	mov	r3, r2
 8004bf4:	009b      	lsls	r3, r3, #2
 8004bf6:	4413      	add	r3, r2
 8004bf8:	009a      	lsls	r2, r3, #2
 8004bfa:	441a      	add	r2, r3
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	685b      	ldr	r3, [r3, #4]
 8004c00:	005b      	lsls	r3, r3, #1
 8004c02:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c06:	4aa2      	ldr	r2, [pc, #648]	; (8004e90 <UART_SetConfig+0x32c>)
 8004c08:	fba2 2303 	umull	r2, r3, r2, r3
 8004c0c:	095b      	lsrs	r3, r3, #5
 8004c0e:	011d      	lsls	r5, r3, #4
 8004c10:	f7fe f838 	bl	8002c84 <HAL_RCC_GetPCLK2Freq>
 8004c14:	4602      	mov	r2, r0
 8004c16:	4613      	mov	r3, r2
 8004c18:	009b      	lsls	r3, r3, #2
 8004c1a:	4413      	add	r3, r2
 8004c1c:	009a      	lsls	r2, r3, #2
 8004c1e:	441a      	add	r2, r3
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	005b      	lsls	r3, r3, #1
 8004c26:	fbb2 f6f3 	udiv	r6, r2, r3
 8004c2a:	f7fe f82b 	bl	8002c84 <HAL_RCC_GetPCLK2Freq>
 8004c2e:	4602      	mov	r2, r0
 8004c30:	4613      	mov	r3, r2
 8004c32:	009b      	lsls	r3, r3, #2
 8004c34:	4413      	add	r3, r2
 8004c36:	009a      	lsls	r2, r3, #2
 8004c38:	441a      	add	r2, r3
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	685b      	ldr	r3, [r3, #4]
 8004c3e:	005b      	lsls	r3, r3, #1
 8004c40:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c44:	4a92      	ldr	r2, [pc, #584]	; (8004e90 <UART_SetConfig+0x32c>)
 8004c46:	fba2 2303 	umull	r2, r3, r2, r3
 8004c4a:	095b      	lsrs	r3, r3, #5
 8004c4c:	2264      	movs	r2, #100	; 0x64
 8004c4e:	fb02 f303 	mul.w	r3, r2, r3
 8004c52:	1af3      	subs	r3, r6, r3
 8004c54:	00db      	lsls	r3, r3, #3
 8004c56:	3332      	adds	r3, #50	; 0x32
 8004c58:	4a8d      	ldr	r2, [pc, #564]	; (8004e90 <UART_SetConfig+0x32c>)
 8004c5a:	fba2 2303 	umull	r2, r3, r2, r3
 8004c5e:	095b      	lsrs	r3, r3, #5
 8004c60:	005b      	lsls	r3, r3, #1
 8004c62:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004c66:	441d      	add	r5, r3
 8004c68:	f7fe f80c 	bl	8002c84 <HAL_RCC_GetPCLK2Freq>
 8004c6c:	4602      	mov	r2, r0
 8004c6e:	4613      	mov	r3, r2
 8004c70:	009b      	lsls	r3, r3, #2
 8004c72:	4413      	add	r3, r2
 8004c74:	009a      	lsls	r2, r3, #2
 8004c76:	441a      	add	r2, r3
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	005b      	lsls	r3, r3, #1
 8004c7e:	fbb2 f6f3 	udiv	r6, r2, r3
 8004c82:	f7fd ffff 	bl	8002c84 <HAL_RCC_GetPCLK2Freq>
 8004c86:	4602      	mov	r2, r0
 8004c88:	4613      	mov	r3, r2
 8004c8a:	009b      	lsls	r3, r3, #2
 8004c8c:	4413      	add	r3, r2
 8004c8e:	009a      	lsls	r2, r3, #2
 8004c90:	441a      	add	r2, r3
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	685b      	ldr	r3, [r3, #4]
 8004c96:	005b      	lsls	r3, r3, #1
 8004c98:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c9c:	4a7c      	ldr	r2, [pc, #496]	; (8004e90 <UART_SetConfig+0x32c>)
 8004c9e:	fba2 2303 	umull	r2, r3, r2, r3
 8004ca2:	095b      	lsrs	r3, r3, #5
 8004ca4:	2264      	movs	r2, #100	; 0x64
 8004ca6:	fb02 f303 	mul.w	r3, r2, r3
 8004caa:	1af3      	subs	r3, r6, r3
 8004cac:	00db      	lsls	r3, r3, #3
 8004cae:	3332      	adds	r3, #50	; 0x32
 8004cb0:	4a77      	ldr	r2, [pc, #476]	; (8004e90 <UART_SetConfig+0x32c>)
 8004cb2:	fba2 2303 	umull	r2, r3, r2, r3
 8004cb6:	095b      	lsrs	r3, r3, #5
 8004cb8:	f003 0307 	and.w	r3, r3, #7
 8004cbc:	442b      	add	r3, r5
 8004cbe:	60a3      	str	r3, [r4, #8]
 8004cc0:	e154      	b.n	8004f6c <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681c      	ldr	r4, [r3, #0]
 8004cc6:	f7fd ffc9 	bl	8002c5c <HAL_RCC_GetPCLK1Freq>
 8004cca:	4602      	mov	r2, r0
 8004ccc:	4613      	mov	r3, r2
 8004cce:	009b      	lsls	r3, r3, #2
 8004cd0:	4413      	add	r3, r2
 8004cd2:	009a      	lsls	r2, r3, #2
 8004cd4:	441a      	add	r2, r3
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	005b      	lsls	r3, r3, #1
 8004cdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ce0:	4a6b      	ldr	r2, [pc, #428]	; (8004e90 <UART_SetConfig+0x32c>)
 8004ce2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ce6:	095b      	lsrs	r3, r3, #5
 8004ce8:	011d      	lsls	r5, r3, #4
 8004cea:	f7fd ffb7 	bl	8002c5c <HAL_RCC_GetPCLK1Freq>
 8004cee:	4602      	mov	r2, r0
 8004cf0:	4613      	mov	r3, r2
 8004cf2:	009b      	lsls	r3, r3, #2
 8004cf4:	4413      	add	r3, r2
 8004cf6:	009a      	lsls	r2, r3, #2
 8004cf8:	441a      	add	r2, r3
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	005b      	lsls	r3, r3, #1
 8004d00:	fbb2 f6f3 	udiv	r6, r2, r3
 8004d04:	f7fd ffaa 	bl	8002c5c <HAL_RCC_GetPCLK1Freq>
 8004d08:	4602      	mov	r2, r0
 8004d0a:	4613      	mov	r3, r2
 8004d0c:	009b      	lsls	r3, r3, #2
 8004d0e:	4413      	add	r3, r2
 8004d10:	009a      	lsls	r2, r3, #2
 8004d12:	441a      	add	r2, r3
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	005b      	lsls	r3, r3, #1
 8004d1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d1e:	4a5c      	ldr	r2, [pc, #368]	; (8004e90 <UART_SetConfig+0x32c>)
 8004d20:	fba2 2303 	umull	r2, r3, r2, r3
 8004d24:	095b      	lsrs	r3, r3, #5
 8004d26:	2264      	movs	r2, #100	; 0x64
 8004d28:	fb02 f303 	mul.w	r3, r2, r3
 8004d2c:	1af3      	subs	r3, r6, r3
 8004d2e:	00db      	lsls	r3, r3, #3
 8004d30:	3332      	adds	r3, #50	; 0x32
 8004d32:	4a57      	ldr	r2, [pc, #348]	; (8004e90 <UART_SetConfig+0x32c>)
 8004d34:	fba2 2303 	umull	r2, r3, r2, r3
 8004d38:	095b      	lsrs	r3, r3, #5
 8004d3a:	005b      	lsls	r3, r3, #1
 8004d3c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004d40:	441d      	add	r5, r3
 8004d42:	f7fd ff8b 	bl	8002c5c <HAL_RCC_GetPCLK1Freq>
 8004d46:	4602      	mov	r2, r0
 8004d48:	4613      	mov	r3, r2
 8004d4a:	009b      	lsls	r3, r3, #2
 8004d4c:	4413      	add	r3, r2
 8004d4e:	009a      	lsls	r2, r3, #2
 8004d50:	441a      	add	r2, r3
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	005b      	lsls	r3, r3, #1
 8004d58:	fbb2 f6f3 	udiv	r6, r2, r3
 8004d5c:	f7fd ff7e 	bl	8002c5c <HAL_RCC_GetPCLK1Freq>
 8004d60:	4602      	mov	r2, r0
 8004d62:	4613      	mov	r3, r2
 8004d64:	009b      	lsls	r3, r3, #2
 8004d66:	4413      	add	r3, r2
 8004d68:	009a      	lsls	r2, r3, #2
 8004d6a:	441a      	add	r2, r3
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	005b      	lsls	r3, r3, #1
 8004d72:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d76:	4a46      	ldr	r2, [pc, #280]	; (8004e90 <UART_SetConfig+0x32c>)
 8004d78:	fba2 2303 	umull	r2, r3, r2, r3
 8004d7c:	095b      	lsrs	r3, r3, #5
 8004d7e:	2264      	movs	r2, #100	; 0x64
 8004d80:	fb02 f303 	mul.w	r3, r2, r3
 8004d84:	1af3      	subs	r3, r6, r3
 8004d86:	00db      	lsls	r3, r3, #3
 8004d88:	3332      	adds	r3, #50	; 0x32
 8004d8a:	4a41      	ldr	r2, [pc, #260]	; (8004e90 <UART_SetConfig+0x32c>)
 8004d8c:	fba2 2303 	umull	r2, r3, r2, r3
 8004d90:	095b      	lsrs	r3, r3, #5
 8004d92:	f003 0307 	and.w	r3, r3, #7
 8004d96:	442b      	add	r3, r5
 8004d98:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8004d9a:	e0e7      	b.n	8004f6c <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4a39      	ldr	r2, [pc, #228]	; (8004e88 <UART_SetConfig+0x324>)
 8004da2:	4293      	cmp	r3, r2
 8004da4:	d004      	beq.n	8004db0 <UART_SetConfig+0x24c>
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4a38      	ldr	r2, [pc, #224]	; (8004e8c <UART_SetConfig+0x328>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d171      	bne.n	8004e94 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681c      	ldr	r4, [r3, #0]
 8004db4:	f7fd ff66 	bl	8002c84 <HAL_RCC_GetPCLK2Freq>
 8004db8:	4602      	mov	r2, r0
 8004dba:	4613      	mov	r3, r2
 8004dbc:	009b      	lsls	r3, r3, #2
 8004dbe:	4413      	add	r3, r2
 8004dc0:	009a      	lsls	r2, r3, #2
 8004dc2:	441a      	add	r2, r3
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	685b      	ldr	r3, [r3, #4]
 8004dc8:	009b      	lsls	r3, r3, #2
 8004dca:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dce:	4a30      	ldr	r2, [pc, #192]	; (8004e90 <UART_SetConfig+0x32c>)
 8004dd0:	fba2 2303 	umull	r2, r3, r2, r3
 8004dd4:	095b      	lsrs	r3, r3, #5
 8004dd6:	011d      	lsls	r5, r3, #4
 8004dd8:	f7fd ff54 	bl	8002c84 <HAL_RCC_GetPCLK2Freq>
 8004ddc:	4602      	mov	r2, r0
 8004dde:	4613      	mov	r3, r2
 8004de0:	009b      	lsls	r3, r3, #2
 8004de2:	4413      	add	r3, r2
 8004de4:	009a      	lsls	r2, r3, #2
 8004de6:	441a      	add	r2, r3
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	009b      	lsls	r3, r3, #2
 8004dee:	fbb2 f6f3 	udiv	r6, r2, r3
 8004df2:	f7fd ff47 	bl	8002c84 <HAL_RCC_GetPCLK2Freq>
 8004df6:	4602      	mov	r2, r0
 8004df8:	4613      	mov	r3, r2
 8004dfa:	009b      	lsls	r3, r3, #2
 8004dfc:	4413      	add	r3, r2
 8004dfe:	009a      	lsls	r2, r3, #2
 8004e00:	441a      	add	r2, r3
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	009b      	lsls	r3, r3, #2
 8004e08:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e0c:	4a20      	ldr	r2, [pc, #128]	; (8004e90 <UART_SetConfig+0x32c>)
 8004e0e:	fba2 2303 	umull	r2, r3, r2, r3
 8004e12:	095b      	lsrs	r3, r3, #5
 8004e14:	2264      	movs	r2, #100	; 0x64
 8004e16:	fb02 f303 	mul.w	r3, r2, r3
 8004e1a:	1af3      	subs	r3, r6, r3
 8004e1c:	011b      	lsls	r3, r3, #4
 8004e1e:	3332      	adds	r3, #50	; 0x32
 8004e20:	4a1b      	ldr	r2, [pc, #108]	; (8004e90 <UART_SetConfig+0x32c>)
 8004e22:	fba2 2303 	umull	r2, r3, r2, r3
 8004e26:	095b      	lsrs	r3, r3, #5
 8004e28:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004e2c:	441d      	add	r5, r3
 8004e2e:	f7fd ff29 	bl	8002c84 <HAL_RCC_GetPCLK2Freq>
 8004e32:	4602      	mov	r2, r0
 8004e34:	4613      	mov	r3, r2
 8004e36:	009b      	lsls	r3, r3, #2
 8004e38:	4413      	add	r3, r2
 8004e3a:	009a      	lsls	r2, r3, #2
 8004e3c:	441a      	add	r2, r3
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	009b      	lsls	r3, r3, #2
 8004e44:	fbb2 f6f3 	udiv	r6, r2, r3
 8004e48:	f7fd ff1c 	bl	8002c84 <HAL_RCC_GetPCLK2Freq>
 8004e4c:	4602      	mov	r2, r0
 8004e4e:	4613      	mov	r3, r2
 8004e50:	009b      	lsls	r3, r3, #2
 8004e52:	4413      	add	r3, r2
 8004e54:	009a      	lsls	r2, r3, #2
 8004e56:	441a      	add	r2, r3
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	685b      	ldr	r3, [r3, #4]
 8004e5c:	009b      	lsls	r3, r3, #2
 8004e5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e62:	4a0b      	ldr	r2, [pc, #44]	; (8004e90 <UART_SetConfig+0x32c>)
 8004e64:	fba2 2303 	umull	r2, r3, r2, r3
 8004e68:	095b      	lsrs	r3, r3, #5
 8004e6a:	2264      	movs	r2, #100	; 0x64
 8004e6c:	fb02 f303 	mul.w	r3, r2, r3
 8004e70:	1af3      	subs	r3, r6, r3
 8004e72:	011b      	lsls	r3, r3, #4
 8004e74:	3332      	adds	r3, #50	; 0x32
 8004e76:	4a06      	ldr	r2, [pc, #24]	; (8004e90 <UART_SetConfig+0x32c>)
 8004e78:	fba2 2303 	umull	r2, r3, r2, r3
 8004e7c:	095b      	lsrs	r3, r3, #5
 8004e7e:	f003 030f 	and.w	r3, r3, #15
 8004e82:	442b      	add	r3, r5
 8004e84:	60a3      	str	r3, [r4, #8]
 8004e86:	e071      	b.n	8004f6c <UART_SetConfig+0x408>
 8004e88:	40011000 	.word	0x40011000
 8004e8c:	40011400 	.word	0x40011400
 8004e90:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681c      	ldr	r4, [r3, #0]
 8004e98:	f7fd fee0 	bl	8002c5c <HAL_RCC_GetPCLK1Freq>
 8004e9c:	4602      	mov	r2, r0
 8004e9e:	4613      	mov	r3, r2
 8004ea0:	009b      	lsls	r3, r3, #2
 8004ea2:	4413      	add	r3, r2
 8004ea4:	009a      	lsls	r2, r3, #2
 8004ea6:	441a      	add	r2, r3
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	685b      	ldr	r3, [r3, #4]
 8004eac:	009b      	lsls	r3, r3, #2
 8004eae:	fbb2 f3f3 	udiv	r3, r2, r3
 8004eb2:	4a30      	ldr	r2, [pc, #192]	; (8004f74 <UART_SetConfig+0x410>)
 8004eb4:	fba2 2303 	umull	r2, r3, r2, r3
 8004eb8:	095b      	lsrs	r3, r3, #5
 8004eba:	011d      	lsls	r5, r3, #4
 8004ebc:	f7fd fece 	bl	8002c5c <HAL_RCC_GetPCLK1Freq>
 8004ec0:	4602      	mov	r2, r0
 8004ec2:	4613      	mov	r3, r2
 8004ec4:	009b      	lsls	r3, r3, #2
 8004ec6:	4413      	add	r3, r2
 8004ec8:	009a      	lsls	r2, r3, #2
 8004eca:	441a      	add	r2, r3
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	009b      	lsls	r3, r3, #2
 8004ed2:	fbb2 f6f3 	udiv	r6, r2, r3
 8004ed6:	f7fd fec1 	bl	8002c5c <HAL_RCC_GetPCLK1Freq>
 8004eda:	4602      	mov	r2, r0
 8004edc:	4613      	mov	r3, r2
 8004ede:	009b      	lsls	r3, r3, #2
 8004ee0:	4413      	add	r3, r2
 8004ee2:	009a      	lsls	r2, r3, #2
 8004ee4:	441a      	add	r2, r3
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	009b      	lsls	r3, r3, #2
 8004eec:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ef0:	4a20      	ldr	r2, [pc, #128]	; (8004f74 <UART_SetConfig+0x410>)
 8004ef2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ef6:	095b      	lsrs	r3, r3, #5
 8004ef8:	2264      	movs	r2, #100	; 0x64
 8004efa:	fb02 f303 	mul.w	r3, r2, r3
 8004efe:	1af3      	subs	r3, r6, r3
 8004f00:	011b      	lsls	r3, r3, #4
 8004f02:	3332      	adds	r3, #50	; 0x32
 8004f04:	4a1b      	ldr	r2, [pc, #108]	; (8004f74 <UART_SetConfig+0x410>)
 8004f06:	fba2 2303 	umull	r2, r3, r2, r3
 8004f0a:	095b      	lsrs	r3, r3, #5
 8004f0c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004f10:	441d      	add	r5, r3
 8004f12:	f7fd fea3 	bl	8002c5c <HAL_RCC_GetPCLK1Freq>
 8004f16:	4602      	mov	r2, r0
 8004f18:	4613      	mov	r3, r2
 8004f1a:	009b      	lsls	r3, r3, #2
 8004f1c:	4413      	add	r3, r2
 8004f1e:	009a      	lsls	r2, r3, #2
 8004f20:	441a      	add	r2, r3
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	685b      	ldr	r3, [r3, #4]
 8004f26:	009b      	lsls	r3, r3, #2
 8004f28:	fbb2 f6f3 	udiv	r6, r2, r3
 8004f2c:	f7fd fe96 	bl	8002c5c <HAL_RCC_GetPCLK1Freq>
 8004f30:	4602      	mov	r2, r0
 8004f32:	4613      	mov	r3, r2
 8004f34:	009b      	lsls	r3, r3, #2
 8004f36:	4413      	add	r3, r2
 8004f38:	009a      	lsls	r2, r3, #2
 8004f3a:	441a      	add	r2, r3
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	009b      	lsls	r3, r3, #2
 8004f42:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f46:	4a0b      	ldr	r2, [pc, #44]	; (8004f74 <UART_SetConfig+0x410>)
 8004f48:	fba2 2303 	umull	r2, r3, r2, r3
 8004f4c:	095b      	lsrs	r3, r3, #5
 8004f4e:	2264      	movs	r2, #100	; 0x64
 8004f50:	fb02 f303 	mul.w	r3, r2, r3
 8004f54:	1af3      	subs	r3, r6, r3
 8004f56:	011b      	lsls	r3, r3, #4
 8004f58:	3332      	adds	r3, #50	; 0x32
 8004f5a:	4a06      	ldr	r2, [pc, #24]	; (8004f74 <UART_SetConfig+0x410>)
 8004f5c:	fba2 2303 	umull	r2, r3, r2, r3
 8004f60:	095b      	lsrs	r3, r3, #5
 8004f62:	f003 030f 	and.w	r3, r3, #15
 8004f66:	442b      	add	r3, r5
 8004f68:	60a3      	str	r3, [r4, #8]
}
 8004f6a:	e7ff      	b.n	8004f6c <UART_SetConfig+0x408>
 8004f6c:	bf00      	nop
 8004f6e:	3714      	adds	r7, #20
 8004f70:	46bd      	mov	sp, r7
 8004f72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f74:	51eb851f 	.word	0x51eb851f

08004f78 <GetDataFromFifo>:
	}
	return status;
}

HAL_StatusTypeDef GetDataFromFifo()
{
 8004f78:	b5b0      	push	{r4, r5, r7, lr}
 8004f7a:	b082      	sub	sp, #8
 8004f7c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 8004f7e:	2301      	movs	r3, #1
 8004f80:	71fb      	strb	r3, [r7, #7]
    uint8_t data = 0;
 8004f82:	2300      	movs	r3, #0
 8004f84:	71bb      	strb	r3, [r7, #6]
    /* Copy UART handle variable */
    memcpy(&esp_uart, &huart7, sizeof(huart7));
 8004f86:	4a21      	ldr	r2, [pc, #132]	; (800500c <GetDataFromFifo+0x94>)
 8004f88:	4b21      	ldr	r3, [pc, #132]	; (8005010 <GetDataFromFifo+0x98>)
 8004f8a:	4614      	mov	r4, r2
 8004f8c:	461d      	mov	r5, r3
 8004f8e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004f90:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004f92:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004f94:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004f96:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004f98:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004f9a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8004f9e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    while (__HAL_UART_DISABLE_IT(&esp_uart, UART_IT_RXNE)
 8004fa2:	e00c      	b.n	8004fbe <GetDataFromFifo+0x46>
        && HAL_OK == FIFO_GetByte(&FIFO_RX, &data))
    {
      __HAL_UART_ENABLE_IT(&esp_uart, UART_IT_RXNE);
 8004fa4:	4b19      	ldr	r3, [pc, #100]	; (800500c <GetDataFromFifo+0x94>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4a18      	ldr	r2, [pc, #96]	; (800500c <GetDataFromFifo+0x94>)
 8004faa:	6812      	ldr	r2, [r2, #0]
 8004fac:	68d2      	ldr	r2, [r2, #12]
 8004fae:	f042 0220 	orr.w	r2, r2, #32
 8004fb2:	60da      	str	r2, [r3, #12]
      PROTOCOL_LinBuffPutByte(&LinearBuffer, data);
 8004fb4:	79bb      	ldrb	r3, [r7, #6]
 8004fb6:	4619      	mov	r1, r3
 8004fb8:	4816      	ldr	r0, [pc, #88]	; (8005014 <GetDataFromFifo+0x9c>)
 8004fba:	f000 fb29 	bl	8005610 <PROTOCOL_LinBuffPutByte>
    while (__HAL_UART_DISABLE_IT(&esp_uart, UART_IT_RXNE)
 8004fbe:	4b13      	ldr	r3, [pc, #76]	; (800500c <GetDataFromFifo+0x94>)
 8004fc0:	681a      	ldr	r2, [r3, #0]
 8004fc2:	4b12      	ldr	r3, [pc, #72]	; (800500c <GetDataFromFifo+0x94>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	68db      	ldr	r3, [r3, #12]
 8004fc8:	f023 0320 	bic.w	r3, r3, #32
 8004fcc:	60d3      	str	r3, [r2, #12]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d007      	beq.n	8004fe2 <GetDataFromFifo+0x6a>
        && HAL_OK == FIFO_GetByte(&FIFO_RX, &data))
 8004fd2:	1dbb      	adds	r3, r7, #6
 8004fd4:	4619      	mov	r1, r3
 8004fd6:	4810      	ldr	r0, [pc, #64]	; (8005018 <GetDataFromFifo+0xa0>)
 8004fd8:	f000 faa0 	bl	800551c <FIFO_GetByte>
 8004fdc:	4603      	mov	r3, r0
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d0e0      	beq.n	8004fa4 <GetDataFromFifo+0x2c>
    }
    __HAL_UART_ENABLE_IT(&esp_uart, UART_IT_RXNE);
 8004fe2:	4b0a      	ldr	r3, [pc, #40]	; (800500c <GetDataFromFifo+0x94>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4a09      	ldr	r2, [pc, #36]	; (800500c <GetDataFromFifo+0x94>)
 8004fe8:	6812      	ldr	r2, [r2, #0]
 8004fea:	68d2      	ldr	r2, [r2, #12]
 8004fec:	f042 0220 	orr.w	r2, r2, #32
 8004ff0:	60da      	str	r2, [r3, #12]
    if(32 == LinearBuffer.head)
 8004ff2:	4b08      	ldr	r3, [pc, #32]	; (8005014 <GetDataFromFifo+0x9c>)
 8004ff4:	889b      	ldrh	r3, [r3, #4]
 8004ff6:	b29b      	uxth	r3, r3
 8004ff8:	2b20      	cmp	r3, #32
 8004ffa:	d101      	bne.n	8005000 <GetDataFromFifo+0x88>
    {
      status = HAL_OK;
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	71fb      	strb	r3, [r7, #7]
    }
return status;
 8005000:	79fb      	ldrb	r3, [r7, #7]
}
 8005002:	4618      	mov	r0, r3
 8005004:	3708      	adds	r7, #8
 8005006:	46bd      	mov	sp, r7
 8005008:	bdb0      	pop	{r4, r5, r7, pc}
 800500a:	bf00      	nop
 800500c:	200004d0 	.word	0x200004d0
 8005010:	20000edc 	.word	0x20000edc
 8005014:	20000014 	.word	0x20000014
 8005018:	20000008 	.word	0x20000008

0800501c <myESP_8266_InitClient>:
 * Function init ESP_8266
/**
 *
 */
void myESP_8266_InitClient(uint8_t mode,char *SSID, char* PASSWORD,uint16_t Port)
 {
 800501c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800501e:	b085      	sub	sp, #20
 8005020:	af00      	add	r7, sp, #0
 8005022:	60b9      	str	r1, [r7, #8]
 8005024:	607a      	str	r2, [r7, #4]
 8005026:	461a      	mov	r2, r3
 8005028:	4603      	mov	r3, r0
 800502a:	73fb      	strb	r3, [r7, #15]
 800502c:	4613      	mov	r3, r2
 800502e:	81bb      	strh	r3, [r7, #12]
	/* Copy UART handle variable */
	memcpy(&esp_uart, &huart7, sizeof(huart7));
 8005030:	4a66      	ldr	r2, [pc, #408]	; (80051cc <myESP_8266_InitClient+0x1b0>)
 8005032:	4b67      	ldr	r3, [pc, #412]	; (80051d0 <myESP_8266_InitClient+0x1b4>)
 8005034:	4614      	mov	r4, r2
 8005036:	461d      	mov	r5, r3
 8005038:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800503a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800503c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800503e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005040:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005042:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005044:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8005048:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	/* TODO */
	HAL_GPIO_WritePin(WIFI_CHPD_GPIO_Port, WIFI_CHPD_Pin, SET);
 800504c:	2201      	movs	r2, #1
 800504e:	2102      	movs	r1, #2
 8005050:	4860      	ldr	r0, [pc, #384]	; (80051d4 <myESP_8266_InitClient+0x1b8>)
 8005052:	f7fd f99b 	bl	800238c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(WIFI_RST_GPIO_Port, WIFI_RST_Pin, SET);
 8005056:	2201      	movs	r2, #1
 8005058:	2101      	movs	r1, #1
 800505a:	485e      	ldr	r0, [pc, #376]	; (80051d4 <myESP_8266_InitClient+0x1b8>)
 800505c:	f7fd f996 	bl	800238c <HAL_GPIO_WritePin>

	/* Close connection  */
	printf("TX: AT+CIPCLOSE\r\n");
 8005060:	485d      	ldr	r0, [pc, #372]	; (80051d8 <myESP_8266_InitClient+0x1bc>)
 8005062:	f003 ff1f 	bl	8008ea4 <puts>
	map_size = sprintf(&Command, "AT+CIPCLOSE\r\n");
 8005066:	4a5d      	ldr	r2, [pc, #372]	; (80051dc <myESP_8266_InitClient+0x1c0>)
 8005068:	4b5d      	ldr	r3, [pc, #372]	; (80051e0 <myESP_8266_InitClient+0x1c4>)
 800506a:	4614      	mov	r4, r2
 800506c:	cb07      	ldmia	r3!, {r0, r1, r2}
 800506e:	6020      	str	r0, [r4, #0]
 8005070:	6061      	str	r1, [r4, #4]
 8005072:	60a2      	str	r2, [r4, #8]
 8005074:	881b      	ldrh	r3, [r3, #0]
 8005076:	81a3      	strh	r3, [r4, #12]
 8005078:	230d      	movs	r3, #13
 800507a:	b2da      	uxtb	r2, r3
 800507c:	4b59      	ldr	r3, [pc, #356]	; (80051e4 <myESP_8266_InitClient+0x1c8>)
 800507e:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&esp_uart, Command, map_size, 1000);
 8005080:	4b58      	ldr	r3, [pc, #352]	; (80051e4 <myESP_8266_InitClient+0x1c8>)
 8005082:	781b      	ldrb	r3, [r3, #0]
 8005084:	b29a      	uxth	r2, r3
 8005086:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800508a:	4954      	ldr	r1, [pc, #336]	; (80051dc <myESP_8266_InitClient+0x1c0>)
 800508c:	484f      	ldr	r0, [pc, #316]	; (80051cc <myESP_8266_InitClient+0x1b0>)
 800508e:	f7ff fa02 	bl	8004496 <HAL_UART_Transmit>
	HAL_Delay(10);
 8005092:	200a      	movs	r0, #10
 8005094:	f7fb fee8 	bl	8000e68 <HAL_Delay>


	/* Reset device */
	printf("TX: AT+RST\r\n");
 8005098:	4853      	ldr	r0, [pc, #332]	; (80051e8 <myESP_8266_InitClient+0x1cc>)
 800509a:	f003 ff03 	bl	8008ea4 <puts>
	map_size = sprintf(&Command, "AT+RST\r\n");
 800509e:	4a4f      	ldr	r2, [pc, #316]	; (80051dc <myESP_8266_InitClient+0x1c0>)
 80050a0:	4b52      	ldr	r3, [pc, #328]	; (80051ec <myESP_8266_InitClient+0x1d0>)
 80050a2:	cb03      	ldmia	r3!, {r0, r1}
 80050a4:	6010      	str	r0, [r2, #0]
 80050a6:	6051      	str	r1, [r2, #4]
 80050a8:	781b      	ldrb	r3, [r3, #0]
 80050aa:	7213      	strb	r3, [r2, #8]
 80050ac:	2308      	movs	r3, #8
 80050ae:	b2da      	uxtb	r2, r3
 80050b0:	4b4c      	ldr	r3, [pc, #304]	; (80051e4 <myESP_8266_InitClient+0x1c8>)
 80050b2:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&esp_uart, Command, map_size, 1000);
 80050b4:	4b4b      	ldr	r3, [pc, #300]	; (80051e4 <myESP_8266_InitClient+0x1c8>)
 80050b6:	781b      	ldrb	r3, [r3, #0]
 80050b8:	b29a      	uxth	r2, r3
 80050ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80050be:	4947      	ldr	r1, [pc, #284]	; (80051dc <myESP_8266_InitClient+0x1c0>)
 80050c0:	4842      	ldr	r0, [pc, #264]	; (80051cc <myESP_8266_InitClient+0x1b0>)
 80050c2:	f7ff f9e8 	bl	8004496 <HAL_UART_Transmit>
	HAL_Delay(10);
 80050c6:	200a      	movs	r0, #10
 80050c8:	f7fb fece 	bl	8000e68 <HAL_Delay>

	/* Set device mode */
	printf("TX: AT+CWMODE_DEF=%d\r\n",mode);
 80050cc:	7bfb      	ldrb	r3, [r7, #15]
 80050ce:	4619      	mov	r1, r3
 80050d0:	4847      	ldr	r0, [pc, #284]	; (80051f0 <myESP_8266_InitClient+0x1d4>)
 80050d2:	f003 fe73 	bl	8008dbc <iprintf>
	map_size = sprintf(&Command, "AT+CWMODE_DEF=%d\r\n", mode);
 80050d6:	7bfb      	ldrb	r3, [r7, #15]
 80050d8:	461a      	mov	r2, r3
 80050da:	4946      	ldr	r1, [pc, #280]	; (80051f4 <myESP_8266_InitClient+0x1d8>)
 80050dc:	483f      	ldr	r0, [pc, #252]	; (80051dc <myESP_8266_InitClient+0x1c0>)
 80050de:	f003 fee9 	bl	8008eb4 <siprintf>
 80050e2:	4603      	mov	r3, r0
 80050e4:	b2da      	uxtb	r2, r3
 80050e6:	4b3f      	ldr	r3, [pc, #252]	; (80051e4 <myESP_8266_InitClient+0x1c8>)
 80050e8:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&esp_uart, Command, map_size, 1000);
 80050ea:	4b3e      	ldr	r3, [pc, #248]	; (80051e4 <myESP_8266_InitClient+0x1c8>)
 80050ec:	781b      	ldrb	r3, [r3, #0]
 80050ee:	b29a      	uxth	r2, r3
 80050f0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80050f4:	4939      	ldr	r1, [pc, #228]	; (80051dc <myESP_8266_InitClient+0x1c0>)
 80050f6:	4835      	ldr	r0, [pc, #212]	; (80051cc <myESP_8266_InitClient+0x1b0>)
 80050f8:	f7ff f9cd 	bl	8004496 <HAL_UART_Transmit>
	HAL_Delay(10);
 80050fc:	200a      	movs	r0, #10
 80050fe:	f7fb feb3 	bl	8000e68 <HAL_Delay>

	/* Connection to AP */
	map_size = sprintf(&Command, "AT+CWJAP_DEF=\"%s\",\"%s\"\r\n", SSID, PASSWORD);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	68ba      	ldr	r2, [r7, #8]
 8005106:	493c      	ldr	r1, [pc, #240]	; (80051f8 <myESP_8266_InitClient+0x1dc>)
 8005108:	4834      	ldr	r0, [pc, #208]	; (80051dc <myESP_8266_InitClient+0x1c0>)
 800510a:	f003 fed3 	bl	8008eb4 <siprintf>
 800510e:	4603      	mov	r3, r0
 8005110:	b2da      	uxtb	r2, r3
 8005112:	4b34      	ldr	r3, [pc, #208]	; (80051e4 <myESP_8266_InitClient+0x1c8>)
 8005114:	701a      	strb	r2, [r3, #0]
	printf(&map_size);
 8005116:	4833      	ldr	r0, [pc, #204]	; (80051e4 <myESP_8266_InitClient+0x1c8>)
 8005118:	f003 fe50 	bl	8008dbc <iprintf>
	HAL_UART_Transmit(&esp_uart, Command, map_size, 1000);
 800511c:	4b31      	ldr	r3, [pc, #196]	; (80051e4 <myESP_8266_InitClient+0x1c8>)
 800511e:	781b      	ldrb	r3, [r3, #0]
 8005120:	b29a      	uxth	r2, r3
 8005122:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005126:	492d      	ldr	r1, [pc, #180]	; (80051dc <myESP_8266_InitClient+0x1c0>)
 8005128:	4828      	ldr	r0, [pc, #160]	; (80051cc <myESP_8266_InitClient+0x1b0>)
 800512a:	f7ff f9b4 	bl	8004496 <HAL_UART_Transmit>
	HAL_Delay(5000);
 800512e:	f241 3088 	movw	r0, #5000	; 0x1388
 8005132:	f7fb fe99 	bl	8000e68 <HAL_Delay>
	/**/
	/* Get current IP, gateway and netmask */
	printf("TX: AT+CIFSR\r\n");
 8005136:	4831      	ldr	r0, [pc, #196]	; (80051fc <myESP_8266_InitClient+0x1e0>)
 8005138:	f003 feb4 	bl	8008ea4 <puts>
	map_size = sprintf(&Command, "AT+CIFSR\r\n");
 800513c:	4a27      	ldr	r2, [pc, #156]	; (80051dc <myESP_8266_InitClient+0x1c0>)
 800513e:	4b30      	ldr	r3, [pc, #192]	; (8005200 <myESP_8266_InitClient+0x1e4>)
 8005140:	cb03      	ldmia	r3!, {r0, r1}
 8005142:	6010      	str	r0, [r2, #0]
 8005144:	6051      	str	r1, [r2, #4]
 8005146:	8819      	ldrh	r1, [r3, #0]
 8005148:	789b      	ldrb	r3, [r3, #2]
 800514a:	8111      	strh	r1, [r2, #8]
 800514c:	7293      	strb	r3, [r2, #10]
 800514e:	230a      	movs	r3, #10
 8005150:	b2da      	uxtb	r2, r3
 8005152:	4b24      	ldr	r3, [pc, #144]	; (80051e4 <myESP_8266_InitClient+0x1c8>)
 8005154:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&esp_uart, Command, map_size, 1000);
 8005156:	4b23      	ldr	r3, [pc, #140]	; (80051e4 <myESP_8266_InitClient+0x1c8>)
 8005158:	781b      	ldrb	r3, [r3, #0]
 800515a:	b29a      	uxth	r2, r3
 800515c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005160:	491e      	ldr	r1, [pc, #120]	; (80051dc <myESP_8266_InitClient+0x1c0>)
 8005162:	481a      	ldr	r0, [pc, #104]	; (80051cc <myESP_8266_InitClient+0x1b0>)
 8005164:	f7ff f997 	bl	8004496 <HAL_UART_Transmit>
	HAL_Delay(10);
 8005168:	200a      	movs	r0, #10
 800516a:	f7fb fe7d 	bl	8000e68 <HAL_Delay>
	/**/

	/* Set current IP, gateway and netmask */
	printf("TX: AT+CIPSTA_DEF=\"192.168.1.11\",\"192.168.1.1\",\"255.255.255.0\"\r\n");
 800516e:	4825      	ldr	r0, [pc, #148]	; (8005204 <myESP_8266_InitClient+0x1e8>)
 8005170:	f003 fe98 	bl	8008ea4 <puts>
	map_size = sprintf(&Command,
 8005174:	4b19      	ldr	r3, [pc, #100]	; (80051dc <myESP_8266_InitClient+0x1c0>)
 8005176:	4a24      	ldr	r2, [pc, #144]	; (8005208 <myESP_8266_InitClient+0x1ec>)
 8005178:	4614      	mov	r4, r2
 800517a:	469e      	mov	lr, r3
 800517c:	f104 0c30 	add.w	ip, r4, #48	; 0x30
 8005180:	4675      	mov	r5, lr
 8005182:	4626      	mov	r6, r4
 8005184:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8005186:	6028      	str	r0, [r5, #0]
 8005188:	6069      	str	r1, [r5, #4]
 800518a:	60aa      	str	r2, [r5, #8]
 800518c:	60eb      	str	r3, [r5, #12]
 800518e:	3410      	adds	r4, #16
 8005190:	f10e 0e10 	add.w	lr, lr, #16
 8005194:	4564      	cmp	r4, ip
 8005196:	d1f3      	bne.n	8005180 <myESP_8266_InitClient+0x164>
 8005198:	4675      	mov	r5, lr
 800519a:	4623      	mov	r3, r4
 800519c:	cb07      	ldmia	r3!, {r0, r1, r2}
 800519e:	6028      	str	r0, [r5, #0]
 80051a0:	6069      	str	r1, [r5, #4]
 80051a2:	60aa      	str	r2, [r5, #8]
 80051a4:	781b      	ldrb	r3, [r3, #0]
 80051a6:	732b      	strb	r3, [r5, #12]
 80051a8:	233c      	movs	r3, #60	; 0x3c
 80051aa:	b2da      	uxtb	r2, r3
 80051ac:	4b0d      	ldr	r3, [pc, #52]	; (80051e4 <myESP_8266_InitClient+0x1c8>)
 80051ae:	701a      	strb	r2, [r3, #0]
					"AT+CIPSTA_DEF=\"192.168.1.11\",\"192.168.1.1\",\"255.255.255.0\"\r\n");//? 11? 10?
	HAL_UART_Transmit(&esp_uart, Command, map_size, 1000);
 80051b0:	4b0c      	ldr	r3, [pc, #48]	; (80051e4 <myESP_8266_InitClient+0x1c8>)
 80051b2:	781b      	ldrb	r3, [r3, #0]
 80051b4:	b29a      	uxth	r2, r3
 80051b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80051ba:	4908      	ldr	r1, [pc, #32]	; (80051dc <myESP_8266_InitClient+0x1c0>)
 80051bc:	4803      	ldr	r0, [pc, #12]	; (80051cc <myESP_8266_InitClient+0x1b0>)
 80051be:	f7ff f96a 	bl	8004496 <HAL_UART_Transmit>
////	size = sprintf(&Command, "AT+CIPSTART=\"TCP\",\"192.168.1.10\",%d\r\n", Port);
//	printf("TX: AT+CIPSTART=\"TCP\",\"192.168.1.10\",%d\r\n");
//	map_size = sprintf(&Command, "AT+CIPSTART=\"TCP\",\"192.168.1.10\",%d\r\n", Port);
//	HAL_UART_Transmit(&esp_uart, Command, map_size, 1000);
//	HAL_Delay(1000);
}
 80051c2:	bf00      	nop
 80051c4:	3714      	adds	r7, #20
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051ca:	bf00      	nop
 80051cc:	200004d0 	.word	0x200004d0
 80051d0:	20000edc 	.word	0x20000edc
 80051d4:	40021800 	.word	0x40021800
 80051d8:	0800a040 	.word	0x0800a040
 80051dc:	2000051c 	.word	0x2000051c
 80051e0:	0800a054 	.word	0x0800a054
 80051e4:	20000518 	.word	0x20000518
 80051e8:	0800a064 	.word	0x0800a064
 80051ec:	0800a070 	.word	0x0800a070
 80051f0:	0800a07c 	.word	0x0800a07c
 80051f4:	0800a094 	.word	0x0800a094
 80051f8:	0800a0a8 	.word	0x0800a0a8
 80051fc:	0800a0c4 	.word	0x0800a0c4
 8005200:	0800a0d4 	.word	0x0800a0d4
 8005204:	0800a0e0 	.word	0x0800a0e0
 8005208:	0800a120 	.word	0x0800a120

0800520c <myESP_8266_TCPconnect>:

void myESP_8266_TCPconnect(uint8_t mode,char *SSID, char* PASSWORD,uint16_t Port)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b084      	sub	sp, #16
 8005210:	af00      	add	r7, sp, #0
 8005212:	60b9      	str	r1, [r7, #8]
 8005214:	607a      	str	r2, [r7, #4]
 8005216:	461a      	mov	r2, r3
 8005218:	4603      	mov	r3, r0
 800521a:	73fb      	strb	r3, [r7, #15]
 800521c:	4613      	mov	r3, r2
 800521e:	81bb      	strh	r3, [r7, #12]
		/* tcp conect */
//		size = sprintf(&Command, "AT+CIPSTART=\"TCP\",\"192.168.1.10\",%d\r\n", Port);
		printf("TX: AT+CIPSTART=\"TCP\",\"192.168.1.10\",%d\r\n");
 8005220:	480c      	ldr	r0, [pc, #48]	; (8005254 <myESP_8266_TCPconnect+0x48>)
 8005222:	f003 fdcb 	bl	8008dbc <iprintf>
		map_size = sprintf(&Command, "AT+CIPSTART=\"TCP\",\"192.168.1.10\",%d\r\n", Port);
 8005226:	89bb      	ldrh	r3, [r7, #12]
 8005228:	461a      	mov	r2, r3
 800522a:	490b      	ldr	r1, [pc, #44]	; (8005258 <myESP_8266_TCPconnect+0x4c>)
 800522c:	480b      	ldr	r0, [pc, #44]	; (800525c <myESP_8266_TCPconnect+0x50>)
 800522e:	f003 fe41 	bl	8008eb4 <siprintf>
 8005232:	4603      	mov	r3, r0
 8005234:	b2da      	uxtb	r2, r3
 8005236:	4b0a      	ldr	r3, [pc, #40]	; (8005260 <myESP_8266_TCPconnect+0x54>)
 8005238:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&esp_uart, Command, map_size, 1000);
 800523a:	4b09      	ldr	r3, [pc, #36]	; (8005260 <myESP_8266_TCPconnect+0x54>)
 800523c:	781b      	ldrb	r3, [r3, #0]
 800523e:	b29a      	uxth	r2, r3
 8005240:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005244:	4905      	ldr	r1, [pc, #20]	; (800525c <myESP_8266_TCPconnect+0x50>)
 8005246:	4807      	ldr	r0, [pc, #28]	; (8005264 <myESP_8266_TCPconnect+0x58>)
 8005248:	f7ff f925 	bl	8004496 <HAL_UART_Transmit>
}
 800524c:	bf00      	nop
 800524e:	3710      	adds	r7, #16
 8005250:	46bd      	mov	sp, r7
 8005252:	bd80      	pop	{r7, pc}
 8005254:	0800a160 	.word	0x0800a160
 8005258:	0800a18c 	.word	0x0800a18c
 800525c:	2000051c 	.word	0x2000051c
 8005260:	20000518 	.word	0x20000518
 8005264:	200004d0 	.word	0x200004d0

08005268 <myESP_8266_PrepareToSending>:

void myESP_8266_PrepareToSending(uint32_t ServerPort)
{
 8005268:	b590      	push	{r4, r7, lr}
 800526a:	b083      	sub	sp, #12
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]

	map_size = sprintf(&Command, "AT+CIPMODE=1\r\n");
 8005270:	4a1b      	ldr	r2, [pc, #108]	; (80052e0 <myESP_8266_PrepareToSending+0x78>)
 8005272:	4b1c      	ldr	r3, [pc, #112]	; (80052e4 <myESP_8266_PrepareToSending+0x7c>)
 8005274:	4614      	mov	r4, r2
 8005276:	cb07      	ldmia	r3!, {r0, r1, r2}
 8005278:	6020      	str	r0, [r4, #0]
 800527a:	6061      	str	r1, [r4, #4]
 800527c:	60a2      	str	r2, [r4, #8]
 800527e:	881a      	ldrh	r2, [r3, #0]
 8005280:	789b      	ldrb	r3, [r3, #2]
 8005282:	81a2      	strh	r2, [r4, #12]
 8005284:	73a3      	strb	r3, [r4, #14]
 8005286:	230e      	movs	r3, #14
 8005288:	b2da      	uxtb	r2, r3
 800528a:	4b17      	ldr	r3, [pc, #92]	; (80052e8 <myESP_8266_PrepareToSending+0x80>)
 800528c:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&esp_uart, Command, map_size, 1000);
 800528e:	4b16      	ldr	r3, [pc, #88]	; (80052e8 <myESP_8266_PrepareToSending+0x80>)
 8005290:	781b      	ldrb	r3, [r3, #0]
 8005292:	b29a      	uxth	r2, r3
 8005294:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005298:	4911      	ldr	r1, [pc, #68]	; (80052e0 <myESP_8266_PrepareToSending+0x78>)
 800529a:	4814      	ldr	r0, [pc, #80]	; (80052ec <myESP_8266_PrepareToSending+0x84>)
 800529c:	f7ff f8fb 	bl	8004496 <HAL_UART_Transmit>
	HAL_Delay(200);
 80052a0:	20c8      	movs	r0, #200	; 0xc8
 80052a2:	f7fb fde1 	bl	8000e68 <HAL_Delay>

	/*  */
	map_size = sprintf(&Command, "AT+CIPSEND\r\n");
 80052a6:	4a0e      	ldr	r2, [pc, #56]	; (80052e0 <myESP_8266_PrepareToSending+0x78>)
 80052a8:	4b11      	ldr	r3, [pc, #68]	; (80052f0 <myESP_8266_PrepareToSending+0x88>)
 80052aa:	4614      	mov	r4, r2
 80052ac:	cb07      	ldmia	r3!, {r0, r1, r2}
 80052ae:	6020      	str	r0, [r4, #0]
 80052b0:	6061      	str	r1, [r4, #4]
 80052b2:	60a2      	str	r2, [r4, #8]
 80052b4:	781b      	ldrb	r3, [r3, #0]
 80052b6:	7323      	strb	r3, [r4, #12]
 80052b8:	230c      	movs	r3, #12
 80052ba:	b2da      	uxtb	r2, r3
 80052bc:	4b0a      	ldr	r3, [pc, #40]	; (80052e8 <myESP_8266_PrepareToSending+0x80>)
 80052be:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&esp_uart, Command, map_size, 1000);
 80052c0:	4b09      	ldr	r3, [pc, #36]	; (80052e8 <myESP_8266_PrepareToSending+0x80>)
 80052c2:	781b      	ldrb	r3, [r3, #0]
 80052c4:	b29a      	uxth	r2, r3
 80052c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80052ca:	4905      	ldr	r1, [pc, #20]	; (80052e0 <myESP_8266_PrepareToSending+0x78>)
 80052cc:	4807      	ldr	r0, [pc, #28]	; (80052ec <myESP_8266_PrepareToSending+0x84>)
 80052ce:	f7ff f8e2 	bl	8004496 <HAL_UART_Transmit>
	HAL_Delay(200);
 80052d2:	20c8      	movs	r0, #200	; 0xc8
 80052d4:	f7fb fdc8 	bl	8000e68 <HAL_Delay>
}
 80052d8:	bf00      	nop
 80052da:	370c      	adds	r7, #12
 80052dc:	46bd      	mov	sp, r7
 80052de:	bd90      	pop	{r4, r7, pc}
 80052e0:	2000051c 	.word	0x2000051c
 80052e4:	0800a1b4 	.word	0x0800a1b4
 80052e8:	20000518 	.word	0x20000518
 80052ec:	200004d0 	.word	0x200004d0
 80052f0:	0800a1c4 	.word	0x0800a1c4

080052f4 <myESP8266_SendFrame>:

/**
 * Function send frame
 */
void myESP8266_SendFrame(uint8_t* data, uint32_t Port)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b082      	sub	sp, #8
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
 80052fc:	6039      	str	r1, [r7, #0]
	myESP_8266_PrepareToSending(Port);
 80052fe:	6838      	ldr	r0, [r7, #0]
 8005300:	f7ff ffb2 	bl	8005268 <myESP_8266_PrepareToSending>
	HAL_Delay(10);
 8005304:	200a      	movs	r0, #10
 8005306:	f7fb fdaf 	bl	8000e68 <HAL_Delay>
	map_size = sprintf(&Command, data);
 800530a:	6879      	ldr	r1, [r7, #4]
 800530c:	480b      	ldr	r0, [pc, #44]	; (800533c <myESP8266_SendFrame+0x48>)
 800530e:	f003 fdd1 	bl	8008eb4 <siprintf>
 8005312:	4603      	mov	r3, r0
 8005314:	b2da      	uxtb	r2, r3
 8005316:	4b0a      	ldr	r3, [pc, #40]	; (8005340 <myESP8266_SendFrame+0x4c>)
 8005318:	701a      	strb	r2, [r3, #0]

	HAL_UART_Transmit(&esp_uart, Command, map_size, 1000);
 800531a:	4b09      	ldr	r3, [pc, #36]	; (8005340 <myESP8266_SendFrame+0x4c>)
 800531c:	781b      	ldrb	r3, [r3, #0]
 800531e:	b29a      	uxth	r2, r3
 8005320:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005324:	4905      	ldr	r1, [pc, #20]	; (800533c <myESP8266_SendFrame+0x48>)
 8005326:	4807      	ldr	r0, [pc, #28]	; (8005344 <myESP8266_SendFrame+0x50>)
 8005328:	f7ff f8b5 	bl	8004496 <HAL_UART_Transmit>
	HAL_Delay(10);
 800532c:	200a      	movs	r0, #10
 800532e:	f7fb fd9b 	bl	8000e68 <HAL_Delay>
//	myESP8266_SendEnd();
}
 8005332:	bf00      	nop
 8005334:	3708      	adds	r7, #8
 8005336:	46bd      	mov	sp, r7
 8005338:	bd80      	pop	{r7, pc}
 800533a:	bf00      	nop
 800533c:	2000051c 	.word	0x2000051c
 8005340:	20000518 	.word	0x20000518
 8005344:	200004d0 	.word	0x200004d0

08005348 <myESP8266_CheckStatus>:
//		uart_write_line(esp_uart, cmd);

}

uint8_t myESP8266_CheckStatus()
 {
 8005348:	b5b0      	push	{r4, r5, r7, lr}
 800534a:	b08a      	sub	sp, #40	; 0x28
 800534c:	af00      	add	r7, sp, #0
  FIFO_Clear(&FIFO_RX);
 800534e:	4850      	ldr	r0, [pc, #320]	; (8005490 <myESP8266_CheckStatus+0x148>)
 8005350:	f000 f945 	bl	80055de <FIFO_Clear>
  PROTOCOL_LinBuffClr(&LinearBuffer);
 8005354:	484f      	ldr	r0, [pc, #316]	; (8005494 <myESP8266_CheckStatus+0x14c>)
 8005356:	f000 f984 	bl	8005662 <PROTOCOL_LinBuffClr>
  map_size = sprintf(&Command, "AT+CIPSTATUS\r\n");
 800535a:	4a4f      	ldr	r2, [pc, #316]	; (8005498 <myESP8266_CheckStatus+0x150>)
 800535c:	4b4f      	ldr	r3, [pc, #316]	; (800549c <myESP8266_CheckStatus+0x154>)
 800535e:	4614      	mov	r4, r2
 8005360:	cb07      	ldmia	r3!, {r0, r1, r2}
 8005362:	6020      	str	r0, [r4, #0]
 8005364:	6061      	str	r1, [r4, #4]
 8005366:	60a2      	str	r2, [r4, #8]
 8005368:	881a      	ldrh	r2, [r3, #0]
 800536a:	789b      	ldrb	r3, [r3, #2]
 800536c:	81a2      	strh	r2, [r4, #12]
 800536e:	73a3      	strb	r3, [r4, #14]
 8005370:	230e      	movs	r3, #14
 8005372:	b2da      	uxtb	r2, r3
 8005374:	4b4a      	ldr	r3, [pc, #296]	; (80054a0 <myESP8266_CheckStatus+0x158>)
 8005376:	701a      	strb	r2, [r3, #0]
  HAL_UART_Transmit(&esp_uart, Command, map_size, 1000);
 8005378:	4b49      	ldr	r3, [pc, #292]	; (80054a0 <myESP8266_CheckStatus+0x158>)
 800537a:	781b      	ldrb	r3, [r3, #0]
 800537c:	b29a      	uxth	r2, r3
 800537e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005382:	4945      	ldr	r1, [pc, #276]	; (8005498 <myESP8266_CheckStatus+0x150>)
 8005384:	4847      	ldr	r0, [pc, #284]	; (80054a4 <myESP8266_CheckStatus+0x15c>)
 8005386:	f7ff f886 	bl	8004496 <HAL_UART_Transmit>
  HAL_Delay(10);
 800538a:	200a      	movs	r0, #10
 800538c:	f7fb fd6c 	bl	8000e68 <HAL_Delay>
  HAL_StatusTypeDef status = HAL_ERROR;
 8005390:	2301      	movs	r3, #1
 8005392:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t data = 0;
 8005396:	2300      	movs	r3, #0
 8005398:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  /* Copy UART handle variable */
  memcpy(&esp_uart, &huart7, sizeof(huart7));
 800539c:	4a41      	ldr	r2, [pc, #260]	; (80054a4 <myESP8266_CheckStatus+0x15c>)
 800539e:	4b42      	ldr	r3, [pc, #264]	; (80054a8 <myESP8266_CheckStatus+0x160>)
 80053a0:	4614      	mov	r4, r2
 80053a2:	461d      	mov	r5, r3
 80053a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80053a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80053a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80053aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80053ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80053ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80053b0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80053b4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  while (__HAL_UART_DISABLE_IT(&esp_uart, UART_IT_RXNE)
 80053b8:	e00d      	b.n	80053d6 <myESP8266_CheckStatus+0x8e>
      && HAL_OK == FIFO_GetByte(&FIFO_RX, &data))
  {
    __HAL_UART_ENABLE_IT(&esp_uart, UART_IT_RXNE);
 80053ba:	4b3a      	ldr	r3, [pc, #232]	; (80054a4 <myESP8266_CheckStatus+0x15c>)
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	4a39      	ldr	r2, [pc, #228]	; (80054a4 <myESP8266_CheckStatus+0x15c>)
 80053c0:	6812      	ldr	r2, [r2, #0]
 80053c2:	68d2      	ldr	r2, [r2, #12]
 80053c4:	f042 0220 	orr.w	r2, r2, #32
 80053c8:	60da      	str	r2, [r3, #12]
    PROTOCOL_LinBuffPutByte(&LinearBuffer, data);
 80053ca:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80053ce:	4619      	mov	r1, r3
 80053d0:	4830      	ldr	r0, [pc, #192]	; (8005494 <myESP8266_CheckStatus+0x14c>)
 80053d2:	f000 f91d 	bl	8005610 <PROTOCOL_LinBuffPutByte>
  while (__HAL_UART_DISABLE_IT(&esp_uart, UART_IT_RXNE)
 80053d6:	4b33      	ldr	r3, [pc, #204]	; (80054a4 <myESP8266_CheckStatus+0x15c>)
 80053d8:	681a      	ldr	r2, [r3, #0]
 80053da:	4b32      	ldr	r3, [pc, #200]	; (80054a4 <myESP8266_CheckStatus+0x15c>)
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	68db      	ldr	r3, [r3, #12]
 80053e0:	f023 0320 	bic.w	r3, r3, #32
 80053e4:	60d3      	str	r3, [r2, #12]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d008      	beq.n	80053fc <myESP8266_CheckStatus+0xb4>
      && HAL_OK == FIFO_GetByte(&FIFO_RX, &data))
 80053ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80053ee:	4619      	mov	r1, r3
 80053f0:	4827      	ldr	r0, [pc, #156]	; (8005490 <myESP8266_CheckStatus+0x148>)
 80053f2:	f000 f893 	bl	800551c <FIFO_GetByte>
 80053f6:	4603      	mov	r3, r0
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d0de      	beq.n	80053ba <myESP8266_CheckStatus+0x72>
  }
  __HAL_UART_ENABLE_IT(&esp_uart, UART_IT_RXNE);
 80053fc:	4b29      	ldr	r3, [pc, #164]	; (80054a4 <myESP8266_CheckStatus+0x15c>)
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	4a28      	ldr	r2, [pc, #160]	; (80054a4 <myESP8266_CheckStatus+0x15c>)
 8005402:	6812      	ldr	r2, [r2, #0]
 8005404:	68d2      	ldr	r2, [r2, #12]
 8005406:	f042 0220 	orr.w	r2, r2, #32
 800540a:	60da      	str	r2, [r3, #12]

  uint8_t recdata[32];
  if (NULL != strstr(((char*) LinearBuffer.p_lin_buffer), "\r\nSTATUS:"))
 800540c:	4b21      	ldr	r3, [pc, #132]	; (8005494 <myESP8266_CheckStatus+0x14c>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	4926      	ldr	r1, [pc, #152]	; (80054ac <myESP8266_CheckStatus+0x164>)
 8005412:	4618      	mov	r0, r3
 8005414:	f003 fd72 	bl	8008efc <strstr>
 8005418:	4603      	mov	r3, r0
 800541a:	2b00      	cmp	r3, #0
 800541c:	d012      	beq.n	8005444 <myESP8266_CheckStatus+0xfc>
  {
    uint8_t offset = sizeof("AT+CIPSTATUS\r\r\nSTATUS:") - 1;
 800541e:	2316      	movs	r3, #22
 8005420:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    memcpy(recdata, LinearBuffer.p_lin_buffer + offset,
 8005424:	4b1b      	ldr	r3, [pc, #108]	; (8005494 <myESP8266_CheckStatus+0x14c>)
 8005426:	681a      	ldr	r2, [r3, #0]
 8005428:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800542c:	18d4      	adds	r4, r2, r3
        strlen(LinearBuffer.p_lin_buffer));
 800542e:	4b19      	ldr	r3, [pc, #100]	; (8005494 <myESP8266_CheckStatus+0x14c>)
 8005430:	681b      	ldr	r3, [r3, #0]
    memcpy(recdata, LinearBuffer.p_lin_buffer + offset,
 8005432:	4618      	mov	r0, r3
 8005434:	f7fa fedc 	bl	80001f0 <strlen>
 8005438:	4602      	mov	r2, r0
 800543a:	1d3b      	adds	r3, r7, #4
 800543c:	4621      	mov	r1, r4
 800543e:	4618      	mov	r0, r3
 8005440:	f003 fca8 	bl	8008d94 <memcpy>
  }
    uint8_t status_key = recdata[0];
 8005444:	793b      	ldrb	r3, [r7, #4]
 8005446:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  switch (status_key - 0x30)
 800544a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800544e:	3b30      	subs	r3, #48	; 0x30
 8005450:	3b01      	subs	r3, #1
 8005452:	2b04      	cmp	r3, #4
 8005454:	d816      	bhi.n	8005484 <myESP8266_CheckStatus+0x13c>
 8005456:	a201      	add	r2, pc, #4	; (adr r2, 800545c <myESP8266_CheckStatus+0x114>)
 8005458:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800545c:	08005471 	.word	0x08005471
 8005460:	08005475 	.word	0x08005475
 8005464:	08005479 	.word	0x08005479
 8005468:	0800547d 	.word	0x0800547d
 800546c:	08005481 	.word	0x08005481
  {
  case 1:
    return 1;
 8005470:	2301      	movs	r3, #1
 8005472:	e008      	b.n	8005486 <myESP8266_CheckStatus+0x13e>
    break;
  case 2:
    return 2;
 8005474:	2302      	movs	r3, #2
 8005476:	e006      	b.n	8005486 <myESP8266_CheckStatus+0x13e>
    break;
  case 3:
    return 3;
 8005478:	2303      	movs	r3, #3
 800547a:	e004      	b.n	8005486 <myESP8266_CheckStatus+0x13e>
    break;
  case 4:
    return 4;
 800547c:	2304      	movs	r3, #4
 800547e:	e002      	b.n	8005486 <myESP8266_CheckStatus+0x13e>
    break;
  case 5:
    return 5;
 8005480:	2305      	movs	r3, #5
 8005482:	e000      	b.n	8005486 <myESP8266_CheckStatus+0x13e>
    break;
  default:
    return 0;
 8005484:	2300      	movs	r3, #0
    break;
  }
}
 8005486:	4618      	mov	r0, r3
 8005488:	3728      	adds	r7, #40	; 0x28
 800548a:	46bd      	mov	sp, r7
 800548c:	bdb0      	pop	{r4, r5, r7, pc}
 800548e:	bf00      	nop
 8005490:	20000008 	.word	0x20000008
 8005494:	20000014 	.word	0x20000014
 8005498:	2000051c 	.word	0x2000051c
 800549c:	0800a220 	.word	0x0800a220
 80054a0:	20000518 	.word	0x20000518
 80054a4:	200004d0 	.word	0x200004d0
 80054a8:	20000edc 	.word	0x20000edc
 80054ac:	0800a230 	.word	0x0800a230

080054b0 <FIFO_PutByte>:
 * @return HAL_StatusTypeDef  Status of the put byte to the FIFO operation
 * @retval HAL_OK             On success
 * @retval HAL_ERROR          In case of error
 */
HAL_StatusTypeDef FIFO_PutByte(FIFO_ApiTypeDef *pFifo, uint8_t Data)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b084      	sub	sp, #16
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
 80054b8:	460b      	mov	r3, r1
 80054ba:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80054bc:	2300      	movs	r3, #0
 80054be:	73fb      	strb	r3, [r7, #15]
  uint16_t head_temp = pFifo->head + 1; /* temporary variable */
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	889b      	ldrh	r3, [r3, #4]
 80054c4:	b29b      	uxth	r3, r3
 80054c6:	3301      	adds	r3, #1
 80054c8:	81bb      	strh	r3, [r7, #12]
  if (head_temp == pFifo->size) /* if  is it last element of array ==> back to begin */
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	895b      	ldrh	r3, [r3, #10]
 80054ce:	89ba      	ldrh	r2, [r7, #12]
 80054d0:	429a      	cmp	r2, r3
 80054d2:	d101      	bne.n	80054d8 <FIFO_PutByte+0x28>
  {
    head_temp = 0;
 80054d4:	2300      	movs	r3, #0
 80054d6:	81bb      	strh	r3, [r7, #12]
  }
  if (head_temp == pFifo->tail) /* check is buffer full? ==> if head+1 == tail */
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	88db      	ldrh	r3, [r3, #6]
 80054dc:	b29b      	uxth	r3, r3
 80054de:	89ba      	ldrh	r2, [r7, #12]
 80054e0:	429a      	cmp	r2, r3
 80054e2:	d101      	bne.n	80054e8 <FIFO_PutByte+0x38>
  {
    status = HAL_ERROR; /* return -1 ==> buffer is full */
 80054e4:	2301      	movs	r3, #1
 80054e6:	73fb      	strb	r3, [r7, #15]
  }
  /* buffer is not full */
  if (status == HAL_OK)
 80054e8:	7bfb      	ldrb	r3, [r7, #15]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d111      	bne.n	8005512 <FIFO_PutByte+0x62>
  {
    pFifo->buffer[pFifo->head] = Data; /* put data to buffer */
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	687a      	ldr	r2, [r7, #4]
 80054f4:	8892      	ldrh	r2, [r2, #4]
 80054f6:	b292      	uxth	r2, r2
 80054f8:	4413      	add	r3, r2
 80054fa:	78fa      	ldrb	r2, [r7, #3]
 80054fc:	701a      	strb	r2, [r3, #0]
    pFifo->head = head_temp; /* head ++ */
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	89ba      	ldrh	r2, [r7, #12]
 8005502:	809a      	strh	r2, [r3, #4]
    pFifo->length = FIFO_GetLength(pFifo); /* update FIFO length */
 8005504:	6878      	ldr	r0, [r7, #4]
 8005506:	f000 f840 	bl	800558a <FIFO_GetLength>
 800550a:	4603      	mov	r3, r0
 800550c:	461a      	mov	r2, r3
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	811a      	strh	r2, [r3, #8]
  }
  return status; /* return status */
 8005512:	7bfb      	ldrb	r3, [r7, #15]
}
 8005514:	4618      	mov	r0, r3
 8005516:	3710      	adds	r7, #16
 8005518:	46bd      	mov	sp, r7
 800551a:	bd80      	pop	{r7, pc}

0800551c <FIFO_GetByte>:
 * @return HAL_StatusTypeDef  Status of the get byte from FIFO operation
 * @retval HAL_OK             On success
 * @retval HAL_ERROR          In case of error
 */
HAL_StatusTypeDef FIFO_GetByte(FIFO_ApiTypeDef *pFifo, uint8_t *pData)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	b084      	sub	sp, #16
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
 8005524:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005526:	2300      	movs	r3, #0
 8005528:	73fb      	strb	r3, [r7, #15]
  uint16_t next = pFifo->tail + 1; /* temporary variable */
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	88db      	ldrh	r3, [r3, #6]
 800552e:	b29b      	uxth	r3, r3
 8005530:	3301      	adds	r3, #1
 8005532:	81bb      	strh	r3, [r7, #12]
  if (pFifo->head == pFifo->tail) /* check is buffer empty? ==> if head == tail */
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	889b      	ldrh	r3, [r3, #4]
 8005538:	b29a      	uxth	r2, r3
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	88db      	ldrh	r3, [r3, #6]
 800553e:	b29b      	uxth	r3, r3
 8005540:	429a      	cmp	r2, r3
 8005542:	d102      	bne.n	800554a <FIFO_GetByte+0x2e>
  {
    status=HAL_ERROR;
 8005544:	2301      	movs	r3, #1
 8005546:	73fb      	strb	r3, [r7, #15]
 8005548:	e01a      	b.n	8005580 <FIFO_GetByte+0x64>
  }
  else
  {
    if (next == pFifo->size) /* if  is it last element of array ==> back to begin */
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	895b      	ldrh	r3, [r3, #10]
 800554e:	89ba      	ldrh	r2, [r7, #12]
 8005550:	429a      	cmp	r2, r3
 8005552:	d101      	bne.n	8005558 <FIFO_GetByte+0x3c>
    {
      next = 0;
 8005554:	2300      	movs	r3, #0
 8005556:	81bb      	strh	r3, [r7, #12]
    }
    /* buffer is not empty */
    *pData = pFifo->buffer[pFifo->tail]; /* read value */
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	687a      	ldr	r2, [r7, #4]
 800555e:	88d2      	ldrh	r2, [r2, #6]
 8005560:	b292      	uxth	r2, r2
 8005562:	4413      	add	r3, r2
 8005564:	781b      	ldrb	r3, [r3, #0]
 8005566:	b2da      	uxtb	r2, r3
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	701a      	strb	r2, [r3, #0]
    pFifo->tail = next; /* tail ++ */
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	89ba      	ldrh	r2, [r7, #12]
 8005570:	80da      	strh	r2, [r3, #6]
    pFifo->length = FIFO_GetLength(pFifo); /* update FIFO length */
 8005572:	6878      	ldr	r0, [r7, #4]
 8005574:	f000 f809 	bl	800558a <FIFO_GetLength>
 8005578:	4603      	mov	r3, r0
 800557a:	461a      	mov	r2, r3
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	811a      	strh	r2, [r3, #8]
  }
   return status; /* return status */
 8005580:	7bfb      	ldrb	r3, [r7, #15]
}
 8005582:	4618      	mov	r0, r3
 8005584:	3710      	adds	r7, #16
 8005586:	46bd      	mov	sp, r7
 8005588:	bd80      	pop	{r7, pc}

0800558a <FIFO_GetLength>:
 * Function to get current number of bytes in the FIFO buffer
 * @param  pFifo      Pointer to FIFO
 * @return uint16_t   Number of bytes to send in FIFO
 */
uint16_t FIFO_GetLength(FIFO_ApiTypeDef *pFifo)
{
 800558a:	b480      	push	{r7}
 800558c:	b085      	sub	sp, #20
 800558e:	af00      	add	r7, sp, #0
 8005590:	6078      	str	r0, [r7, #4]
  uint16_t templen = 0;
 8005592:	2300      	movs	r3, #0
 8005594:	81fb      	strh	r3, [r7, #14]
  if (pFifo->head >= pFifo->tail)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	889b      	ldrh	r3, [r3, #4]
 800559a:	b29a      	uxth	r2, r3
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	88db      	ldrh	r3, [r3, #6]
 80055a0:	b29b      	uxth	r3, r3
 80055a2:	429a      	cmp	r2, r3
 80055a4:	d308      	bcc.n	80055b8 <FIFO_GetLength+0x2e>
  {
    templen = pFifo->head - pFifo->tail;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	889b      	ldrh	r3, [r3, #4]
 80055aa:	b29a      	uxth	r2, r3
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	88db      	ldrh	r3, [r3, #6]
 80055b0:	b29b      	uxth	r3, r3
 80055b2:	1ad3      	subs	r3, r2, r3
 80055b4:	81fb      	strh	r3, [r7, #14]
 80055b6:	e00b      	b.n	80055d0 <FIFO_GetLength+0x46>
  }
  else
  {
    templen = pFifo->size - (pFifo->tail - pFifo->head);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	895a      	ldrh	r2, [r3, #10]
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	889b      	ldrh	r3, [r3, #4]
 80055c0:	b299      	uxth	r1, r3
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	88db      	ldrh	r3, [r3, #6]
 80055c6:	b29b      	uxth	r3, r3
 80055c8:	1acb      	subs	r3, r1, r3
 80055ca:	b29b      	uxth	r3, r3
 80055cc:	4413      	add	r3, r2
 80055ce:	81fb      	strh	r3, [r7, #14]
  }
  return templen; /* return length */
 80055d0:	89fb      	ldrh	r3, [r7, #14]
}
 80055d2:	4618      	mov	r0, r3
 80055d4:	3714      	adds	r7, #20
 80055d6:	46bd      	mov	sp, r7
 80055d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055dc:	4770      	bx	lr

080055de <FIFO_Clear>:
 * Function to clear FIFO buffer
 * @param pFifo
 * @return
 */
HAL_StatusTypeDef FIFO_Clear(FIFO_ApiTypeDef *pFifo)
{
 80055de:	b580      	push	{r7, lr}
 80055e0:	b084      	sub	sp, #16
 80055e2:	af00      	add	r7, sp, #0
 80055e4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80055e6:	2300      	movs	r3, #0
 80055e8:	73fb      	strb	r3, [r7, #15]
  pFifo->head=pFifo->tail=0;
 80055ea:	2100      	movs	r1, #0
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	460a      	mov	r2, r1
 80055f0:	80da      	strh	r2, [r3, #6]
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	460a      	mov	r2, r1
 80055f6:	809a      	strh	r2, [r3, #4]
  pFifo->length = FIFO_GetLength(pFifo);
 80055f8:	6878      	ldr	r0, [r7, #4]
 80055fa:	f7ff ffc6 	bl	800558a <FIFO_GetLength>
 80055fe:	4603      	mov	r3, r0
 8005600:	461a      	mov	r2, r3
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	811a      	strh	r2, [r3, #8]
  return status;
 8005606:	7bfb      	ldrb	r3, [r7, #15]
}
 8005608:	4618      	mov	r0, r3
 800560a:	3710      	adds	r7, #16
 800560c:	46bd      	mov	sp, r7
 800560e:	bd80      	pop	{r7, pc}

08005610 <PROTOCOL_LinBuffPutByte>:
 * @retval HAL_OK             On success
 * @retval HAL_ERROR          In case of error
 */
HAL_StatusTypeDef PROTOCOL_LinBuffPutByte(PROTOCOL_LinearBuffer_ApiTypeDef* pLinBuff,
    uint8_t Data)
{
 8005610:	b480      	push	{r7}
 8005612:	b085      	sub	sp, #20
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
 8005618:	460b      	mov	r3, r1
 800561a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800561c:	2300      	movs	r3, #0
 800561e:	73fb      	strb	r3, [r7, #15]
  if (pLinBuff->head < pLinBuff->size)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	889b      	ldrh	r3, [r3, #4]
 8005624:	b29a      	uxth	r2, r3
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	88db      	ldrh	r3, [r3, #6]
 800562a:	b29b      	uxth	r3, r3
 800562c:	429a      	cmp	r2, r3
 800562e:	d20f      	bcs.n	8005650 <PROTOCOL_LinBuffPutByte+0x40>
  {
    pLinBuff->p_lin_buffer[pLinBuff->head] = Data;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	687a      	ldr	r2, [r7, #4]
 8005636:	8892      	ldrh	r2, [r2, #4]
 8005638:	b292      	uxth	r2, r2
 800563a:	4413      	add	r3, r2
 800563c:	78fa      	ldrb	r2, [r7, #3]
 800563e:	701a      	strb	r2, [r3, #0]
    pLinBuff->head++;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	889b      	ldrh	r3, [r3, #4]
 8005644:	b29b      	uxth	r3, r3
 8005646:	3301      	adds	r3, #1
 8005648:	b29a      	uxth	r2, r3
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	809a      	strh	r2, [r3, #4]
 800564e:	e001      	b.n	8005654 <PROTOCOL_LinBuffPutByte+0x44>
  }
  else
  {
    status = HAL_ERROR;
 8005650:	2301      	movs	r3, #1
 8005652:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8005654:	7bfb      	ldrb	r3, [r7, #15]
}
 8005656:	4618      	mov	r0, r3
 8005658:	3714      	adds	r7, #20
 800565a:	46bd      	mov	sp, r7
 800565c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005660:	4770      	bx	lr

08005662 <PROTOCOL_LinBuffClr>:
 * @return HAL_StatusTypeDef  Status of clearing the linear buffer
 * @retval HAL_OK             On success
 * @retval HAL_ERROR          In case of error
 */
HAL_StatusTypeDef PROTOCOL_LinBuffClr(PROTOCOL_LinearBuffer_ApiTypeDef* pLinBuff)
{
 8005662:	b580      	push	{r7, lr}
 8005664:	b084      	sub	sp, #16
 8005666:	af00      	add	r7, sp, #0
 8005668:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800566a:	2300      	movs	r3, #0
 800566c:	73fb      	strb	r3, [r7, #15]
  pLinBuff->head = 0;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	2200      	movs	r2, #0
 8005672:	711a      	strb	r2, [r3, #4]
 8005674:	2200      	movs	r2, #0
 8005676:	715a      	strb	r2, [r3, #5]
  memset(pLinBuff->p_lin_buffer, 0x00, sizeof(pLinBuff->size));
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	2202      	movs	r2, #2
 800567e:	2100      	movs	r1, #0
 8005680:	4618      	mov	r0, r3
 8005682:	f003 fb92 	bl	8008daa <memset>
  return status;
 8005686:	7bfb      	ldrb	r3, [r7, #15]
}
 8005688:	4618      	mov	r0, r3
 800568a:	3710      	adds	r7, #16
 800568c:	46bd      	mov	sp, r7
 800568e:	bd80      	pop	{r7, pc}

08005690 <Home_checkCard>:
 *  Created on: 07.06.2019
 *      Author: kkarp
 */
#include "Home_Driver.h"

uint8_t Home_checkCard(uint8_t* card1, uint8_t* card2) {
 8005690:	b480      	push	{r7}
 8005692:	b087      	sub	sp, #28
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
 8005698:	6039      	str	r1, [r7, #0]
	uint8_t result = False;
 800569a:	2300      	movs	r3, #0
 800569c:	73fb      	strb	r3, [r7, #15]
	uint8_t iterator = 0;
 800569e:	2300      	movs	r3, #0
 80056a0:	75fb      	strb	r3, [r7, #23]
	for (int i = 0; i <= 3; i++)
 80056a2:	2300      	movs	r3, #0
 80056a4:	613b      	str	r3, [r7, #16]
 80056a6:	e012      	b.n	80056ce <Home_checkCard+0x3e>
		if (card1[i] == card2[i])
 80056a8:	693b      	ldr	r3, [r7, #16]
 80056aa:	687a      	ldr	r2, [r7, #4]
 80056ac:	4413      	add	r3, r2
 80056ae:	781a      	ldrb	r2, [r3, #0]
 80056b0:	693b      	ldr	r3, [r7, #16]
 80056b2:	6839      	ldr	r1, [r7, #0]
 80056b4:	440b      	add	r3, r1
 80056b6:	781b      	ldrb	r3, [r3, #0]
 80056b8:	429a      	cmp	r2, r3
 80056ba:	d103      	bne.n	80056c4 <Home_checkCard+0x34>
			iterator++;
 80056bc:	7dfb      	ldrb	r3, [r7, #23]
 80056be:	3301      	adds	r3, #1
 80056c0:	75fb      	strb	r3, [r7, #23]
 80056c2:	e001      	b.n	80056c8 <Home_checkCard+0x38>
		else
			return result;
 80056c4:	7bfb      	ldrb	r3, [r7, #15]
 80056c6:	e00b      	b.n	80056e0 <Home_checkCard+0x50>
	for (int i = 0; i <= 3; i++)
 80056c8:	693b      	ldr	r3, [r7, #16]
 80056ca:	3301      	adds	r3, #1
 80056cc:	613b      	str	r3, [r7, #16]
 80056ce:	693b      	ldr	r3, [r7, #16]
 80056d0:	2b03      	cmp	r3, #3
 80056d2:	dde9      	ble.n	80056a8 <Home_checkCard+0x18>
	if (iterator == 4)
 80056d4:	7dfb      	ldrb	r3, [r7, #23]
 80056d6:	2b04      	cmp	r3, #4
 80056d8:	d101      	bne.n	80056de <Home_checkCard+0x4e>
		return True;
 80056da:	2301      	movs	r3, #1
 80056dc:	e000      	b.n	80056e0 <Home_checkCard+0x50>
	else
		return result;
 80056de:	7bfb      	ldrb	r3, [r7, #15]
}
 80056e0:	4618      	mov	r0, r3
 80056e2:	371c      	adds	r7, #28
 80056e4:	46bd      	mov	sp, r7
 80056e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ea:	4770      	bx	lr

080056ec <Home_motorControl>:

LedStrip_Speed_InitTypeDef Home_motorControl(LedStrip_InitTypeDef* LedStript) {
 80056ec:	b480      	push	{r7}
 80056ee:	b085      	sub	sp, #20
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
	static LedStrip_Speed_InitTypeDef result;
	switch (LedStript->Led_StatusPin) {
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	7b1b      	ldrb	r3, [r3, #12]
 80056f8:	3b07      	subs	r3, #7
 80056fa:	2b17      	cmp	r3, #23
 80056fc:	d850      	bhi.n	80057a0 <Home_motorControl+0xb4>
 80056fe:	a201      	add	r2, pc, #4	; (adr r2, 8005704 <Home_motorControl+0x18>)
 8005700:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005704:	08005765 	.word	0x08005765
 8005708:	080057a1 	.word	0x080057a1
 800570c:	080057a1 	.word	0x080057a1
 8005710:	080057a1 	.word	0x080057a1
 8005714:	080057a1 	.word	0x080057a1
 8005718:	080057a1 	.word	0x080057a1
 800571c:	080057a1 	.word	0x080057a1
 8005720:	080057a1 	.word	0x080057a1
 8005724:	08005765 	.word	0x08005765
 8005728:	080057a1 	.word	0x080057a1
 800572c:	080057a1 	.word	0x080057a1
 8005730:	080057a1 	.word	0x080057a1
 8005734:	080057a1 	.word	0x080057a1
 8005738:	080057a1 	.word	0x080057a1
 800573c:	080057a1 	.word	0x080057a1
 8005740:	080057a1 	.word	0x080057a1
 8005744:	08005765 	.word	0x08005765
 8005748:	080057a1 	.word	0x080057a1
 800574c:	080057a1 	.word	0x080057a1
 8005750:	080057a1 	.word	0x080057a1
 8005754:	08005779 	.word	0x08005779
 8005758:	0800578d 	.word	0x0800578d
 800575c:	0800578d 	.word	0x0800578d
 8005760:	0800578d 	.word	0x0800578d
	case LS_00001:
	case LS_00010:
	case LS_00011:
		result.Action = rotationInPlace_Right;
 8005764:	4b1b      	ldr	r3, [pc, #108]	; (80057d4 <Home_motorControl+0xe8>)
 8005766:	2201      	movs	r2, #1
 8005768:	709a      	strb	r2, [r3, #2]
		result.LeftSpeed = -3;
 800576a:	4b1a      	ldr	r3, [pc, #104]	; (80057d4 <Home_motorControl+0xe8>)
 800576c:	22fd      	movs	r2, #253	; 0xfd
 800576e:	701a      	strb	r2, [r3, #0]
		result.RightSpeed = -3;
 8005770:	4b18      	ldr	r3, [pc, #96]	; (80057d4 <Home_motorControl+0xe8>)
 8005772:	22fd      	movs	r2, #253	; 0xfd
 8005774:	705a      	strb	r2, [r3, #1]
		break;
 8005776:	e014      	b.n	80057a2 <Home_motorControl+0xb6>
	case LS_00100:
		result.Action = move_Forward;
 8005778:	4b16      	ldr	r3, [pc, #88]	; (80057d4 <Home_motorControl+0xe8>)
 800577a:	2205      	movs	r2, #5
 800577c:	709a      	strb	r2, [r3, #2]
		result.LeftSpeed = -2;
 800577e:	4b15      	ldr	r3, [pc, #84]	; (80057d4 <Home_motorControl+0xe8>)
 8005780:	22fe      	movs	r2, #254	; 0xfe
 8005782:	701a      	strb	r2, [r3, #0]
		result.RightSpeed = -2;
 8005784:	4b13      	ldr	r3, [pc, #76]	; (80057d4 <Home_motorControl+0xe8>)
 8005786:	22fe      	movs	r2, #254	; 0xfe
 8005788:	705a      	strb	r2, [r3, #1]
		break;
 800578a:	e00a      	b.n	80057a2 <Home_motorControl+0xb6>
	case LS_10000:
	case LS_11000:
	case LS_01000:
		result.Action = rotationInPlace_Left;
 800578c:	4b11      	ldr	r3, [pc, #68]	; (80057d4 <Home_motorControl+0xe8>)
 800578e:	2200      	movs	r2, #0
 8005790:	709a      	strb	r2, [r3, #2]
		result.LeftSpeed = -3;
 8005792:	4b10      	ldr	r3, [pc, #64]	; (80057d4 <Home_motorControl+0xe8>)
 8005794:	22fd      	movs	r2, #253	; 0xfd
 8005796:	701a      	strb	r2, [r3, #0]
		result.RightSpeed = -3;
 8005798:	4b0e      	ldr	r3, [pc, #56]	; (80057d4 <Home_motorControl+0xe8>)
 800579a:	22fd      	movs	r2, #253	; 0xfd
 800579c:	705a      	strb	r2, [r3, #1]
		break;
 800579e:	e000      	b.n	80057a2 <Home_motorControl+0xb6>
	default:
		break;
 80057a0:	bf00      	nop
	}
	return result;
 80057a2:	4a0c      	ldr	r2, [pc, #48]	; (80057d4 <Home_motorControl+0xe8>)
 80057a4:	f107 030c 	add.w	r3, r7, #12
 80057a8:	6812      	ldr	r2, [r2, #0]
 80057aa:	4611      	mov	r1, r2
 80057ac:	8019      	strh	r1, [r3, #0]
 80057ae:	3302      	adds	r3, #2
 80057b0:	0c12      	lsrs	r2, r2, #16
 80057b2:	701a      	strb	r2, [r3, #0]
 80057b4:	2300      	movs	r3, #0
 80057b6:	7b3a      	ldrb	r2, [r7, #12]
 80057b8:	f362 0307 	bfi	r3, r2, #0, #8
 80057bc:	7b7a      	ldrb	r2, [r7, #13]
 80057be:	f362 230f 	bfi	r3, r2, #8, #8
 80057c2:	7bba      	ldrb	r2, [r7, #14]
 80057c4:	f362 4317 	bfi	r3, r2, #16, #8
}
 80057c8:	4618      	mov	r0, r3
 80057ca:	3714      	adds	r7, #20
 80057cc:	46bd      	mov	sp, r7
 80057ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d2:	4770      	bx	lr
 80057d4:	200000ac 	.word	0x200000ac

080057d8 <Home_ManeuverRotate>:

uint8_t Home_ManeuverRotate(Motor_InitTypeDef* LeftMotor,
		Motor_InitTypeDef* RightMotor, uint8_t action,
		Maneuver_StructInit* mane) {
 80057d8:	b580      	push	{r7, lr}
 80057da:	b084      	sub	sp, #16
 80057dc:	af00      	add	r7, sp, #0
 80057de:	60f8      	str	r0, [r7, #12]
 80057e0:	60b9      	str	r1, [r7, #8]
 80057e2:	603b      	str	r3, [r7, #0]
 80057e4:	4613      	mov	r3, r2
 80057e6:	71fb      	strb	r3, [r7, #7]

	switch (action) {
 80057e8:	79fb      	ldrb	r3, [r7, #7]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d00b      	beq.n	8005806 <Home_ManeuverRotate+0x2e>
 80057ee:	2b01      	cmp	r3, #1
 80057f0:	d000      	beq.n	80057f4 <Home_ManeuverRotate+0x1c>
	case rotateLeft:
		vMotor_Control(LeftMotor, Back);
		vMotor_Control(RightMotor, Forward);
		break;
	default:
		break;
 80057f2:	e011      	b.n	8005818 <Home_ManeuverRotate+0x40>
		vMotor_Control(LeftMotor, Forward);
 80057f4:	2102      	movs	r1, #2
 80057f6:	68f8      	ldr	r0, [r7, #12]
 80057f8:	f000 faea 	bl	8005dd0 <vMotor_Control>
		vMotor_Control(RightMotor, Back);
 80057fc:	2101      	movs	r1, #1
 80057fe:	68b8      	ldr	r0, [r7, #8]
 8005800:	f000 fae6 	bl	8005dd0 <vMotor_Control>
		break;
 8005804:	e008      	b.n	8005818 <Home_ManeuverRotate+0x40>
		vMotor_Control(LeftMotor, Back);
 8005806:	2101      	movs	r1, #1
 8005808:	68f8      	ldr	r0, [r7, #12]
 800580a:	f000 fae1 	bl	8005dd0 <vMotor_Control>
		vMotor_Control(RightMotor, Forward);
 800580e:	2102      	movs	r1, #2
 8005810:	68b8      	ldr	r0, [r7, #8]
 8005812:	f000 fadd 	bl	8005dd0 <vMotor_Control>
		break;
 8005816:	bf00      	nop
	}
	if (mane->leftFinsh > mane->finishImpulse) {
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	885a      	ldrh	r2, [r3, #2]
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	881b      	ldrh	r3, [r3, #0]
 8005820:	429a      	cmp	r2, r3
 8005822:	d903      	bls.n	800582c <Home_ManeuverRotate+0x54>
		vMotor_Control(LeftMotor, BreakeSoft);
 8005824:	2103      	movs	r1, #3
 8005826:	68f8      	ldr	r0, [r7, #12]
 8005828:	f000 fad2 	bl	8005dd0 <vMotor_Control>
	}
	if (mane->rightFinsh > mane->finishImpulse) {
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	889a      	ldrh	r2, [r3, #4]
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	881b      	ldrh	r3, [r3, #0]
 8005834:	429a      	cmp	r2, r3
 8005836:	d903      	bls.n	8005840 <Home_ManeuverRotate+0x68>
		vMotor_Control(RightMotor, BreakeSoft);
 8005838:	2103      	movs	r1, #3
 800583a:	68b8      	ldr	r0, [r7, #8]
 800583c:	f000 fac8 	bl	8005dd0 <vMotor_Control>
	}
	if (mane->leftFinsh > mane->finishImpulse
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	885a      	ldrh	r2, [r3, #2]
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	881b      	ldrh	r3, [r3, #0]
 8005848:	429a      	cmp	r2, r3
 800584a:	d907      	bls.n	800585c <Home_ManeuverRotate+0x84>
			&& mane->rightFinsh > mane->finishImpulse)
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	889a      	ldrh	r2, [r3, #4]
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	881b      	ldrh	r3, [r3, #0]
 8005854:	429a      	cmp	r2, r3
 8005856:	d901      	bls.n	800585c <Home_ManeuverRotate+0x84>
		return 1;
 8005858:	2301      	movs	r3, #1
 800585a:	e000      	b.n	800585e <Home_ManeuverRotate+0x86>
	else
		return 0;
 800585c:	2300      	movs	r3, #0
}
 800585e:	4618      	mov	r0, r3
 8005860:	3710      	adds	r7, #16
 8005862:	46bd      	mov	sp, r7
 8005864:	bd80      	pop	{r7, pc}

08005866 <vLedStrip_Init>:

#include "LED_Strip.h"
#include "Motor_Control.h"
#include "main.h"

void vLedStrip_Init(LedStrip_InitTypeDef* ledStrip_InitTypeDef) {
 8005866:	b480      	push	{r7}
 8005868:	b083      	sub	sp, #12
 800586a:	af00      	add	r7, sp, #0
 800586c:	6078      	str	r0, [r7, #4]
  ledStrip_InitTypeDef->pivot = 0;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2200      	movs	r2, #0
 8005872:	729a      	strb	r2, [r3, #10]
  ledStrip_InitTypeDef->Led_StatusPin = 0;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2200      	movs	r2, #0
 8005878:	731a      	strb	r2, [r3, #12]
}
 800587a:	bf00      	nop
 800587c:	370c      	adds	r7, #12
 800587e:	46bd      	mov	sp, r7
 8005880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005884:	4770      	bx	lr
	...

08005888 <vLedStrip_ReadStatus>:

void vLedStrip_ReadStatus(LedStrip_InitTypeDef* LedStript) {
 8005888:	b580      	push	{r7, lr}
 800588a:	b082      	sub	sp, #8
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
  if (NULL != LedStript)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d05f      	beq.n	8005956 <vLedStrip_ReadStatus+0xce>
  {
    LedStript->Led1_StatusPin = HAL_GPIO_ReadPin(Led1_Gpio, Led1_Pin);
 8005896:	2180      	movs	r1, #128	; 0x80
 8005898:	4831      	ldr	r0, [pc, #196]	; (8005960 <vLedStrip_ReadStatus+0xd8>)
 800589a:	f7fc fd5f 	bl	800235c <HAL_GPIO_ReadPin>
 800589e:	4603      	mov	r3, r0
 80058a0:	f003 0301 	and.w	r3, r3, #1
 80058a4:	b2d9      	uxtb	r1, r3
 80058a6:	687a      	ldr	r2, [r7, #4]
 80058a8:	7b13      	ldrb	r3, [r2, #12]
 80058aa:	f361 0300 	bfi	r3, r1, #0, #1
 80058ae:	7313      	strb	r3, [r2, #12]
    LedStript->Led2_StatusPin = HAL_GPIO_ReadPin(Led2_Gpio, Led2_Pin);
 80058b0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80058b4:	482a      	ldr	r0, [pc, #168]	; (8005960 <vLedStrip_ReadStatus+0xd8>)
 80058b6:	f7fc fd51 	bl	800235c <HAL_GPIO_ReadPin>
 80058ba:	4603      	mov	r3, r0
 80058bc:	f003 0301 	and.w	r3, r3, #1
 80058c0:	b2d9      	uxtb	r1, r3
 80058c2:	687a      	ldr	r2, [r7, #4]
 80058c4:	7b13      	ldrb	r3, [r2, #12]
 80058c6:	f361 0341 	bfi	r3, r1, #1, #1
 80058ca:	7313      	strb	r3, [r2, #12]
    LedStript->Led3_StatusPin = HAL_GPIO_ReadPin(Led3_Gpio, Led3_Pin);
 80058cc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80058d0:	4823      	ldr	r0, [pc, #140]	; (8005960 <vLedStrip_ReadStatus+0xd8>)
 80058d2:	f7fc fd43 	bl	800235c <HAL_GPIO_ReadPin>
 80058d6:	4603      	mov	r3, r0
 80058d8:	f003 0301 	and.w	r3, r3, #1
 80058dc:	b2d9      	uxtb	r1, r3
 80058de:	687a      	ldr	r2, [r7, #4]
 80058e0:	7b13      	ldrb	r3, [r2, #12]
 80058e2:	f361 0382 	bfi	r3, r1, #2, #1
 80058e6:	7313      	strb	r3, [r2, #12]
    LedStript->Led4_StatusPin = HAL_GPIO_ReadPin(Led4_Gpio, Led4_Pin);
 80058e8:	2101      	movs	r1, #1
 80058ea:	481e      	ldr	r0, [pc, #120]	; (8005964 <vLedStrip_ReadStatus+0xdc>)
 80058ec:	f7fc fd36 	bl	800235c <HAL_GPIO_ReadPin>
 80058f0:	4603      	mov	r3, r0
 80058f2:	f003 0301 	and.w	r3, r3, #1
 80058f6:	b2d9      	uxtb	r1, r3
 80058f8:	687a      	ldr	r2, [r7, #4]
 80058fa:	7b13      	ldrb	r3, [r2, #12]
 80058fc:	f361 03c3 	bfi	r3, r1, #3, #1
 8005900:	7313      	strb	r3, [r2, #12]
    LedStript->Led5_StatusPin = HAL_GPIO_ReadPin(Led5_Gpio, Led5_Pin);
 8005902:	2102      	movs	r1, #2
 8005904:	4817      	ldr	r0, [pc, #92]	; (8005964 <vLedStrip_ReadStatus+0xdc>)
 8005906:	f7fc fd29 	bl	800235c <HAL_GPIO_ReadPin>
 800590a:	4603      	mov	r3, r0
 800590c:	f003 0301 	and.w	r3, r3, #1
 8005910:	b2d9      	uxtb	r1, r3
 8005912:	687a      	ldr	r2, [r7, #4]
 8005914:	7b13      	ldrb	r3, [r2, #12]
 8005916:	f361 1304 	bfi	r3, r1, #4, #1
 800591a:	7313      	strb	r3, [r2, #12]

    if (LedStript->Led_StatusPin != LedStript->history[LedStript->pivot])
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	7b1a      	ldrb	r2, [r3, #12]
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	7a9b      	ldrb	r3, [r3, #10]
 8005924:	4619      	mov	r1, r3
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	5c5b      	ldrb	r3, [r3, r1]
 800592a:	429a      	cmp	r2, r3
 800592c:	d013      	beq.n	8005956 <vLedStrip_ReadStatus+0xce>
    {
      LedStript->pivot++;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	7a9b      	ldrb	r3, [r3, #10]
 8005932:	3301      	adds	r3, #1
 8005934:	b2da      	uxtb	r2, r3
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	729a      	strb	r2, [r3, #10]
      if (LedStript->pivot >= map_size)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	7a9b      	ldrb	r3, [r3, #10]
 800593e:	2b09      	cmp	r3, #9
 8005940:	d902      	bls.n	8005948 <vLedStrip_ReadStatus+0xc0>
      {
        LedStript->pivot = 0;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2200      	movs	r2, #0
 8005946:	729a      	strb	r2, [r3, #10]
      }
      LedStript->history[LedStript->pivot] = LedStript->Led_StatusPin;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	7a9b      	ldrb	r3, [r3, #10]
 800594c:	461a      	mov	r2, r3
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	7b19      	ldrb	r1, [r3, #12]
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	5499      	strb	r1, [r3, r2]
    }
  }
}
 8005956:	bf00      	nop
 8005958:	3708      	adds	r7, #8
 800595a:	46bd      	mov	sp, r7
 800595c:	bd80      	pop	{r7, pc}
 800595e:	bf00      	nop
 8005960:	40020400 	.word	0x40020400
 8005964:	40021000 	.word	0x40021000

08005968 <vLed_control>:

LedStrip_Speed_InitTypeDef vLed_control(LedStrip_InitTypeDef* LedStript,
    uint8_t tryb) {
 8005968:	b480      	push	{r7}
 800596a:	b085      	sub	sp, #20
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
 8005970:	460b      	mov	r3, r1
 8005972:	70fb      	strb	r3, [r7, #3]
  static LedStrip_Speed_InitTypeDef Motor;
  if (!tryb)
 8005974:	78fb      	ldrb	r3, [r7, #3]
 8005976:	2b00      	cmp	r3, #0
 8005978:	f040 80db 	bne.w	8005b32 <vLed_control+0x1ca>
  {
    switch (LedStript->Led_StatusPin)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	7b1b      	ldrb	r3, [r3, #12]
 8005980:	2b1f      	cmp	r3, #31
 8005982:	f200 8180 	bhi.w	8005c86 <vLed_control+0x31e>
 8005986:	a201      	add	r2, pc, #4	; (adr r2, 800598c <vLed_control+0x24>)
 8005988:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800598c:	08005c87 	.word	0x08005c87
 8005990:	08005c87 	.word	0x08005c87
 8005994:	08005c87 	.word	0x08005c87
 8005998:	08005c87 	.word	0x08005c87
 800599c:	08005c87 	.word	0x08005c87
 80059a0:	08005c87 	.word	0x08005c87
 80059a4:	08005c87 	.word	0x08005c87
 80059a8:	08005aa1 	.word	0x08005aa1
 80059ac:	08005c87 	.word	0x08005c87
 80059b0:	08005c87 	.word	0x08005c87
 80059b4:	08005c87 	.word	0x08005c87
 80059b8:	08005c87 	.word	0x08005c87
 80059bc:	08005c87 	.word	0x08005c87
 80059c0:	08005c87 	.word	0x08005c87
 80059c4:	08005c87 	.word	0x08005c87
 80059c8:	08005a79 	.word	0x08005a79
 80059cc:	08005c87 	.word	0x08005c87
 80059d0:	08005c87 	.word	0x08005c87
 80059d4:	08005c87 	.word	0x08005c87
 80059d8:	08005acf 	.word	0x08005acf
 80059dc:	08005c87 	.word	0x08005c87
 80059e0:	08005c87 	.word	0x08005c87
 80059e4:	08005c87 	.word	0x08005c87
 80059e8:	08005a8d 	.word	0x08005a8d
 80059ec:	08005c87 	.word	0x08005c87
 80059f0:	08005af7 	.word	0x08005af7
 80059f4:	08005c87 	.word	0x08005c87
 80059f8:	08005ab5 	.word	0x08005ab5
 80059fc:	08005b1f 	.word	0x08005b1f
 8005a00:	08005ae3 	.word	0x08005ae3
 8005a04:	08005b0b 	.word	0x08005b0b
 8005a08:	08005a0d 	.word	0x08005a0d
    {
    case LS_miss:
      LedStript->MissLineError = 1;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2201      	movs	r2, #1
 8005a10:	72da      	strb	r2, [r3, #11]
      uint8_t TempPivot;
      uint8_t LastLine;
      TempPivot = LedStript->pivot - 1;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	7a9b      	ldrb	r3, [r3, #10]
 8005a16:	3b01      	subs	r3, #1
 8005a18:	73bb      	strb	r3, [r7, #14]
      if (TempPivot > map_size)
 8005a1a:	7bbb      	ldrb	r3, [r7, #14]
 8005a1c:	2b0a      	cmp	r3, #10
 8005a1e:	d903      	bls.n	8005a28 <vLed_control+0xc0>
      {
        LastLine = LedStript->history[map_size - 1];
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	7a5b      	ldrb	r3, [r3, #9]
 8005a24:	73fb      	strb	r3, [r7, #15]
 8005a26:	e003      	b.n	8005a30 <vLed_control+0xc8>
      } else
      {
        LastLine = LedStript->history[TempPivot];
 8005a28:	7bbb      	ldrb	r3, [r7, #14]
 8005a2a:	687a      	ldr	r2, [r7, #4]
 8005a2c:	5cd3      	ldrb	r3, [r2, r3]
 8005a2e:	73fb      	strb	r3, [r7, #15]
      }
      if (LastLine == LS_00001)
 8005a30:	7bfb      	ldrb	r3, [r7, #15]
 8005a32:	2b0f      	cmp	r3, #15
 8005a34:	d109      	bne.n	8005a4a <vLed_control+0xe2>
      {
        Motor.LeftSpeed = 0;
 8005a36:	4ba2      	ldr	r3, [pc, #648]	; (8005cc0 <vLed_control+0x358>)
 8005a38:	2200      	movs	r2, #0
 8005a3a:	701a      	strb	r2, [r3, #0]
        Motor.RightSpeed = 0;
 8005a3c:	4ba0      	ldr	r3, [pc, #640]	; (8005cc0 <vLed_control+0x358>)
 8005a3e:	2200      	movs	r2, #0
 8005a40:	705a      	strb	r2, [r3, #1]
        Motor.Action = rotationInPlace_Right;
 8005a42:	4b9f      	ldr	r3, [pc, #636]	; (8005cc0 <vLed_control+0x358>)
 8005a44:	2201      	movs	r2, #1
 8005a46:	709a      	strb	r2, [r3, #2]
      {
        Motor.LeftSpeed = -3;
        Motor.RightSpeed = -3;
        Motor.Action = move_Back;
      }
      break;
 8005a48:	e120      	b.n	8005c8c <vLed_control+0x324>
      } else if (LastLine == LS_10000)
 8005a4a:	7bfb      	ldrb	r3, [r7, #15]
 8005a4c:	2b1e      	cmp	r3, #30
 8005a4e:	d109      	bne.n	8005a64 <vLed_control+0xfc>
        Motor.LeftSpeed = 0;
 8005a50:	4b9b      	ldr	r3, [pc, #620]	; (8005cc0 <vLed_control+0x358>)
 8005a52:	2200      	movs	r2, #0
 8005a54:	701a      	strb	r2, [r3, #0]
        Motor.RightSpeed = 0;
 8005a56:	4b9a      	ldr	r3, [pc, #616]	; (8005cc0 <vLed_control+0x358>)
 8005a58:	2200      	movs	r2, #0
 8005a5a:	705a      	strb	r2, [r3, #1]
        Motor.Action = rotationInPlace_Left;
 8005a5c:	4b98      	ldr	r3, [pc, #608]	; (8005cc0 <vLed_control+0x358>)
 8005a5e:	2200      	movs	r2, #0
 8005a60:	709a      	strb	r2, [r3, #2]
      break;
 8005a62:	e113      	b.n	8005c8c <vLed_control+0x324>
        Motor.LeftSpeed = -3;
 8005a64:	4b96      	ldr	r3, [pc, #600]	; (8005cc0 <vLed_control+0x358>)
 8005a66:	22fd      	movs	r2, #253	; 0xfd
 8005a68:	701a      	strb	r2, [r3, #0]
        Motor.RightSpeed = -3;
 8005a6a:	4b95      	ldr	r3, [pc, #596]	; (8005cc0 <vLed_control+0x358>)
 8005a6c:	22fd      	movs	r2, #253	; 0xfd
 8005a6e:	705a      	strb	r2, [r3, #1]
        Motor.Action = move_Back;
 8005a70:	4b93      	ldr	r3, [pc, #588]	; (8005cc0 <vLed_control+0x358>)
 8005a72:	2204      	movs	r2, #4
 8005a74:	709a      	strb	r2, [r3, #2]
      break;
 8005a76:	e109      	b.n	8005c8c <vLed_control+0x324>
    case LS_all:
      break;
    case LS_00001:
      Motor.LeftSpeed = -2;
 8005a78:	4b91      	ldr	r3, [pc, #580]	; (8005cc0 <vLed_control+0x358>)
 8005a7a:	22fe      	movs	r2, #254	; 0xfe
 8005a7c:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -2;
 8005a7e:	4b90      	ldr	r3, [pc, #576]	; (8005cc0 <vLed_control+0x358>)
 8005a80:	22fe      	movs	r2, #254	; 0xfe
 8005a82:	705a      	strb	r2, [r3, #1]
      Motor.Action = rotationInPlace_Right;
 8005a84:	4b8e      	ldr	r3, [pc, #568]	; (8005cc0 <vLed_control+0x358>)
 8005a86:	2201      	movs	r2, #1
 8005a88:	709a      	strb	r2, [r3, #2]
      break;
 8005a8a:	e0ff      	b.n	8005c8c <vLed_control+0x324>
    case LS_00010:
      Motor.LeftSpeed = 3;
 8005a8c:	4b8c      	ldr	r3, [pc, #560]	; (8005cc0 <vLed_control+0x358>)
 8005a8e:	2203      	movs	r2, #3
 8005a90:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -3;
 8005a92:	4b8b      	ldr	r3, [pc, #556]	; (8005cc0 <vLed_control+0x358>)
 8005a94:	22fd      	movs	r2, #253	; 0xfd
 8005a96:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Forward;
 8005a98:	4b89      	ldr	r3, [pc, #548]	; (8005cc0 <vLed_control+0x358>)
 8005a9a:	2205      	movs	r2, #5
 8005a9c:	709a      	strb	r2, [r3, #2]

      break;
 8005a9e:	e0f5      	b.n	8005c8c <vLed_control+0x324>
    case LS_00011:
      Motor.LeftSpeed = 2;
 8005aa0:	4b87      	ldr	r3, [pc, #540]	; (8005cc0 <vLed_control+0x358>)
 8005aa2:	2202      	movs	r2, #2
 8005aa4:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -5;
 8005aa6:	4b86      	ldr	r3, [pc, #536]	; (8005cc0 <vLed_control+0x358>)
 8005aa8:	22fb      	movs	r2, #251	; 0xfb
 8005aaa:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Forward;
 8005aac:	4b84      	ldr	r3, [pc, #528]	; (8005cc0 <vLed_control+0x358>)
 8005aae:	2205      	movs	r2, #5
 8005ab0:	709a      	strb	r2, [r3, #2]
      break;
 8005ab2:	e0eb      	b.n	8005c8c <vLed_control+0x324>
    case LS_00100:
      LedStript->MissLineError = 0;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	72da      	strb	r2, [r3, #11]
      Motor.LeftSpeed = 0;
 8005aba:	4b81      	ldr	r3, [pc, #516]	; (8005cc0 <vLed_control+0x358>)
 8005abc:	2200      	movs	r2, #0
 8005abe:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = 0;
 8005ac0:	4b7f      	ldr	r3, [pc, #508]	; (8005cc0 <vLed_control+0x358>)
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Forward;
 8005ac6:	4b7e      	ldr	r3, [pc, #504]	; (8005cc0 <vLed_control+0x358>)
 8005ac8:	2205      	movs	r2, #5
 8005aca:	709a      	strb	r2, [r3, #2]
      break;
 8005acc:	e0de      	b.n	8005c8c <vLed_control+0x324>
    case LS_00110:
      Motor.LeftSpeed = 0;
 8005ace:	4b7c      	ldr	r3, [pc, #496]	; (8005cc0 <vLed_control+0x358>)
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -3;
 8005ad4:	4b7a      	ldr	r3, [pc, #488]	; (8005cc0 <vLed_control+0x358>)
 8005ad6:	22fd      	movs	r2, #253	; 0xfd
 8005ad8:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Forward;
 8005ada:	4b79      	ldr	r3, [pc, #484]	; (8005cc0 <vLed_control+0x358>)
 8005adc:	2205      	movs	r2, #5
 8005ade:	709a      	strb	r2, [r3, #2]
      break;
 8005ae0:	e0d4      	b.n	8005c8c <vLed_control+0x324>
    case LS_01000:
      Motor.LeftSpeed = -3;
 8005ae2:	4b77      	ldr	r3, [pc, #476]	; (8005cc0 <vLed_control+0x358>)
 8005ae4:	22fd      	movs	r2, #253	; 0xfd
 8005ae6:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = 3;
 8005ae8:	4b75      	ldr	r3, [pc, #468]	; (8005cc0 <vLed_control+0x358>)
 8005aea:	2203      	movs	r2, #3
 8005aec:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Forward;
 8005aee:	4b74      	ldr	r3, [pc, #464]	; (8005cc0 <vLed_control+0x358>)
 8005af0:	2205      	movs	r2, #5
 8005af2:	709a      	strb	r2, [r3, #2]
      break;
 8005af4:	e0ca      	b.n	8005c8c <vLed_control+0x324>
    case LS_01100:
      Motor.LeftSpeed = -3;
 8005af6:	4b72      	ldr	r3, [pc, #456]	; (8005cc0 <vLed_control+0x358>)
 8005af8:	22fd      	movs	r2, #253	; 0xfd
 8005afa:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = 0;
 8005afc:	4b70      	ldr	r3, [pc, #448]	; (8005cc0 <vLed_control+0x358>)
 8005afe:	2200      	movs	r2, #0
 8005b00:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Forward;
 8005b02:	4b6f      	ldr	r3, [pc, #444]	; (8005cc0 <vLed_control+0x358>)
 8005b04:	2205      	movs	r2, #5
 8005b06:	709a      	strb	r2, [r3, #2]
      break;
 8005b08:	e0c0      	b.n	8005c8c <vLed_control+0x324>
    case LS_10000:
      Motor.LeftSpeed = -2;
 8005b0a:	4b6d      	ldr	r3, [pc, #436]	; (8005cc0 <vLed_control+0x358>)
 8005b0c:	22fe      	movs	r2, #254	; 0xfe
 8005b0e:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -2;
 8005b10:	4b6b      	ldr	r3, [pc, #428]	; (8005cc0 <vLed_control+0x358>)
 8005b12:	22fe      	movs	r2, #254	; 0xfe
 8005b14:	705a      	strb	r2, [r3, #1]
      Motor.Action = rotationInPlace_Left;
 8005b16:	4b6a      	ldr	r3, [pc, #424]	; (8005cc0 <vLed_control+0x358>)
 8005b18:	2200      	movs	r2, #0
 8005b1a:	709a      	strb	r2, [r3, #2]
      break;
 8005b1c:	e0b6      	b.n	8005c8c <vLed_control+0x324>
    case LS_11000:
      Motor.LeftSpeed = -5;
 8005b1e:	4b68      	ldr	r3, [pc, #416]	; (8005cc0 <vLed_control+0x358>)
 8005b20:	22fb      	movs	r2, #251	; 0xfb
 8005b22:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = 2;
 8005b24:	4b66      	ldr	r3, [pc, #408]	; (8005cc0 <vLed_control+0x358>)
 8005b26:	2202      	movs	r2, #2
 8005b28:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Forward;
 8005b2a:	4b65      	ldr	r3, [pc, #404]	; (8005cc0 <vLed_control+0x358>)
 8005b2c:	2205      	movs	r2, #5
 8005b2e:	709a      	strb	r2, [r3, #2]
      break;
 8005b30:	e0ac      	b.n	8005c8c <vLed_control+0x324>
//      }
      break;
    }
  } else ///Obsuga jazdy do tyu
  {
    switch (LedStript->Led_StatusPin)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	7b1b      	ldrb	r3, [r3, #12]
 8005b36:	2b1f      	cmp	r3, #31
 8005b38:	f200 80a1 	bhi.w	8005c7e <vLed_control+0x316>
 8005b3c:	a201      	add	r2, pc, #4	; (adr r2, 8005b44 <vLed_control+0x1dc>)
 8005b3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b42:	bf00      	nop
 8005b44:	08005c8b 	.word	0x08005c8b
 8005b48:	08005c7f 	.word	0x08005c7f
 8005b4c:	08005c7f 	.word	0x08005c7f
 8005b50:	08005c7f 	.word	0x08005c7f
 8005b54:	08005c7f 	.word	0x08005c7f
 8005b58:	08005c7f 	.word	0x08005c7f
 8005b5c:	08005c7f 	.word	0x08005c7f
 8005b60:	08005bed 	.word	0x08005bed
 8005b64:	08005c7f 	.word	0x08005c7f
 8005b68:	08005c7f 	.word	0x08005c7f
 8005b6c:	08005c7f 	.word	0x08005c7f
 8005b70:	08005c7f 	.word	0x08005c7f
 8005b74:	08005c7f 	.word	0x08005c7f
 8005b78:	08005c7f 	.word	0x08005c7f
 8005b7c:	08005c7f 	.word	0x08005c7f
 8005b80:	08005bc5 	.word	0x08005bc5
 8005b84:	08005c7f 	.word	0x08005c7f
 8005b88:	08005c7f 	.word	0x08005c7f
 8005b8c:	08005c7f 	.word	0x08005c7f
 8005b90:	08005c1b 	.word	0x08005c1b
 8005b94:	08005c7f 	.word	0x08005c7f
 8005b98:	08005c7f 	.word	0x08005c7f
 8005b9c:	08005c7f 	.word	0x08005c7f
 8005ba0:	08005bd9 	.word	0x08005bd9
 8005ba4:	08005c7f 	.word	0x08005c7f
 8005ba8:	08005c43 	.word	0x08005c43
 8005bac:	08005c7f 	.word	0x08005c7f
 8005bb0:	08005c01 	.word	0x08005c01
 8005bb4:	08005c6b 	.word	0x08005c6b
 8005bb8:	08005c2f 	.word	0x08005c2f
 8005bbc:	08005c57 	.word	0x08005c57
 8005bc0:	08005c8b 	.word	0x08005c8b
    case LS_miss:
      break;
    case LS_all:
      break;
    case LS_00001:
      Motor.LeftSpeed = -2;
 8005bc4:	4b3e      	ldr	r3, [pc, #248]	; (8005cc0 <vLed_control+0x358>)
 8005bc6:	22fe      	movs	r2, #254	; 0xfe
 8005bc8:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -2;
 8005bca:	4b3d      	ldr	r3, [pc, #244]	; (8005cc0 <vLed_control+0x358>)
 8005bcc:	22fe      	movs	r2, #254	; 0xfe
 8005bce:	705a      	strb	r2, [r3, #1]
      Motor.Action = rotationInPlace_Right;
 8005bd0:	4b3b      	ldr	r3, [pc, #236]	; (8005cc0 <vLed_control+0x358>)
 8005bd2:	2201      	movs	r2, #1
 8005bd4:	709a      	strb	r2, [r3, #2]
      break;
 8005bd6:	e059      	b.n	8005c8c <vLed_control+0x324>
    case LS_00010:
      Motor.LeftSpeed = 3;
 8005bd8:	4b39      	ldr	r3, [pc, #228]	; (8005cc0 <vLed_control+0x358>)
 8005bda:	2203      	movs	r2, #3
 8005bdc:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -3;
 8005bde:	4b38      	ldr	r3, [pc, #224]	; (8005cc0 <vLed_control+0x358>)
 8005be0:	22fd      	movs	r2, #253	; 0xfd
 8005be2:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Back;
 8005be4:	4b36      	ldr	r3, [pc, #216]	; (8005cc0 <vLed_control+0x358>)
 8005be6:	2204      	movs	r2, #4
 8005be8:	709a      	strb	r2, [r3, #2]

      break;
 8005bea:	e04f      	b.n	8005c8c <vLed_control+0x324>
    case LS_00011:
      Motor.LeftSpeed = 2;
 8005bec:	4b34      	ldr	r3, [pc, #208]	; (8005cc0 <vLed_control+0x358>)
 8005bee:	2202      	movs	r2, #2
 8005bf0:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -5;
 8005bf2:	4b33      	ldr	r3, [pc, #204]	; (8005cc0 <vLed_control+0x358>)
 8005bf4:	22fb      	movs	r2, #251	; 0xfb
 8005bf6:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Back;
 8005bf8:	4b31      	ldr	r3, [pc, #196]	; (8005cc0 <vLed_control+0x358>)
 8005bfa:	2204      	movs	r2, #4
 8005bfc:	709a      	strb	r2, [r3, #2]
      break;
 8005bfe:	e045      	b.n	8005c8c <vLed_control+0x324>
    case LS_00100:
      LedStript->MissLineError = 0;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2200      	movs	r2, #0
 8005c04:	72da      	strb	r2, [r3, #11]
      Motor.LeftSpeed = 0;
 8005c06:	4b2e      	ldr	r3, [pc, #184]	; (8005cc0 <vLed_control+0x358>)
 8005c08:	2200      	movs	r2, #0
 8005c0a:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = 0;
 8005c0c:	4b2c      	ldr	r3, [pc, #176]	; (8005cc0 <vLed_control+0x358>)
 8005c0e:	2200      	movs	r2, #0
 8005c10:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Back;
 8005c12:	4b2b      	ldr	r3, [pc, #172]	; (8005cc0 <vLed_control+0x358>)
 8005c14:	2204      	movs	r2, #4
 8005c16:	709a      	strb	r2, [r3, #2]
      break;
 8005c18:	e038      	b.n	8005c8c <vLed_control+0x324>
    case LS_00110:
      Motor.LeftSpeed = -3;
 8005c1a:	4b29      	ldr	r3, [pc, #164]	; (8005cc0 <vLed_control+0x358>)
 8005c1c:	22fd      	movs	r2, #253	; 0xfd
 8005c1e:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = 0;
 8005c20:	4b27      	ldr	r3, [pc, #156]	; (8005cc0 <vLed_control+0x358>)
 8005c22:	2200      	movs	r2, #0
 8005c24:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Back;
 8005c26:	4b26      	ldr	r3, [pc, #152]	; (8005cc0 <vLed_control+0x358>)
 8005c28:	2204      	movs	r2, #4
 8005c2a:	709a      	strb	r2, [r3, #2]
      break;
 8005c2c:	e02e      	b.n	8005c8c <vLed_control+0x324>
    case LS_01000:
      Motor.LeftSpeed = 3;
 8005c2e:	4b24      	ldr	r3, [pc, #144]	; (8005cc0 <vLed_control+0x358>)
 8005c30:	2203      	movs	r2, #3
 8005c32:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -3;
 8005c34:	4b22      	ldr	r3, [pc, #136]	; (8005cc0 <vLed_control+0x358>)
 8005c36:	22fd      	movs	r2, #253	; 0xfd
 8005c38:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Back;
 8005c3a:	4b21      	ldr	r3, [pc, #132]	; (8005cc0 <vLed_control+0x358>)
 8005c3c:	2204      	movs	r2, #4
 8005c3e:	709a      	strb	r2, [r3, #2]
      break;
 8005c40:	e024      	b.n	8005c8c <vLed_control+0x324>
    case LS_01100:
      Motor.LeftSpeed = 0;
 8005c42:	4b1f      	ldr	r3, [pc, #124]	; (8005cc0 <vLed_control+0x358>)
 8005c44:	2200      	movs	r2, #0
 8005c46:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -3;
 8005c48:	4b1d      	ldr	r3, [pc, #116]	; (8005cc0 <vLed_control+0x358>)
 8005c4a:	22fd      	movs	r2, #253	; 0xfd
 8005c4c:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Back;
 8005c4e:	4b1c      	ldr	r3, [pc, #112]	; (8005cc0 <vLed_control+0x358>)
 8005c50:	2204      	movs	r2, #4
 8005c52:	709a      	strb	r2, [r3, #2]
      break;
 8005c54:	e01a      	b.n	8005c8c <vLed_control+0x324>
    case LS_10000:
      Motor.LeftSpeed = -2;
 8005c56:	4b1a      	ldr	r3, [pc, #104]	; (8005cc0 <vLed_control+0x358>)
 8005c58:	22fe      	movs	r2, #254	; 0xfe
 8005c5a:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -2;
 8005c5c:	4b18      	ldr	r3, [pc, #96]	; (8005cc0 <vLed_control+0x358>)
 8005c5e:	22fe      	movs	r2, #254	; 0xfe
 8005c60:	705a      	strb	r2, [r3, #1]
      Motor.Action = rotationInPlace_Left;
 8005c62:	4b17      	ldr	r3, [pc, #92]	; (8005cc0 <vLed_control+0x358>)
 8005c64:	2200      	movs	r2, #0
 8005c66:	709a      	strb	r2, [r3, #2]
      break;
 8005c68:	e010      	b.n	8005c8c <vLed_control+0x324>
    case LS_11000:
      Motor.LeftSpeed = -5;
 8005c6a:	4b15      	ldr	r3, [pc, #84]	; (8005cc0 <vLed_control+0x358>)
 8005c6c:	22fb      	movs	r2, #251	; 0xfb
 8005c6e:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = 2;
 8005c70:	4b13      	ldr	r3, [pc, #76]	; (8005cc0 <vLed_control+0x358>)
 8005c72:	2202      	movs	r2, #2
 8005c74:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Back;
 8005c76:	4b12      	ldr	r3, [pc, #72]	; (8005cc0 <vLed_control+0x358>)
 8005c78:	2204      	movs	r2, #4
 8005c7a:	709a      	strb	r2, [r3, #2]
      break;
 8005c7c:	e006      	b.n	8005c8c <vLed_control+0x324>
    default:
      if (LedStript->Led_StatusPin == 0x10 || LedStript->Led_StatusPin == 0x18)
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	7b1b      	ldrb	r3, [r3, #12]
 8005c82:	2b10      	cmp	r3, #16
//          HAL_GPIO_TogglePin(BUZZER_GPIO_Port, BUZZER_Pin);
//          HAL_Delay(5);
//        }
//        HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, SET);
      }
      break;
 8005c84:	e002      	b.n	8005c8c <vLed_control+0x324>
      break;
 8005c86:	bf00      	nop
 8005c88:	e000      	b.n	8005c8c <vLed_control+0x324>
      break;
 8005c8a:	bf00      	nop
    }
  }
  return Motor;
 8005c8c:	4a0c      	ldr	r2, [pc, #48]	; (8005cc0 <vLed_control+0x358>)
 8005c8e:	f107 0308 	add.w	r3, r7, #8
 8005c92:	6812      	ldr	r2, [r2, #0]
 8005c94:	4611      	mov	r1, r2
 8005c96:	8019      	strh	r1, [r3, #0]
 8005c98:	3302      	adds	r3, #2
 8005c9a:	0c12      	lsrs	r2, r2, #16
 8005c9c:	701a      	strb	r2, [r3, #0]
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	7a3a      	ldrb	r2, [r7, #8]
 8005ca2:	f362 0307 	bfi	r3, r2, #0, #8
 8005ca6:	7a7a      	ldrb	r2, [r7, #9]
 8005ca8:	f362 230f 	bfi	r3, r2, #8, #8
 8005cac:	7aba      	ldrb	r2, [r7, #10]
 8005cae:	f362 4317 	bfi	r3, r2, #16, #8
}
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	3714      	adds	r7, #20
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbc:	4770      	bx	lr
 8005cbe:	bf00      	nop
 8005cc0:	200000b0 	.word	0x200000b0

08005cc4 <uGetCounterTim>:
 *  Created on: 29.03.2019
 *      Author: kkarp
 */
#include "Motor_Control.h"

uint16_t uGetCounterTim(TIM_TypeDef* tim) {
 8005cc4:	b480      	push	{r7}
 8005cc6:	b083      	sub	sp, #12
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
	return tim->CNT;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cd0:	b29b      	uxth	r3, r3
}
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	370c      	adds	r7, #12
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cdc:	4770      	bx	lr

08005cde <vClearCounter>:

HAL_StatusTypeDef vClearCounter(TIM_TypeDef* tim) {
 8005cde:	b480      	push	{r7}
 8005ce0:	b085      	sub	sp, #20
 8005ce2:	af00      	add	r7, sp, #0
 8005ce4:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef Status = HAL_ERROR;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	73fb      	strb	r3, [r7, #15]
	if (NULL != tim) {
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d004      	beq.n	8005cfa <vClearCounter+0x1c>
		tim->CNT = 0;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	625a      	str	r2, [r3, #36]	; 0x24
		Status = HAL_OK;
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	73fb      	strb	r3, [r7, #15]
	}
	return Status;
 8005cfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	3714      	adds	r7, #20
 8005d00:	46bd      	mov	sp, r7
 8005d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d06:	4770      	bx	lr

08005d08 <vMotor_init>:

void vMotor_init(Motor_InitTypeDef* Motor_InitStruct1,
		Motor_InitTypeDef* Motor_InitStruct2) {
 8005d08:	b480      	push	{r7}
 8005d0a:	b083      	sub	sp, #12
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
 8005d10:	6039      	str	r1, [r7, #0]
	Motor_InitStruct1->Motor_GPIO_int1 = MotorLeft_GPIO_pin1;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	4a27      	ldr	r2, [pc, #156]	; (8005db4 <vMotor_init+0xac>)
 8005d16:	611a      	str	r2, [r3, #16]
	Motor_InitStruct1->Motor_GPIO_int2 = MotorLeft_GPIO_pin2;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	4a26      	ldr	r2, [pc, #152]	; (8005db4 <vMotor_init+0xac>)
 8005d1c:	619a      	str	r2, [r3, #24]
	Motor_InitStruct1->Motor_Pin_int1 = MotorLeft_Pin1;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005d24:	829a      	strh	r2, [r3, #20]
	Motor_InitStruct1->Motor_Pin_int2 = MotorLeft_Pin2;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005d2c:	839a      	strh	r2, [r3, #28]
	Motor_InitStruct1->number_turns = 0;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2200      	movs	r2, #0
 8005d32:	625a      	str	r2, [r3, #36]	; 0x24
	Motor_InitStruct1->speed = 0;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2200      	movs	r2, #0
 8005d38:	779a      	strb	r2, [r3, #30]
	Motor_InitStruct1->Tim_Encoder = MotorLeft_Encoder;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005d40:	601a      	str	r2, [r3, #0]
	Motor_InitStruct1->Tim_PWM = MotorLeft_PWM;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	4a1c      	ldr	r2, [pc, #112]	; (8005db8 <vMotor_init+0xb0>)
 8005d46:	605a      	str	r2, [r3, #4]
	Motor_InitStruct1->Code = 0xFFAAFFAA;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	f06f 1255 	mvn.w	r2, #5570645	; 0x550055
 8005d4e:	60da      	str	r2, [r3, #12]
	Motor_InitStruct1->CCRx = &MotorLeft_PWM->CCR1;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	4a1a      	ldr	r2, [pc, #104]	; (8005dbc <vMotor_init+0xb4>)
 8005d54:	609a      	str	r2, [r3, #8]
	Motor_InitStruct1->clear_PID = 0;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	2200      	movs	r2, #0
 8005d5a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

	Motor_InitStruct2->Motor_GPIO_int1 = MotorRight_GPIO_pin1;
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	4a17      	ldr	r2, [pc, #92]	; (8005dc0 <vMotor_init+0xb8>)
 8005d62:	611a      	str	r2, [r3, #16]
	Motor_InitStruct2->Motor_GPIO_int2 = MotorRight_GPIO_pin2;
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	4a16      	ldr	r2, [pc, #88]	; (8005dc0 <vMotor_init+0xb8>)
 8005d68:	619a      	str	r2, [r3, #24]
	Motor_InitStruct2->Motor_Pin_int1 = MotorRight_Pin1;
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005d70:	829a      	strh	r2, [r3, #20]
	Motor_InitStruct2->Motor_Pin_int2 = MotorRight_Pin2;
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005d78:	839a      	strh	r2, [r3, #28]
	Motor_InitStruct2->number_turns = 0;
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	625a      	str	r2, [r3, #36]	; 0x24
	Motor_InitStruct2->speed = 0;
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	2200      	movs	r2, #0
 8005d84:	779a      	strb	r2, [r3, #30]
	Motor_InitStruct2->Tim_Encoder = MotorRight_Encoder;
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	4a0e      	ldr	r2, [pc, #56]	; (8005dc4 <vMotor_init+0xbc>)
 8005d8a:	601a      	str	r2, [r3, #0]
	Motor_InitStruct2->Tim_PWM = MotorRight_PWM;
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	4a0a      	ldr	r2, [pc, #40]	; (8005db8 <vMotor_init+0xb0>)
 8005d90:	605a      	str	r2, [r3, #4]
	Motor_InitStruct2->Code = 0xAABBEEFF;
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	4a0c      	ldr	r2, [pc, #48]	; (8005dc8 <vMotor_init+0xc0>)
 8005d96:	60da      	str	r2, [r3, #12]
	Motor_InitStruct2->CCRx = &MotorRight_PWM->CCR2;
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	4a0c      	ldr	r2, [pc, #48]	; (8005dcc <vMotor_init+0xc4>)
 8005d9c:	609a      	str	r2, [r3, #8]
	Motor_InitStruct2->clear_PID = 0;
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	2200      	movs	r2, #0
 8005da2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
}
 8005da6:	bf00      	nop
 8005da8:	370c      	adds	r7, #12
 8005daa:	46bd      	mov	sp, r7
 8005dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db0:	4770      	bx	lr
 8005db2:	bf00      	nop
 8005db4:	40020000 	.word	0x40020000
 8005db8:	40010400 	.word	0x40010400
 8005dbc:	40010434 	.word	0x40010434
 8005dc0:	40020800 	.word	0x40020800
 8005dc4:	40000400 	.word	0x40000400
 8005dc8:	aabbeeff 	.word	0xaabbeeff
 8005dcc:	40010438 	.word	0x40010438

08005dd0 <vMotor_Control>:

void vMotor_Control(Motor_InitTypeDef* motor, uint8_t eBridgeControl) {
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b082      	sub	sp, #8
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
 8005dd8:	460b      	mov	r3, r1
 8005dda:	70fb      	strb	r3, [r7, #3]
	switch (eBridgeControl) {
 8005ddc:	78fb      	ldrb	r3, [r7, #3]
 8005dde:	2b03      	cmp	r3, #3
 8005de0:	d862      	bhi.n	8005ea8 <vMotor_Control+0xd8>
 8005de2:	a201      	add	r2, pc, #4	; (adr r2, 8005de8 <vMotor_Control+0x18>)
 8005de4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005de8:	08005df9 	.word	0x08005df9
 8005dec:	08005e27 	.word	0x08005e27
 8005df0:	08005e53 	.word	0x08005e53
 8005df4:	08005e7f 	.word	0x08005e7f
	case BreakeHard:
		HAL_GPIO_WritePin(motor->Motor_GPIO_int1, motor->Motor_Pin_int1,
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6918      	ldr	r0, [r3, #16]
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	8a9b      	ldrh	r3, [r3, #20]
 8005e00:	2200      	movs	r2, #0
 8005e02:	4619      	mov	r1, r3
 8005e04:	f7fc fac2 	bl	800238c <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		HAL_GPIO_WritePin(motor->Motor_GPIO_int2, motor->Motor_Pin_int2,
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	6998      	ldr	r0, [r3, #24]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	8b9b      	ldrh	r3, [r3, #28]
 8005e10:	2200      	movs	r2, #0
 8005e12:	4619      	mov	r1, r3
 8005e14:	f7fc faba 	bl	800238c <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		motor->Tim_PWM->CCR1 = motor->Tim_PWM->ARR;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	685b      	ldr	r3, [r3, #4]
 8005e1c:	687a      	ldr	r2, [r7, #4]
 8005e1e:	6852      	ldr	r2, [r2, #4]
 8005e20:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005e22:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8005e24:	e041      	b.n	8005eaa <vMotor_Control+0xda>
	case Back:
		HAL_GPIO_WritePin(motor->Motor_GPIO_int1, motor->Motor_Pin_int1,
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6918      	ldr	r0, [r3, #16]
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	8a9b      	ldrh	r3, [r3, #20]
 8005e2e:	2200      	movs	r2, #0
 8005e30:	4619      	mov	r1, r3
 8005e32:	f7fc faab 	bl	800238c <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		HAL_GPIO_WritePin(motor->Motor_GPIO_int2, motor->Motor_Pin_int2,
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6998      	ldr	r0, [r3, #24]
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	8b9b      	ldrh	r3, [r3, #28]
 8005e3e:	2201      	movs	r2, #1
 8005e40:	4619      	mov	r1, r3
 8005e42:	f7fc faa3 	bl	800238c <HAL_GPIO_WritePin>
				GPIO_PIN_SET);
		motor->Tim_PWM->CCR1 = motor->dutyPWM;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	685b      	ldr	r3, [r3, #4]
 8005e4a:	687a      	ldr	r2, [r7, #4]
 8005e4c:	6a12      	ldr	r2, [r2, #32]
 8005e4e:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8005e50:	e02b      	b.n	8005eaa <vMotor_Control+0xda>
	case Forward:
		HAL_GPIO_WritePin(motor->Motor_GPIO_int1, motor->Motor_Pin_int1,
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6918      	ldr	r0, [r3, #16]
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	8a9b      	ldrh	r3, [r3, #20]
 8005e5a:	2201      	movs	r2, #1
 8005e5c:	4619      	mov	r1, r3
 8005e5e:	f7fc fa95 	bl	800238c <HAL_GPIO_WritePin>
				GPIO_PIN_SET);
		HAL_GPIO_WritePin(motor->Motor_GPIO_int2, motor->Motor_Pin_int2,
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6998      	ldr	r0, [r3, #24]
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	8b9b      	ldrh	r3, [r3, #28]
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	4619      	mov	r1, r3
 8005e6e:	f7fc fa8d 	bl	800238c <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
//		motor->Tim_PWM->CCR1 = motor->dutyPWM;
		*motor->CCRx = motor->dutyPWM;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	689b      	ldr	r3, [r3, #8]
 8005e76:	687a      	ldr	r2, [r7, #4]
 8005e78:	6a12      	ldr	r2, [r2, #32]
 8005e7a:	601a      	str	r2, [r3, #0]
		break;
 8005e7c:	e015      	b.n	8005eaa <vMotor_Control+0xda>
	case BreakeSoft:
		HAL_GPIO_WritePin(motor->Motor_GPIO_int1, motor->Motor_Pin_int1,
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	6918      	ldr	r0, [r3, #16]
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	8a9b      	ldrh	r3, [r3, #20]
 8005e86:	2201      	movs	r2, #1
 8005e88:	4619      	mov	r1, r3
 8005e8a:	f7fc fa7f 	bl	800238c <HAL_GPIO_WritePin>
				GPIO_PIN_SET);
		HAL_GPIO_WritePin(motor->Motor_GPIO_int2, motor->Motor_Pin_int2,
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6998      	ldr	r0, [r3, #24]
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	8b9b      	ldrh	r3, [r3, #28]
 8005e96:	2201      	movs	r2, #1
 8005e98:	4619      	mov	r1, r3
 8005e9a:	f7fc fa77 	bl	800238c <HAL_GPIO_WritePin>
				GPIO_PIN_SET);
		motor->Tim_PWM->CCR1 = 0;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	685b      	ldr	r3, [r3, #4]
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8005ea6:	e000      	b.n	8005eaa <vMotor_Control+0xda>
	default:
		break;
 8005ea8:	bf00      	nop
	}
}
 8005eaa:	bf00      	nop
 8005eac:	3708      	adds	r7, #8
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	bd80      	pop	{r7, pc}
 8005eb2:	bf00      	nop

08005eb4 <vMotor_SetPWM>:

void vMotor_SetPWM(Motor_InitTypeDef* motor, uint8_t dutyPWM) {
 8005eb4:	b590      	push	{r4, r7, lr}
 8005eb6:	b083      	sub	sp, #12
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
 8005ebc:	460b      	mov	r3, r1
 8005ebe:	70fb      	strb	r3, [r7, #3]
	motor->dutyPWM = (motor->Tim_PWM->ARR * dutyPWM) / 100.0;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ec6:	78fa      	ldrb	r2, [r7, #3]
 8005ec8:	fb02 f303 	mul.w	r3, r2, r3
 8005ecc:	4618      	mov	r0, r3
 8005ece:	f7fa fb29 	bl	8000524 <__aeabi_ui2d>
 8005ed2:	f04f 0200 	mov.w	r2, #0
 8005ed6:	4b10      	ldr	r3, [pc, #64]	; (8005f18 <vMotor_SetPWM+0x64>)
 8005ed8:	f7fa fcc4 	bl	8000864 <__aeabi_ddiv>
 8005edc:	4603      	mov	r3, r0
 8005ede:	460c      	mov	r4, r1
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	4621      	mov	r1, r4
 8005ee4:	f7fa fda6 	bl	8000a34 <__aeabi_d2uiz>
 8005ee8:	4602      	mov	r2, r0
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	621a      	str	r2, [r3, #32]
#ifndef ONE_TIM_TO_PWM
	motor->Tim_PWM->CCR1 = motor->dutyPWM;
#else
	if (motor->Code == 0xFFAAFFAA) {
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	68db      	ldr	r3, [r3, #12]
 8005ef2:	f06f 1255 	mvn.w	r2, #5570645	; 0x550055
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	d105      	bne.n	8005f06 <vMotor_SetPWM+0x52>
		motor->Tim_PWM->CCR1 = motor->dutyPWM;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	685b      	ldr	r3, [r3, #4]
 8005efe:	687a      	ldr	r2, [r7, #4]
 8005f00:	6a12      	ldr	r2, [r2, #32]
 8005f02:	635a      	str	r2, [r3, #52]	; 0x34
	} else {
		motor->Tim_PWM->CCR2 = motor->dutyPWM;
	}
#endif
}
 8005f04:	e004      	b.n	8005f10 <vMotor_SetPWM+0x5c>
		motor->Tim_PWM->CCR2 = motor->dutyPWM;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	685b      	ldr	r3, [r3, #4]
 8005f0a:	687a      	ldr	r2, [r7, #4]
 8005f0c:	6a12      	ldr	r2, [r2, #32]
 8005f0e:	639a      	str	r2, [r3, #56]	; 0x38
}
 8005f10:	bf00      	nop
 8005f12:	370c      	adds	r7, #12
 8005f14:	46bd      	mov	sp, r7
 8005f16:	bd90      	pop	{r4, r7, pc}
 8005f18:	40590000 	.word	0x40590000

08005f1c <vMotorPID_init>:

void vMotorPID_init(MotorPID_InitTypeDef* PID1, MotorPID_InitTypeDef* PID2) {
 8005f1c:	b480      	push	{r7}
 8005f1e:	b083      	sub	sp, #12
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
 8005f24:	6039      	str	r1, [r7, #0]
	PID1->e_last = 0;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	f04f 0200 	mov.w	r2, #0
 8005f2c:	611a      	str	r2, [r3, #16]
	PID1->e_sum = 0;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2200      	movs	r2, #0
 8005f32:	829a      	strh	r2, [r3, #20]
	PID1->e_sumMax = MaxPIDki;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	4a16      	ldr	r2, [pc, #88]	; (8005f90 <vMotorPID_init+0x74>)
 8005f38:	619a      	str	r2, [r3, #24]
	PID1->kp = KpValue1;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	4a15      	ldr	r2, [pc, #84]	; (8005f94 <vMotorPID_init+0x78>)
 8005f3e:	601a      	str	r2, [r3, #0]
	PID1->ki = KiValue1;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8005f46:	605a      	str	r2, [r3, #4]
	PID1->kd = KdValue1;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	4a13      	ldr	r2, [pc, #76]	; (8005f98 <vMotorPID_init+0x7c>)
 8005f4c:	609a      	str	r2, [r3, #8]
	PID1->ValueTask = 90;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	4a12      	ldr	r2, [pc, #72]	; (8005f9c <vMotorPID_init+0x80>)
 8005f52:	61da      	str	r2, [r3, #28]

	PID2->e_last = 0;
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	f04f 0200 	mov.w	r2, #0
 8005f5a:	611a      	str	r2, [r3, #16]
	PID2->e_sum = 0;
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	2200      	movs	r2, #0
 8005f60:	829a      	strh	r2, [r3, #20]
	PID2->e_sumMax = MaxPIDki;
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	4a0a      	ldr	r2, [pc, #40]	; (8005f90 <vMotorPID_init+0x74>)
 8005f66:	619a      	str	r2, [r3, #24]
	PID2->kp = KpValue2;
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	4a0a      	ldr	r2, [pc, #40]	; (8005f94 <vMotorPID_init+0x78>)
 8005f6c:	601a      	str	r2, [r3, #0]
	PID2->ki = KiValue2;
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8005f74:	605a      	str	r2, [r3, #4]
	PID2->kd = KdValue2;
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	4a07      	ldr	r2, [pc, #28]	; (8005f98 <vMotorPID_init+0x7c>)
 8005f7a:	609a      	str	r2, [r3, #8]
	PID2->ValueTask = 90;
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	4a07      	ldr	r2, [pc, #28]	; (8005f9c <vMotorPID_init+0x80>)
 8005f80:	61da      	str	r2, [r3, #28]
}
 8005f82:	bf00      	nop
 8005f84:	370c      	adds	r7, #12
 8005f86:	46bd      	mov	sp, r7
 8005f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8c:	4770      	bx	lr
 8005f8e:	bf00      	nop
 8005f90:	461c4000 	.word	0x461c4000
 8005f94:	40400000 	.word	0x40400000
 8005f98:	bcf5c28f 	.word	0xbcf5c28f
 8005f9c:	42b40000 	.word	0x42b40000

08005fa0 <vMotorPID_Control>:

void vMotorPID_Control(MotorPID_InitTypeDef* MotorPID, Motor_InitTypeDef* Motor) {
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b086      	sub	sp, #24
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	60f8      	str	r0, [r7, #12]
 8005fa8:	60b9      	str	r1, [r7, #8]

	if (Motor->clear_PID == 1) {
 8005faa:	68bb      	ldr	r3, [r7, #8]
 8005fac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005fb0:	2b01      	cmp	r3, #1
 8005fb2:	d106      	bne.n	8005fc2 <vMotorPID_Control+0x22>
		Motor->clear_PID = 0;
 8005fb4:	68bb      	ldr	r3, [r7, #8]
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		MotorPID->e_sum = 0;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	829a      	strh	r2, [r3, #20]
	}

	uint16_t encoderCounter = uGetCounterTim(Motor->Tim_Encoder);
 8005fc2:	68bb      	ldr	r3, [r7, #8]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	f7ff fe7c 	bl	8005cc4 <uGetCounterTim>
 8005fcc:	4603      	mov	r3, r0
 8005fce:	82fb      	strh	r3, [r7, #22]
	if (encoderCounter < 500) {
 8005fd0:	8afb      	ldrh	r3, [r7, #22]
 8005fd2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8005fd6:	d20d      	bcs.n	8005ff4 <vMotorPID_Control+0x54>
		MotorPID->e = MotorPID->ValueTask - encoderCounter;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	ed93 7a07 	vldr	s14, [r3, #28]
 8005fde:	8afb      	ldrh	r3, [r7, #22]
 8005fe0:	ee07 3a90 	vmov	s15, r3
 8005fe4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005fe8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	edc3 7a03 	vstr	s15, [r3, #12]
 8005ff2:	e00e      	b.n	8006012 <vMotorPID_Control+0x72>
	} else {
		MotorPID->e = MotorPID->ValueTask - (1000 - encoderCounter);
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	ed93 7a07 	vldr	s14, [r3, #28]
 8005ffa:	8afb      	ldrh	r3, [r7, #22]
 8005ffc:	f5c3 737a 	rsb	r3, r3, #1000	; 0x3e8
 8006000:	ee07 3a90 	vmov	s15, r3
 8006004:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006008:	ee77 7a67 	vsub.f32	s15, s14, s15
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	edc3 7a03 	vstr	s15, [r3, #12]
	}
	MotorPID->e_sum += MotorPID->e;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	8a9b      	ldrh	r3, [r3, #20]
 8006016:	ee07 3a90 	vmov	s15, r3
 800601a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	edd3 7a03 	vldr	s15, [r3, #12]
 8006024:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006028:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800602c:	edc7 7a01 	vstr	s15, [r7, #4]
 8006030:	88bb      	ldrh	r3, [r7, #4]
 8006032:	b29a      	uxth	r2, r3
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	829a      	strh	r2, [r3, #20]
	if (MotorPID->e_sum > MotorPID->e_sumMax)
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	8a9b      	ldrh	r3, [r3, #20]
 800603c:	ee07 3a90 	vmov	s15, r3
 8006040:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	edd3 7a06 	vldr	s15, [r3, #24]
 800604a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800604e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006052:	dd0a      	ble.n	800606a <vMotorPID_Control+0xca>
		MotorPID->e_sum = MotorPID->e_sumMax;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	edd3 7a06 	vldr	s15, [r3, #24]
 800605a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800605e:	edc7 7a01 	vstr	s15, [r7, #4]
 8006062:	88bb      	ldrh	r3, [r7, #4]
 8006064:	b29a      	uxth	r2, r3
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	829a      	strh	r2, [r3, #20]

	MotorPID->ExecutionValue = MotorPID->kp * MotorPID->e
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	ed93 7a00 	vldr	s14, [r3]
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	edd3 7a03 	vldr	s15, [r3, #12]
 8006076:	ee27 7a27 	vmul.f32	s14, s14, s15
			+ MotorPID->ki * MotorPID->e_sum
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	edd3 6a01 	vldr	s13, [r3, #4]
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	8a9b      	ldrh	r3, [r3, #20]
 8006084:	ee07 3a90 	vmov	s15, r3
 8006088:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800608c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006090:	ee37 7a27 	vadd.f32	s14, s14, s15
			+ MotorPID->kd * (MotorPID->e - MotorPID->e_last);
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	edd3 6a02 	vldr	s13, [r3, #8]
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	ed93 6a03 	vldr	s12, [r3, #12]
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	edd3 7a04 	vldr	s15, [r3, #16]
 80060a6:	ee76 7a67 	vsub.f32	s15, s12, s15
 80060aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80060ae:	ee77 7a27 	vadd.f32	s15, s14, s15
	MotorPID->ExecutionValue = MotorPID->kp * MotorPID->e
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	edc3 7a08 	vstr	s15, [r3, #32]

	if (MotorPID->ValueTask == 0) {
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	edd3 7a07 	vldr	s15, [r3, #28]
 80060be:	eef5 7a40 	vcmp.f32	s15, #0.0
 80060c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060c6:	d106      	bne.n	80060d6 <vMotorPID_Control+0x136>
		MotorPID->e_sum = 0;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	2200      	movs	r2, #0
 80060cc:	829a      	strh	r2, [r3, #20]
		MotorPID->ExecutionValue = 0;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	f04f 0200 	mov.w	r2, #0
 80060d4:	621a      	str	r2, [r3, #32]
	}
}
 80060d6:	bf00      	nop
 80060d8:	3718      	adds	r7, #24
 80060da:	46bd      	mov	sp, r7
 80060dc:	bd80      	pop	{r7, pc}
	...

080060e0 <vMotorAction_LedStrip>:

void vMotorAction_LedStrip(Motor_InitTypeDef* LeftMotor,
		Motor_InitTypeDef* RightMotor, uint8_t action) {
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b084      	sub	sp, #16
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	60f8      	str	r0, [r7, #12]
 80060e8:	60b9      	str	r1, [r7, #8]
 80060ea:	4613      	mov	r3, r2
 80060ec:	71fb      	strb	r3, [r7, #7]
	switch (action) {
 80060ee:	79fb      	ldrb	r3, [r7, #7]
 80060f0:	2b05      	cmp	r3, #5
 80060f2:	d845      	bhi.n	8006180 <vMotorAction_LedStrip+0xa0>
 80060f4:	a201      	add	r2, pc, #4	; (adr r2, 80060fc <vMotorAction_LedStrip+0x1c>)
 80060f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060fa:	bf00      	nop
 80060fc:	08006115 	.word	0x08006115
 8006100:	08006127 	.word	0x08006127
 8006104:	08006139 	.word	0x08006139
 8006108:	0800614b 	.word	0x0800614b
 800610c:	0800615d 	.word	0x0800615d
 8006110:	0800616f 	.word	0x0800616f
	case rotationInPlace_Left:
		vMotor_Control(LeftMotor, Back);
 8006114:	2101      	movs	r1, #1
 8006116:	68f8      	ldr	r0, [r7, #12]
 8006118:	f7ff fe5a 	bl	8005dd0 <vMotor_Control>
		vMotor_Control(RightMotor, Forward);
 800611c:	2102      	movs	r1, #2
 800611e:	68b8      	ldr	r0, [r7, #8]
 8006120:	f7ff fe56 	bl	8005dd0 <vMotor_Control>
		break;
 8006124:	e02d      	b.n	8006182 <vMotorAction_LedStrip+0xa2>
	case rotationInPlace_Right:
		vMotor_Control(LeftMotor, Forward);
 8006126:	2102      	movs	r1, #2
 8006128:	68f8      	ldr	r0, [r7, #12]
 800612a:	f7ff fe51 	bl	8005dd0 <vMotor_Control>
		vMotor_Control(RightMotor, Back);
 800612e:	2101      	movs	r1, #1
 8006130:	68b8      	ldr	r0, [r7, #8]
 8006132:	f7ff fe4d 	bl	8005dd0 <vMotor_Control>
		break;
 8006136:	e024      	b.n	8006182 <vMotorAction_LedStrip+0xa2>
	case turn_Left:
		vMotor_Control(LeftMotor, BreakeSoft);
 8006138:	2103      	movs	r1, #3
 800613a:	68f8      	ldr	r0, [r7, #12]
 800613c:	f7ff fe48 	bl	8005dd0 <vMotor_Control>
		vMotor_Control(RightMotor, Forward);
 8006140:	2102      	movs	r1, #2
 8006142:	68b8      	ldr	r0, [r7, #8]
 8006144:	f7ff fe44 	bl	8005dd0 <vMotor_Control>
		break;
 8006148:	e01b      	b.n	8006182 <vMotorAction_LedStrip+0xa2>
	case turn_Right:
		vMotor_Control(LeftMotor, Forward);
 800614a:	2102      	movs	r1, #2
 800614c:	68f8      	ldr	r0, [r7, #12]
 800614e:	f7ff fe3f 	bl	8005dd0 <vMotor_Control>
		vMotor_Control(RightMotor, BreakeSoft);
 8006152:	2103      	movs	r1, #3
 8006154:	68b8      	ldr	r0, [r7, #8]
 8006156:	f7ff fe3b 	bl	8005dd0 <vMotor_Control>
		break;
 800615a:	e012      	b.n	8006182 <vMotorAction_LedStrip+0xa2>
	case move_Back:
		vMotor_Control(LeftMotor, Back);
 800615c:	2101      	movs	r1, #1
 800615e:	68f8      	ldr	r0, [r7, #12]
 8006160:	f7ff fe36 	bl	8005dd0 <vMotor_Control>
		vMotor_Control(RightMotor, Back);
 8006164:	2101      	movs	r1, #1
 8006166:	68b8      	ldr	r0, [r7, #8]
 8006168:	f7ff fe32 	bl	8005dd0 <vMotor_Control>
		break;
 800616c:	e009      	b.n	8006182 <vMotorAction_LedStrip+0xa2>
	case move_Forward:
		vMotor_Control(LeftMotor, Forward);
 800616e:	2102      	movs	r1, #2
 8006170:	68f8      	ldr	r0, [r7, #12]
 8006172:	f7ff fe2d 	bl	8005dd0 <vMotor_Control>
		vMotor_Control(RightMotor, Forward);
 8006176:	2102      	movs	r1, #2
 8006178:	68b8      	ldr	r0, [r7, #8]
 800617a:	f7ff fe29 	bl	8005dd0 <vMotor_Control>
		break;
 800617e:	e000      	b.n	8006182 <vMotorAction_LedStrip+0xa2>
	default:
		break;
 8006180:	bf00      	nop
	}
}
 8006182:	bf00      	nop
 8006184:	3710      	adds	r7, #16
 8006186:	46bd      	mov	sp, r7
 8006188:	bd80      	pop	{r7, pc}
 800618a:	bf00      	nop

0800618c <MFRC552_preinit>:
#include "main.h"

extern SPI_HandleTypeDef hspi4; /* extern hspi4 is in spi.h file */
extern SPI_HandleTypeDef hspi5; /* extern hspi5 is in spi.h file */

void MFRC552_preinit(RFID_type_def* rfid1,RFID_type_def* rfid2) {
 800618c:	b580      	push	{r7, lr}
 800618e:	b082      	sub	sp, #8
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
 8006194:	6039      	str	r1, [r7, #0]
	rfid1->CS_GPIO = RFID1_CS_GPIO_Port;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	4a15      	ldr	r2, [pc, #84]	; (80061f0 <MFRC552_preinit+0x64>)
 800619a:	601a      	str	r2, [r3, #0]
	rfid1->CS_PIN = RFID1_CS_Pin;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2208      	movs	r2, #8
 80061a0:	809a      	strh	r2, [r3, #4]
	rfid1->RESET_GPIO = RFID1_RST_GPIO_Port;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	4a12      	ldr	r2, [pc, #72]	; (80061f0 <MFRC552_preinit+0x64>)
 80061a6:	609a      	str	r2, [r3, #8]
	rfid1->RESET_PIN = RFID1_RST_Pin;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2210      	movs	r2, #16
 80061ac:	819a      	strh	r2, [r3, #12]
	rfid1->SPI_RFID = hspi4;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	4a10      	ldr	r2, [pc, #64]	; (80061f4 <MFRC552_preinit+0x68>)
 80061b2:	3310      	adds	r3, #16
 80061b4:	4611      	mov	r1, r2
 80061b6:	2258      	movs	r2, #88	; 0x58
 80061b8:	4618      	mov	r0, r3
 80061ba:	f002 fdeb 	bl	8008d94 <memcpy>

	rfid2->CS_GPIO = RFID2_CS_GPIO_Port;
 80061be:	683b      	ldr	r3, [r7, #0]
 80061c0:	4a0d      	ldr	r2, [pc, #52]	; (80061f8 <MFRC552_preinit+0x6c>)
 80061c2:	601a      	str	r2, [r3, #0]
	rfid2->CS_PIN = RFID2_CS_Pin;
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	2240      	movs	r2, #64	; 0x40
 80061c8:	809a      	strh	r2, [r3, #4]
	rfid2->RESET_GPIO = RFID2_RST_GPIO_Port;
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	4a0a      	ldr	r2, [pc, #40]	; (80061f8 <MFRC552_preinit+0x6c>)
 80061ce:	609a      	str	r2, [r3, #8]
	rfid2->RESET_PIN = RFID2_RST_Pin;
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80061d6:	819a      	strh	r2, [r3, #12]
	rfid2->SPI_RFID = hspi5;
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	4a08      	ldr	r2, [pc, #32]	; (80061fc <MFRC552_preinit+0x70>)
 80061dc:	3310      	adds	r3, #16
 80061de:	4611      	mov	r1, r2
 80061e0:	2258      	movs	r2, #88	; 0x58
 80061e2:	4618      	mov	r0, r3
 80061e4:	f002 fdd6 	bl	8008d94 <memcpy>
}
 80061e8:	bf00      	nop
 80061ea:	3708      	adds	r7, #8
 80061ec:	46bd      	mov	sp, r7
 80061ee:	bd80      	pop	{r7, pc}
 80061f0:	40021000 	.word	0x40021000
 80061f4:	20000d84 	.word	0x20000d84
 80061f8:	40021400 	.word	0x40021400
 80061fc:	20000cd4 	.word	0x20000cd4

08006200 <MFRC522_CS_RESET>:

void MFRC522_CS_RESET() {
 8006200:	b580      	push	{r7, lr}
 8006202:	af00      	add	r7, sp, #0
//	HAL_GPIO_WritePin(RFID1_CS_GPIO_Port, RFID1_CS_Pin, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(SPI_use_instance->CS_GPIO, SPI_use_instance->CS_PIN,
 8006204:	4b05      	ldr	r3, [pc, #20]	; (800621c <MFRC522_CS_RESET+0x1c>)
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	6818      	ldr	r0, [r3, #0]
 800620a:	4b04      	ldr	r3, [pc, #16]	; (800621c <MFRC522_CS_RESET+0x1c>)
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	889b      	ldrh	r3, [r3, #4]
 8006210:	2200      	movs	r2, #0
 8006212:	4619      	mov	r1, r3
 8006214:	f7fc f8ba 	bl	800238c <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);
}
 8006218:	bf00      	nop
 800621a:	bd80      	pop	{r7, pc}
 800621c:	2000061c 	.word	0x2000061c

08006220 <MFRC522_CS_SET>:

void MFRC522_CS_SET() {
 8006220:	b580      	push	{r7, lr}
 8006222:	af00      	add	r7, sp, #0
//	HAL_GPIO_WritePin(RFID1_CS_GPIO_Port, RFID1_CS_Pin, GPIO_PIN_SET);
	HAL_GPIO_WritePin(SPI_use_instance->CS_GPIO, SPI_use_instance->CS_PIN,
 8006224:	4b05      	ldr	r3, [pc, #20]	; (800623c <MFRC522_CS_SET+0x1c>)
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	6818      	ldr	r0, [r3, #0]
 800622a:	4b04      	ldr	r3, [pc, #16]	; (800623c <MFRC522_CS_SET+0x1c>)
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	889b      	ldrh	r3, [r3, #4]
 8006230:	2201      	movs	r2, #1
 8006232:	4619      	mov	r1, r3
 8006234:	f7fc f8aa 	bl	800238c <HAL_GPIO_WritePin>
			GPIO_PIN_SET);

}
 8006238:	bf00      	nop
 800623a:	bd80      	pop	{r7, pc}
 800623c:	2000061c 	.word	0x2000061c

08006240 <SPI1SendByte>:

uint8_t SPI1SendByte(uint8_t data) {
 8006240:	b580      	push	{r7, lr}
 8006242:	b086      	sub	sp, #24
 8006244:	af02      	add	r7, sp, #8
 8006246:	4603      	mov	r3, r0
 8006248:	71fb      	strb	r3, [r7, #7]
	unsigned char writeCommand[1];
	unsigned char readValue[1];

	writeCommand[0] = data;
 800624a:	79fb      	ldrb	r3, [r7, #7]
 800624c:	733b      	strb	r3, [r7, #12]
//	HAL_SPI_TransmitReceive(&hspi4, (uint8_t*) &writeCommand,
//			(uint8_t*) &readValue, 1, 10);
	HAL_SPI_TransmitReceive(&SPI_use_instance->SPI_RFID,
 800624e:	4b09      	ldr	r3, [pc, #36]	; (8006274 <SPI1SendByte+0x34>)
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f103 0010 	add.w	r0, r3, #16
 8006256:	f107 0208 	add.w	r2, r7, #8
 800625a:	f107 010c 	add.w	r1, r7, #12
 800625e:	230a      	movs	r3, #10
 8006260:	9300      	str	r3, [sp, #0]
 8006262:	2301      	movs	r3, #1
 8006264:	f7fc feb7 	bl	8002fd6 <HAL_SPI_TransmitReceive>
			(uint8_t*) &writeCommand, (uint8_t*) &readValue, 1, 10);
	return readValue[0];
 8006268:	7a3b      	ldrb	r3, [r7, #8]
}
 800626a:	4618      	mov	r0, r3
 800626c:	3710      	adds	r7, #16
 800626e:	46bd      	mov	sp, r7
 8006270:	bd80      	pop	{r7, pc}
 8006272:	bf00      	nop
 8006274:	2000061c 	.word	0x2000061c

08006278 <SPI1_WriteReg>:

void SPI1_WriteReg(uint8_t address, uint8_t value) {
 8006278:	b580      	push	{r7, lr}
 800627a:	b082      	sub	sp, #8
 800627c:	af00      	add	r7, sp, #0
 800627e:	4603      	mov	r3, r0
 8006280:	460a      	mov	r2, r1
 8006282:	71fb      	strb	r3, [r7, #7]
 8006284:	4613      	mov	r3, r2
 8006286:	71bb      	strb	r3, [r7, #6]
	MFRC522_CS_RESET();
 8006288:	f7ff ffba 	bl	8006200 <MFRC522_CS_RESET>
	SPI1SendByte(address);
 800628c:	79fb      	ldrb	r3, [r7, #7]
 800628e:	4618      	mov	r0, r3
 8006290:	f7ff ffd6 	bl	8006240 <SPI1SendByte>
	SPI1SendByte(value);
 8006294:	79bb      	ldrb	r3, [r7, #6]
 8006296:	4618      	mov	r0, r3
 8006298:	f7ff ffd2 	bl	8006240 <SPI1SendByte>
	MFRC522_CS_SET();
 800629c:	f7ff ffc0 	bl	8006220 <MFRC522_CS_SET>
}
 80062a0:	bf00      	nop
 80062a2:	3708      	adds	r7, #8
 80062a4:	46bd      	mov	sp, r7
 80062a6:	bd80      	pop	{r7, pc}

080062a8 <SPI1_ReadReg>:

uint8_t SPI1_ReadReg(uint8_t address) {
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b084      	sub	sp, #16
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	4603      	mov	r3, r0
 80062b0:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	MFRC522_CS_RESET();
 80062b2:	f7ff ffa5 	bl	8006200 <MFRC522_CS_RESET>
	SPI1SendByte(address);
 80062b6:	79fb      	ldrb	r3, [r7, #7]
 80062b8:	4618      	mov	r0, r3
 80062ba:	f7ff ffc1 	bl	8006240 <SPI1SendByte>
	val = SPI1SendByte(0x00);
 80062be:	2000      	movs	r0, #0
 80062c0:	f7ff ffbe 	bl	8006240 <SPI1SendByte>
 80062c4:	4603      	mov	r3, r0
 80062c6:	73fb      	strb	r3, [r7, #15]
	MFRC522_CS_SET();
 80062c8:	f7ff ffaa 	bl	8006220 <MFRC522_CS_SET>
	return val;
 80062cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80062ce:	4618      	mov	r0, r3
 80062d0:	3710      	adds	r7, #16
 80062d2:	46bd      	mov	sp, r7
 80062d4:	bd80      	pop	{r7, pc}

080062d6 <MFRC522_WriteRegister>:

void MFRC522_WriteRegister(uint8_t addr, uint8_t val) {
 80062d6:	b580      	push	{r7, lr}
 80062d8:	b082      	sub	sp, #8
 80062da:	af00      	add	r7, sp, #0
 80062dc:	4603      	mov	r3, r0
 80062de:	460a      	mov	r2, r1
 80062e0:	71fb      	strb	r3, [r7, #7]
 80062e2:	4613      	mov	r3, r2
 80062e4:	71bb      	strb	r3, [r7, #6]
	addr = (addr << 1) & 0x7E;						// Address format: 0XXXXXX0
 80062e6:	79fb      	ldrb	r3, [r7, #7]
 80062e8:	005b      	lsls	r3, r3, #1
 80062ea:	b2db      	uxtb	r3, r3
 80062ec:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 80062f0:	71fb      	strb	r3, [r7, #7]
	SPI1_WriteReg(addr, val);
 80062f2:	79ba      	ldrb	r2, [r7, #6]
 80062f4:	79fb      	ldrb	r3, [r7, #7]
 80062f6:	4611      	mov	r1, r2
 80062f8:	4618      	mov	r0, r3
 80062fa:	f7ff ffbd 	bl	8006278 <SPI1_WriteReg>
}
 80062fe:	bf00      	nop
 8006300:	3708      	adds	r7, #8
 8006302:	46bd      	mov	sp, r7
 8006304:	bd80      	pop	{r7, pc}

08006306 <MFRC522_ReadRegister>:

uint8_t MFRC522_ReadRegister(uint8_t addr) {
 8006306:	b580      	push	{r7, lr}
 8006308:	b084      	sub	sp, #16
 800630a:	af00      	add	r7, sp, #0
 800630c:	4603      	mov	r3, r0
 800630e:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	addr = ((addr << 1) & 0x7E) | 0x80;
 8006310:	79fb      	ldrb	r3, [r7, #7]
 8006312:	005b      	lsls	r3, r3, #1
 8006314:	b25b      	sxtb	r3, r3
 8006316:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 800631a:	b25b      	sxtb	r3, r3
 800631c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006320:	b25b      	sxtb	r3, r3
 8006322:	71fb      	strb	r3, [r7, #7]
	val = SPI1_ReadReg(addr);
 8006324:	79fb      	ldrb	r3, [r7, #7]
 8006326:	4618      	mov	r0, r3
 8006328:	f7ff ffbe 	bl	80062a8 <SPI1_ReadReg>
 800632c:	4603      	mov	r3, r0
 800632e:	73fb      	strb	r3, [r7, #15]
	return val;
 8006330:	7bfb      	ldrb	r3, [r7, #15]
}
 8006332:	4618      	mov	r0, r3
 8006334:	3710      	adds	r7, #16
 8006336:	46bd      	mov	sp, r7
 8006338:	bd80      	pop	{r7, pc}

0800633a <MFRC522_Check>:

uint8_t MFRC522_Check(uint8_t* id) {
 800633a:	b580      	push	{r7, lr}
 800633c:	b084      	sub	sp, #16
 800633e:	af00      	add	r7, sp, #0
 8006340:	6078      	str	r0, [r7, #4]
	uint8_t status;
	status = MFRC522_Request(PICC_REQIDL, id);	// Find cards, return card type
 8006342:	6879      	ldr	r1, [r7, #4]
 8006344:	2026      	movs	r0, #38	; 0x26
 8006346:	f000 f849 	bl	80063dc <MFRC522_Request>
 800634a:	4603      	mov	r3, r0
 800634c:	73fb      	strb	r3, [r7, #15]
	if (status == MI_OK)
 800634e:	7bfb      	ldrb	r3, [r7, #15]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d104      	bne.n	800635e <MFRC522_Check+0x24>
		status = MFRC522_Anticoll(id); // Card detected. Anti-collision, return card serial number 4 bytes
 8006354:	6878      	ldr	r0, [r7, #4]
 8006356:	f000 f935 	bl	80065c4 <MFRC522_Anticoll>
 800635a:	4603      	mov	r3, r0
 800635c:	73fb      	strb	r3, [r7, #15]
	MFRC522_Halt();								// Command card into hibernation
 800635e:	f000 f9f8 	bl	8006752 <MFRC522_Halt>
	return status;
 8006362:	7bfb      	ldrb	r3, [r7, #15]
}
 8006364:	4618      	mov	r0, r3
 8006366:	3710      	adds	r7, #16
 8006368:	46bd      	mov	sp, r7
 800636a:	bd80      	pop	{r7, pc}

0800636c <MFRC522_SetBitMask>:
			return MI_ERR;
	}
	return MI_OK;
}

void MFRC522_SetBitMask(uint8_t reg, uint8_t mask) {
 800636c:	b580      	push	{r7, lr}
 800636e:	b082      	sub	sp, #8
 8006370:	af00      	add	r7, sp, #0
 8006372:	4603      	mov	r3, r0
 8006374:	460a      	mov	r2, r1
 8006376:	71fb      	strb	r3, [r7, #7]
 8006378:	4613      	mov	r3, r2
 800637a:	71bb      	strb	r3, [r7, #6]
	MFRC522_WriteRegister(reg, MFRC522_ReadRegister(reg) | mask);
 800637c:	79fb      	ldrb	r3, [r7, #7]
 800637e:	4618      	mov	r0, r3
 8006380:	f7ff ffc1 	bl	8006306 <MFRC522_ReadRegister>
 8006384:	4603      	mov	r3, r0
 8006386:	461a      	mov	r2, r3
 8006388:	79bb      	ldrb	r3, [r7, #6]
 800638a:	4313      	orrs	r3, r2
 800638c:	b2da      	uxtb	r2, r3
 800638e:	79fb      	ldrb	r3, [r7, #7]
 8006390:	4611      	mov	r1, r2
 8006392:	4618      	mov	r0, r3
 8006394:	f7ff ff9f 	bl	80062d6 <MFRC522_WriteRegister>
}
 8006398:	bf00      	nop
 800639a:	3708      	adds	r7, #8
 800639c:	46bd      	mov	sp, r7
 800639e:	bd80      	pop	{r7, pc}

080063a0 <MFRC522_ClearBitMask>:

void MFRC522_ClearBitMask(uint8_t reg, uint8_t mask) {
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b082      	sub	sp, #8
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	4603      	mov	r3, r0
 80063a8:	460a      	mov	r2, r1
 80063aa:	71fb      	strb	r3, [r7, #7]
 80063ac:	4613      	mov	r3, r2
 80063ae:	71bb      	strb	r3, [r7, #6]
	MFRC522_WriteRegister(reg, MFRC522_ReadRegister(reg) & (~mask));
 80063b0:	79fb      	ldrb	r3, [r7, #7]
 80063b2:	4618      	mov	r0, r3
 80063b4:	f7ff ffa7 	bl	8006306 <MFRC522_ReadRegister>
 80063b8:	4603      	mov	r3, r0
 80063ba:	b25a      	sxtb	r2, r3
 80063bc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80063c0:	43db      	mvns	r3, r3
 80063c2:	b25b      	sxtb	r3, r3
 80063c4:	4013      	ands	r3, r2
 80063c6:	b25b      	sxtb	r3, r3
 80063c8:	b2da      	uxtb	r2, r3
 80063ca:	79fb      	ldrb	r3, [r7, #7]
 80063cc:	4611      	mov	r1, r2
 80063ce:	4618      	mov	r0, r3
 80063d0:	f7ff ff81 	bl	80062d6 <MFRC522_WriteRegister>
}
 80063d4:	bf00      	nop
 80063d6:	3708      	adds	r7, #8
 80063d8:	46bd      	mov	sp, r7
 80063da:	bd80      	pop	{r7, pc}

080063dc <MFRC522_Request>:

uint8_t MFRC522_Request(uint8_t reqMode, uint8_t* TagType) {
 80063dc:	b580      	push	{r7, lr}
 80063de:	b086      	sub	sp, #24
 80063e0:	af02      	add	r7, sp, #8
 80063e2:	4603      	mov	r3, r0
 80063e4:	6039      	str	r1, [r7, #0]
 80063e6:	71fb      	strb	r3, [r7, #7]
	uint8_t status;
	uint16_t backBits;								// The received data bits

	MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x07);// TxLastBists = BitFramingReg[2..0]
 80063e8:	2107      	movs	r1, #7
 80063ea:	200d      	movs	r0, #13
 80063ec:	f7ff ff73 	bl	80062d6 <MFRC522_WriteRegister>
	TagType[0] = reqMode;
 80063f0:	683b      	ldr	r3, [r7, #0]
 80063f2:	79fa      	ldrb	r2, [r7, #7]
 80063f4:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 80063f6:	f107 030c 	add.w	r3, r7, #12
 80063fa:	9300      	str	r3, [sp, #0]
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	2201      	movs	r2, #1
 8006400:	6839      	ldr	r1, [r7, #0]
 8006402:	200c      	movs	r0, #12
 8006404:	f000 f80f 	bl	8006426 <MFRC522_ToCard>
 8006408:	4603      	mov	r3, r0
 800640a:	73fb      	strb	r3, [r7, #15]
	if ((status != MI_OK) || (backBits != 0x10))
 800640c:	7bfb      	ldrb	r3, [r7, #15]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d102      	bne.n	8006418 <MFRC522_Request+0x3c>
 8006412:	89bb      	ldrh	r3, [r7, #12]
 8006414:	2b10      	cmp	r3, #16
 8006416:	d001      	beq.n	800641c <MFRC522_Request+0x40>
		status = MI_ERR;
 8006418:	2302      	movs	r3, #2
 800641a:	73fb      	strb	r3, [r7, #15]
	return status;
 800641c:	7bfb      	ldrb	r3, [r7, #15]
}
 800641e:	4618      	mov	r0, r3
 8006420:	3710      	adds	r7, #16
 8006422:	46bd      	mov	sp, r7
 8006424:	bd80      	pop	{r7, pc}

08006426 <MFRC522_ToCard>:

uint8_t MFRC522_ToCard(uint8_t command, uint8_t* sendData, uint8_t sendLen,
		uint8_t* backData, uint16_t* backLen) {
 8006426:	b590      	push	{r4, r7, lr}
 8006428:	b087      	sub	sp, #28
 800642a:	af00      	add	r7, sp, #0
 800642c:	60b9      	str	r1, [r7, #8]
 800642e:	607b      	str	r3, [r7, #4]
 8006430:	4603      	mov	r3, r0
 8006432:	73fb      	strb	r3, [r7, #15]
 8006434:	4613      	mov	r3, r2
 8006436:	73bb      	strb	r3, [r7, #14]
	uint8_t status = MI_ERR;
 8006438:	2302      	movs	r3, #2
 800643a:	75fb      	strb	r3, [r7, #23]
	uint8_t irqEn = 0x00;
 800643c:	2300      	movs	r3, #0
 800643e:	75bb      	strb	r3, [r7, #22]
	uint8_t waitIRq = 0x00;
 8006440:	2300      	movs	r3, #0
 8006442:	757b      	strb	r3, [r7, #21]
	uint8_t lastBits;
	uint8_t n;
	uint16_t i;

	switch (command) {
 8006444:	7bfb      	ldrb	r3, [r7, #15]
 8006446:	2b0c      	cmp	r3, #12
 8006448:	d007      	beq.n	800645a <MFRC522_ToCard+0x34>
 800644a:	2b0e      	cmp	r3, #14
 800644c:	d000      	beq.n	8006450 <MFRC522_ToCard+0x2a>
		irqEn = 0x77;
		waitIRq = 0x30;
		break;
	}
	default:
		break;
 800644e:	e009      	b.n	8006464 <MFRC522_ToCard+0x3e>
		irqEn = 0x12;
 8006450:	2312      	movs	r3, #18
 8006452:	75bb      	strb	r3, [r7, #22]
		waitIRq = 0x10;
 8006454:	2310      	movs	r3, #16
 8006456:	757b      	strb	r3, [r7, #21]
		break;
 8006458:	e004      	b.n	8006464 <MFRC522_ToCard+0x3e>
		irqEn = 0x77;
 800645a:	2377      	movs	r3, #119	; 0x77
 800645c:	75bb      	strb	r3, [r7, #22]
		waitIRq = 0x30;
 800645e:	2330      	movs	r3, #48	; 0x30
 8006460:	757b      	strb	r3, [r7, #21]
		break;
 8006462:	bf00      	nop
	}

	MFRC522_WriteRegister(MFRC522_REG_COMM_IE_N, irqEn | 0x80);
 8006464:	7dbb      	ldrb	r3, [r7, #22]
 8006466:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800646a:	b2db      	uxtb	r3, r3
 800646c:	4619      	mov	r1, r3
 800646e:	2002      	movs	r0, #2
 8006470:	f7ff ff31 	bl	80062d6 <MFRC522_WriteRegister>
	MFRC522_ClearBitMask(MFRC522_REG_COMM_IRQ, 0x80);
 8006474:	2180      	movs	r1, #128	; 0x80
 8006476:	2004      	movs	r0, #4
 8006478:	f7ff ff92 	bl	80063a0 <MFRC522_ClearBitMask>
	MFRC522_SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80);
 800647c:	2180      	movs	r1, #128	; 0x80
 800647e:	200a      	movs	r0, #10
 8006480:	f7ff ff74 	bl	800636c <MFRC522_SetBitMask>
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_IDLE);
 8006484:	2100      	movs	r1, #0
 8006486:	2001      	movs	r0, #1
 8006488:	f7ff ff25 	bl	80062d6 <MFRC522_WriteRegister>

	// Writing data to the FIFO
	for (i = 0; i < sendLen; i++)
 800648c:	2300      	movs	r3, #0
 800648e:	827b      	strh	r3, [r7, #18]
 8006490:	e00a      	b.n	80064a8 <MFRC522_ToCard+0x82>
		MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, sendData[i]);
 8006492:	8a7b      	ldrh	r3, [r7, #18]
 8006494:	68ba      	ldr	r2, [r7, #8]
 8006496:	4413      	add	r3, r2
 8006498:	781b      	ldrb	r3, [r3, #0]
 800649a:	4619      	mov	r1, r3
 800649c:	2009      	movs	r0, #9
 800649e:	f7ff ff1a 	bl	80062d6 <MFRC522_WriteRegister>
	for (i = 0; i < sendLen; i++)
 80064a2:	8a7b      	ldrh	r3, [r7, #18]
 80064a4:	3301      	adds	r3, #1
 80064a6:	827b      	strh	r3, [r7, #18]
 80064a8:	7bbb      	ldrb	r3, [r7, #14]
 80064aa:	b29b      	uxth	r3, r3
 80064ac:	8a7a      	ldrh	r2, [r7, #18]
 80064ae:	429a      	cmp	r2, r3
 80064b0:	d3ef      	bcc.n	8006492 <MFRC522_ToCard+0x6c>

	// Execute the command
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, command);
 80064b2:	7bfb      	ldrb	r3, [r7, #15]
 80064b4:	4619      	mov	r1, r3
 80064b6:	2001      	movs	r0, #1
 80064b8:	f7ff ff0d 	bl	80062d6 <MFRC522_WriteRegister>
	if (command == PCD_TRANSCEIVE)
 80064bc:	7bfb      	ldrb	r3, [r7, #15]
 80064be:	2b0c      	cmp	r3, #12
 80064c0:	d103      	bne.n	80064ca <MFRC522_ToCard+0xa4>
		MFRC522_SetBitMask(MFRC522_REG_BIT_FRAMING, 0x80);// StartSend=1,transmission of data starts
 80064c2:	2180      	movs	r1, #128	; 0x80
 80064c4:	200d      	movs	r0, #13
 80064c6:	f7ff ff51 	bl	800636c <MFRC522_SetBitMask>

	// Waiting to receive data to complete
	i = 2000; // i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms
 80064ca:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80064ce:	827b      	strh	r3, [r7, #18]
	do {
		// CommIrqReg[7..0]
		// Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
		n = MFRC522_ReadRegister(MFRC522_REG_COMM_IRQ);
 80064d0:	2004      	movs	r0, #4
 80064d2:	f7ff ff18 	bl	8006306 <MFRC522_ReadRegister>
 80064d6:	4603      	mov	r3, r0
 80064d8:	753b      	strb	r3, [r7, #20]
		i--;
 80064da:	8a7b      	ldrh	r3, [r7, #18]
 80064dc:	3b01      	subs	r3, #1
 80064de:	827b      	strh	r3, [r7, #18]
	} while ((i != 0) && !(n & 0x01) && !(n & waitIRq));
 80064e0:	8a7b      	ldrh	r3, [r7, #18]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d00a      	beq.n	80064fc <MFRC522_ToCard+0xd6>
 80064e6:	7d3b      	ldrb	r3, [r7, #20]
 80064e8:	f003 0301 	and.w	r3, r3, #1
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d105      	bne.n	80064fc <MFRC522_ToCard+0xd6>
 80064f0:	7d3a      	ldrb	r2, [r7, #20]
 80064f2:	7d7b      	ldrb	r3, [r7, #21]
 80064f4:	4013      	ands	r3, r2
 80064f6:	b2db      	uxtb	r3, r3
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d0e9      	beq.n	80064d0 <MFRC522_ToCard+0xaa>

	MFRC522_ClearBitMask(MFRC522_REG_BIT_FRAMING, 0x80);		// StartSend=0
 80064fc:	2180      	movs	r1, #128	; 0x80
 80064fe:	200d      	movs	r0, #13
 8006500:	f7ff ff4e 	bl	80063a0 <MFRC522_ClearBitMask>

	if (i != 0) {
 8006504:	8a7b      	ldrh	r3, [r7, #18]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d057      	beq.n	80065ba <MFRC522_ToCard+0x194>
		if (!(MFRC522_ReadRegister(MFRC522_REG_ERROR) & 0x1B)) {
 800650a:	2006      	movs	r0, #6
 800650c:	f7ff fefb 	bl	8006306 <MFRC522_ReadRegister>
 8006510:	4603      	mov	r3, r0
 8006512:	f003 031b 	and.w	r3, r3, #27
 8006516:	2b00      	cmp	r3, #0
 8006518:	d14d      	bne.n	80065b6 <MFRC522_ToCard+0x190>
			status = MI_OK;
 800651a:	2300      	movs	r3, #0
 800651c:	75fb      	strb	r3, [r7, #23]
			if (n & irqEn & 0x01)
 800651e:	7d3a      	ldrb	r2, [r7, #20]
 8006520:	7dbb      	ldrb	r3, [r7, #22]
 8006522:	4013      	ands	r3, r2
 8006524:	b2db      	uxtb	r3, r3
 8006526:	f003 0301 	and.w	r3, r3, #1
 800652a:	2b00      	cmp	r3, #0
 800652c:	d001      	beq.n	8006532 <MFRC522_ToCard+0x10c>
				status = MI_NOTAGERR;
 800652e:	2301      	movs	r3, #1
 8006530:	75fb      	strb	r3, [r7, #23]
			if (command == PCD_TRANSCEIVE) {
 8006532:	7bfb      	ldrb	r3, [r7, #15]
 8006534:	2b0c      	cmp	r3, #12
 8006536:	d140      	bne.n	80065ba <MFRC522_ToCard+0x194>
				n = MFRC522_ReadRegister(MFRC522_REG_FIFO_LEVEL);
 8006538:	200a      	movs	r0, #10
 800653a:	f7ff fee4 	bl	8006306 <MFRC522_ReadRegister>
 800653e:	4603      	mov	r3, r0
 8006540:	753b      	strb	r3, [r7, #20]
				lastBits = MFRC522_ReadRegister(MFRC522_REG_CONTROL) & 0x07;
 8006542:	200c      	movs	r0, #12
 8006544:	f7ff fedf 	bl	8006306 <MFRC522_ReadRegister>
 8006548:	4603      	mov	r3, r0
 800654a:	f003 0307 	and.w	r3, r3, #7
 800654e:	747b      	strb	r3, [r7, #17]
				if (lastBits)
 8006550:	7c7b      	ldrb	r3, [r7, #17]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d00b      	beq.n	800656e <MFRC522_ToCard+0x148>
					*backLen = (n - 1) * 8 + lastBits;
 8006556:	7d3b      	ldrb	r3, [r7, #20]
 8006558:	3b01      	subs	r3, #1
 800655a:	b29b      	uxth	r3, r3
 800655c:	00db      	lsls	r3, r3, #3
 800655e:	b29a      	uxth	r2, r3
 8006560:	7c7b      	ldrb	r3, [r7, #17]
 8006562:	b29b      	uxth	r3, r3
 8006564:	4413      	add	r3, r2
 8006566:	b29a      	uxth	r2, r3
 8006568:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800656a:	801a      	strh	r2, [r3, #0]
 800656c:	e005      	b.n	800657a <MFRC522_ToCard+0x154>
				else
					*backLen = n * 8;
 800656e:	7d3b      	ldrb	r3, [r7, #20]
 8006570:	b29b      	uxth	r3, r3
 8006572:	00db      	lsls	r3, r3, #3
 8006574:	b29a      	uxth	r2, r3
 8006576:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006578:	801a      	strh	r2, [r3, #0]
				if (n == 0)
 800657a:	7d3b      	ldrb	r3, [r7, #20]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d101      	bne.n	8006584 <MFRC522_ToCard+0x15e>
					n = 1;
 8006580:	2301      	movs	r3, #1
 8006582:	753b      	strb	r3, [r7, #20]
				if (n > MFRC522_MAX_LEN)
 8006584:	7d3b      	ldrb	r3, [r7, #20]
 8006586:	2b10      	cmp	r3, #16
 8006588:	d901      	bls.n	800658e <MFRC522_ToCard+0x168>
					n = MFRC522_MAX_LEN;
 800658a:	2310      	movs	r3, #16
 800658c:	753b      	strb	r3, [r7, #20]
				for (i = 0; i < n; i++)
 800658e:	2300      	movs	r3, #0
 8006590:	827b      	strh	r3, [r7, #18]
 8006592:	e00a      	b.n	80065aa <MFRC522_ToCard+0x184>
					backData[i] = MFRC522_ReadRegister(MFRC522_REG_FIFO_DATA);// Reading the received data in FIFO
 8006594:	8a7b      	ldrh	r3, [r7, #18]
 8006596:	687a      	ldr	r2, [r7, #4]
 8006598:	18d4      	adds	r4, r2, r3
 800659a:	2009      	movs	r0, #9
 800659c:	f7ff feb3 	bl	8006306 <MFRC522_ReadRegister>
 80065a0:	4603      	mov	r3, r0
 80065a2:	7023      	strb	r3, [r4, #0]
				for (i = 0; i < n; i++)
 80065a4:	8a7b      	ldrh	r3, [r7, #18]
 80065a6:	3301      	adds	r3, #1
 80065a8:	827b      	strh	r3, [r7, #18]
 80065aa:	7d3b      	ldrb	r3, [r7, #20]
 80065ac:	b29b      	uxth	r3, r3
 80065ae:	8a7a      	ldrh	r2, [r7, #18]
 80065b0:	429a      	cmp	r2, r3
 80065b2:	d3ef      	bcc.n	8006594 <MFRC522_ToCard+0x16e>
 80065b4:	e001      	b.n	80065ba <MFRC522_ToCard+0x194>
			}
		} else
			status = MI_ERR;
 80065b6:	2302      	movs	r3, #2
 80065b8:	75fb      	strb	r3, [r7, #23]
	}
	return status;
 80065ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80065bc:	4618      	mov	r0, r3
 80065be:	371c      	adds	r7, #28
 80065c0:	46bd      	mov	sp, r7
 80065c2:	bd90      	pop	{r4, r7, pc}

080065c4 <MFRC522_Anticoll>:

uint8_t MFRC522_Anticoll(uint8_t* serNum) {
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b086      	sub	sp, #24
 80065c8:	af02      	add	r7, sp, #8
 80065ca:	6078      	str	r0, [r7, #4]
	uint8_t status;
	uint8_t i;
	uint8_t serNumCheck = 0;
 80065cc:	2300      	movs	r3, #0
 80065ce:	737b      	strb	r3, [r7, #13]
	uint16_t unLen;

	MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x00);// TxLastBists=BitFramingReg[2..0]
 80065d0:	2100      	movs	r1, #0
 80065d2:	200d      	movs	r0, #13
 80065d4:	f7ff fe7f 	bl	80062d6 <MFRC522_WriteRegister>
	serNum[0] = PICC_ANTICOLL;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2293      	movs	r2, #147	; 0x93
 80065dc:	701a      	strb	r2, [r3, #0]
	serNum[1] = 0x20;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	3301      	adds	r3, #1
 80065e2:	2220      	movs	r2, #32
 80065e4:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 80065e6:	f107 030a 	add.w	r3, r7, #10
 80065ea:	9300      	str	r3, [sp, #0]
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2202      	movs	r2, #2
 80065f0:	6879      	ldr	r1, [r7, #4]
 80065f2:	200c      	movs	r0, #12
 80065f4:	f7ff ff17 	bl	8006426 <MFRC522_ToCard>
 80065f8:	4603      	mov	r3, r0
 80065fa:	73fb      	strb	r3, [r7, #15]
	if (status == MI_OK) {
 80065fc:	7bfb      	ldrb	r3, [r7, #15]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d118      	bne.n	8006634 <MFRC522_Anticoll+0x70>
		// Check card serial number
		for (i = 0; i < 4; i++)
 8006602:	2300      	movs	r3, #0
 8006604:	73bb      	strb	r3, [r7, #14]
 8006606:	e009      	b.n	800661c <MFRC522_Anticoll+0x58>
			serNumCheck ^= serNum[i];
 8006608:	7bbb      	ldrb	r3, [r7, #14]
 800660a:	687a      	ldr	r2, [r7, #4]
 800660c:	4413      	add	r3, r2
 800660e:	781a      	ldrb	r2, [r3, #0]
 8006610:	7b7b      	ldrb	r3, [r7, #13]
 8006612:	4053      	eors	r3, r2
 8006614:	737b      	strb	r3, [r7, #13]
		for (i = 0; i < 4; i++)
 8006616:	7bbb      	ldrb	r3, [r7, #14]
 8006618:	3301      	adds	r3, #1
 800661a:	73bb      	strb	r3, [r7, #14]
 800661c:	7bbb      	ldrb	r3, [r7, #14]
 800661e:	2b03      	cmp	r3, #3
 8006620:	d9f2      	bls.n	8006608 <MFRC522_Anticoll+0x44>
		if (serNumCheck != serNum[i])
 8006622:	7bbb      	ldrb	r3, [r7, #14]
 8006624:	687a      	ldr	r2, [r7, #4]
 8006626:	4413      	add	r3, r2
 8006628:	781b      	ldrb	r3, [r3, #0]
 800662a:	7b7a      	ldrb	r2, [r7, #13]
 800662c:	429a      	cmp	r2, r3
 800662e:	d001      	beq.n	8006634 <MFRC522_Anticoll+0x70>
			status = MI_ERR;
 8006630:	2302      	movs	r3, #2
 8006632:	73fb      	strb	r3, [r7, #15]
	}
	return status;
 8006634:	7bfb      	ldrb	r3, [r7, #15]
}
 8006636:	4618      	mov	r0, r3
 8006638:	3710      	adds	r7, #16
 800663a:	46bd      	mov	sp, r7
 800663c:	bd80      	pop	{r7, pc}

0800663e <MFRC522_CalculateCRC>:

void MFRC522_CalculateCRC(uint8_t* pIndata, uint8_t len, uint8_t* pOutData) {
 800663e:	b590      	push	{r4, r7, lr}
 8006640:	b087      	sub	sp, #28
 8006642:	af00      	add	r7, sp, #0
 8006644:	60f8      	str	r0, [r7, #12]
 8006646:	460b      	mov	r3, r1
 8006648:	607a      	str	r2, [r7, #4]
 800664a:	72fb      	strb	r3, [r7, #11]
	uint8_t i, n;

	MFRC522_ClearBitMask(MFRC522_REG_DIV_IRQ, 0x04);			// CRCIrq = 0
 800664c:	2104      	movs	r1, #4
 800664e:	2005      	movs	r0, #5
 8006650:	f7ff fea6 	bl	80063a0 <MFRC522_ClearBitMask>
	MFRC522_SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80);// Clear the FIFO pointer
 8006654:	2180      	movs	r1, #128	; 0x80
 8006656:	200a      	movs	r0, #10
 8006658:	f7ff fe88 	bl	800636c <MFRC522_SetBitMask>
	// Write_MFRC522(CommandReg, PCD_IDLE);

	// Writing data to the FIFO
	for (i = 0; i < len; i++)
 800665c:	2300      	movs	r3, #0
 800665e:	75fb      	strb	r3, [r7, #23]
 8006660:	e00a      	b.n	8006678 <MFRC522_CalculateCRC+0x3a>
		MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, *(pIndata + i));
 8006662:	7dfb      	ldrb	r3, [r7, #23]
 8006664:	68fa      	ldr	r2, [r7, #12]
 8006666:	4413      	add	r3, r2
 8006668:	781b      	ldrb	r3, [r3, #0]
 800666a:	4619      	mov	r1, r3
 800666c:	2009      	movs	r0, #9
 800666e:	f7ff fe32 	bl	80062d6 <MFRC522_WriteRegister>
	for (i = 0; i < len; i++)
 8006672:	7dfb      	ldrb	r3, [r7, #23]
 8006674:	3301      	adds	r3, #1
 8006676:	75fb      	strb	r3, [r7, #23]
 8006678:	7dfa      	ldrb	r2, [r7, #23]
 800667a:	7afb      	ldrb	r3, [r7, #11]
 800667c:	429a      	cmp	r2, r3
 800667e:	d3f0      	bcc.n	8006662 <MFRC522_CalculateCRC+0x24>
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_CALCCRC);
 8006680:	2103      	movs	r1, #3
 8006682:	2001      	movs	r0, #1
 8006684:	f7ff fe27 	bl	80062d6 <MFRC522_WriteRegister>

	// Wait CRC calculation is complete
	i = 0xFF;
 8006688:	23ff      	movs	r3, #255	; 0xff
 800668a:	75fb      	strb	r3, [r7, #23]
	do {
		n = MFRC522_ReadRegister(MFRC522_REG_DIV_IRQ);
 800668c:	2005      	movs	r0, #5
 800668e:	f7ff fe3a 	bl	8006306 <MFRC522_ReadRegister>
 8006692:	4603      	mov	r3, r0
 8006694:	75bb      	strb	r3, [r7, #22]
		i--;
 8006696:	7dfb      	ldrb	r3, [r7, #23]
 8006698:	3b01      	subs	r3, #1
 800669a:	75fb      	strb	r3, [r7, #23]
	} while ((i != 0) && !(n & 0x04));							// CRCIrq = 1
 800669c:	7dfb      	ldrb	r3, [r7, #23]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d004      	beq.n	80066ac <MFRC522_CalculateCRC+0x6e>
 80066a2:	7dbb      	ldrb	r3, [r7, #22]
 80066a4:	f003 0304 	and.w	r3, r3, #4
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d0ef      	beq.n	800668c <MFRC522_CalculateCRC+0x4e>

	// Read CRC calculation result
	pOutData[0] = MFRC522_ReadRegister(MFRC522_REG_CRC_RESULT_L);
 80066ac:	2022      	movs	r0, #34	; 0x22
 80066ae:	f7ff fe2a 	bl	8006306 <MFRC522_ReadRegister>
 80066b2:	4603      	mov	r3, r0
 80066b4:	461a      	mov	r2, r3
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	701a      	strb	r2, [r3, #0]
	pOutData[1] = MFRC522_ReadRegister(MFRC522_REG_CRC_RESULT_M);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	1c5c      	adds	r4, r3, #1
 80066be:	2021      	movs	r0, #33	; 0x21
 80066c0:	f7ff fe21 	bl	8006306 <MFRC522_ReadRegister>
 80066c4:	4603      	mov	r3, r0
 80066c6:	7023      	strb	r3, [r4, #0]
}
 80066c8:	bf00      	nop
 80066ca:	371c      	adds	r7, #28
 80066cc:	46bd      	mov	sp, r7
 80066ce:	bd90      	pop	{r4, r7, pc}

080066d0 <MFRC522_Init>:
			status = MI_ERR;
	}
	return status;
}

void MFRC522_Init(void) {
 80066d0:	b580      	push	{r7, lr}
 80066d2:	af00      	add	r7, sp, #0
	MFRC522_Reset();
 80066d4:	f000 f820 	bl	8006718 <MFRC522_Reset>
	MFRC522_WriteRegister(MFRC522_REG_T_MODE, 0x8D);
 80066d8:	218d      	movs	r1, #141	; 0x8d
 80066da:	202a      	movs	r0, #42	; 0x2a
 80066dc:	f7ff fdfb 	bl	80062d6 <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_T_PRESCALER, 0x3E);
 80066e0:	213e      	movs	r1, #62	; 0x3e
 80066e2:	202b      	movs	r0, #43	; 0x2b
 80066e4:	f7ff fdf7 	bl	80062d6 <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_T_RELOAD_L, 30);
 80066e8:	211e      	movs	r1, #30
 80066ea:	202d      	movs	r0, #45	; 0x2d
 80066ec:	f7ff fdf3 	bl	80062d6 <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_T_RELOAD_H, 0);
 80066f0:	2100      	movs	r1, #0
 80066f2:	202c      	movs	r0, #44	; 0x2c
 80066f4:	f7ff fdef 	bl	80062d6 <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_RF_CFG, 0x70);
 80066f8:	2170      	movs	r1, #112	; 0x70
 80066fa:	2026      	movs	r0, #38	; 0x26
 80066fc:	f7ff fdeb 	bl	80062d6 <MFRC522_WriteRegister>
	// 48dB gain
	MFRC522_WriteRegister(MFRC522_REG_TX_AUTO, 0x40);
 8006700:	2140      	movs	r1, #64	; 0x40
 8006702:	2015      	movs	r0, #21
 8006704:	f7ff fde7 	bl	80062d6 <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_MODE, 0x3D);
 8006708:	213d      	movs	r1, #61	; 0x3d
 800670a:	2011      	movs	r0, #17
 800670c:	f7ff fde3 	bl	80062d6 <MFRC522_WriteRegister>
	MFRC522_AntennaOn();									// Open the antenna
 8006710:	f000 f80a 	bl	8006728 <MFRC522_AntennaOn>
}
 8006714:	bf00      	nop
 8006716:	bd80      	pop	{r7, pc}

08006718 <MFRC522_Reset>:

void MFRC522_Reset(void) {
 8006718:	b580      	push	{r7, lr}
 800671a:	af00      	add	r7, sp, #0
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_RESETPHASE);
 800671c:	210f      	movs	r1, #15
 800671e:	2001      	movs	r0, #1
 8006720:	f7ff fdd9 	bl	80062d6 <MFRC522_WriteRegister>
}
 8006724:	bf00      	nop
 8006726:	bd80      	pop	{r7, pc}

08006728 <MFRC522_AntennaOn>:

void MFRC522_AntennaOn(void) {
 8006728:	b580      	push	{r7, lr}
 800672a:	b082      	sub	sp, #8
 800672c:	af00      	add	r7, sp, #0
	uint8_t temp;

	temp = MFRC522_ReadRegister(MFRC522_REG_TX_CONTROL);
 800672e:	2014      	movs	r0, #20
 8006730:	f7ff fde9 	bl	8006306 <MFRC522_ReadRegister>
 8006734:	4603      	mov	r3, r0
 8006736:	71fb      	strb	r3, [r7, #7]
	if (!(temp & 0x03))
 8006738:	79fb      	ldrb	r3, [r7, #7]
 800673a:	f003 0303 	and.w	r3, r3, #3
 800673e:	2b00      	cmp	r3, #0
 8006740:	d103      	bne.n	800674a <MFRC522_AntennaOn+0x22>
		MFRC522_SetBitMask(MFRC522_REG_TX_CONTROL, 0x03);
 8006742:	2103      	movs	r1, #3
 8006744:	2014      	movs	r0, #20
 8006746:	f7ff fe11 	bl	800636c <MFRC522_SetBitMask>
}
 800674a:	bf00      	nop
 800674c:	3708      	adds	r7, #8
 800674e:	46bd      	mov	sp, r7
 8006750:	bd80      	pop	{r7, pc}

08006752 <MFRC522_Halt>:

void MFRC522_AntennaOff(void) {
	MFRC522_ClearBitMask(MFRC522_REG_TX_CONTROL, 0x03);
}

void MFRC522_Halt(void) {
 8006752:	b580      	push	{r7, lr}
 8006754:	b084      	sub	sp, #16
 8006756:	af02      	add	r7, sp, #8
	uint16_t unLen;
	uint8_t buff[4];

	buff[0] = PICC_HALT;
 8006758:	2350      	movs	r3, #80	; 0x50
 800675a:	703b      	strb	r3, [r7, #0]
	buff[1] = 0;
 800675c:	2300      	movs	r3, #0
 800675e:	707b      	strb	r3, [r7, #1]
	MFRC522_CalculateCRC(buff, 2, &buff[2]);
 8006760:	463b      	mov	r3, r7
 8006762:	1c9a      	adds	r2, r3, #2
 8006764:	463b      	mov	r3, r7
 8006766:	2102      	movs	r1, #2
 8006768:	4618      	mov	r0, r3
 800676a:	f7ff ff68 	bl	800663e <MFRC522_CalculateCRC>
	MFRC522_ToCard(PCD_TRANSCEIVE, buff, 4, buff, &unLen);
 800676e:	463a      	mov	r2, r7
 8006770:	4639      	mov	r1, r7
 8006772:	1dbb      	adds	r3, r7, #6
 8006774:	9300      	str	r3, [sp, #0]
 8006776:	4613      	mov	r3, r2
 8006778:	2204      	movs	r2, #4
 800677a:	200c      	movs	r0, #12
 800677c:	f7ff fe53 	bl	8006426 <MFRC522_ToCard>
}
 8006780:	bf00      	nop
 8006782:	3708      	adds	r7, #8
 8006784:	46bd      	mov	sp, r7
 8006786:	bd80      	pop	{r7, pc}

08006788 <ssd1306_write_byte>:
 * @param chCmd:
 *                           0: Writes to the command register
 *                           1: Writes to the display data ram
 * @retval None
 **/
static void ssd1306_write_byte(uint8_t chData, uint8_t chCmd) {
 8006788:	b580      	push	{r7, lr}
 800678a:	b082      	sub	sp, #8
 800678c:	af00      	add	r7, sp, #0
 800678e:	4603      	mov	r3, r0
 8006790:	460a      	mov	r2, r1
 8006792:	71fb      	strb	r3, [r7, #7]
 8006794:	4613      	mov	r3, r2
 8006796:	71bb      	strb	r3, [r7, #6]
#ifdef INTERFACE_4WIRE_SPI

	SSD1306_CS_CLR();
 8006798:	f000 fb08 	bl	8006dac <SSD1306_CS_CLR>

	if (chCmd) {
 800679c:	79bb      	ldrb	r3, [r7, #6]
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d002      	beq.n	80067a8 <ssd1306_write_byte+0x20>
		SSD1306_DC_SET();
 80067a2:	f000 fb1b 	bl	8006ddc <SSD1306_DC_SET>
 80067a6:	e001      	b.n	80067ac <ssd1306_write_byte+0x24>
	} else {
		SSD1306_DC_CLR();
 80067a8:	f000 fb24 	bl	8006df4 <SSD1306_DC_CLR>
	}
	SSD1306_WRITE_BYTE(chData);
 80067ac:	79fb      	ldrb	r3, [r7, #7]
 80067ae:	4618      	mov	r0, r3
 80067b0:	f000 fb2c 	bl	8006e0c <SSD1306_WRITE_BYTE>

	SSD1306_DC_SET();
 80067b4:	f000 fb12 	bl	8006ddc <SSD1306_DC_SET>
	SSD1306_CS_SET();
 80067b8:	f000 faec 	bl	8006d94 <SSD1306_CS_SET>
	iic_wait_for_ack();

	iic_stop();

#endif
}
 80067bc:	bf00      	nop
 80067be:	3708      	adds	r7, #8
 80067c0:	46bd      	mov	sp, r7
 80067c2:	bd80      	pop	{r7, pc}

080067c4 <ssd1306_refresh_gram>:
 * @param  None
 *
 * @retval  None
 **/

void ssd1306_refresh_gram(void) {
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b082      	sub	sp, #8
 80067c8:	af00      	add	r7, sp, #0
	uint8_t i, j;

	for (i = 0; i < 8; i++) {
 80067ca:	2300      	movs	r3, #0
 80067cc:	71fb      	strb	r3, [r7, #7]
 80067ce:	e026      	b.n	800681e <ssd1306_refresh_gram+0x5a>
		ssd1306_write_byte(0xB0 + i, SSD1306_CMD);
 80067d0:	79fb      	ldrb	r3, [r7, #7]
 80067d2:	3b50      	subs	r3, #80	; 0x50
 80067d4:	b2db      	uxtb	r3, r3
 80067d6:	2100      	movs	r1, #0
 80067d8:	4618      	mov	r0, r3
 80067da:	f7ff ffd5 	bl	8006788 <ssd1306_write_byte>
		__SET_COL_START_ADDR()
 80067de:	2100      	movs	r1, #0
 80067e0:	2002      	movs	r0, #2
 80067e2:	f7ff ffd1 	bl	8006788 <ssd1306_write_byte>
 80067e6:	2100      	movs	r1, #0
 80067e8:	2010      	movs	r0, #16
 80067ea:	f7ff ffcd 	bl	8006788 <ssd1306_write_byte>
		;
		for (j = 0; j < 128; j++) {
 80067ee:	2300      	movs	r3, #0
 80067f0:	71bb      	strb	r3, [r7, #6]
 80067f2:	e00d      	b.n	8006810 <ssd1306_refresh_gram+0x4c>
			ssd1306_write_byte(s_chDispalyBuffer[j][i], SSD1306_DAT);
 80067f4:	79ba      	ldrb	r2, [r7, #6]
 80067f6:	79fb      	ldrb	r3, [r7, #7]
 80067f8:	490c      	ldr	r1, [pc, #48]	; (800682c <ssd1306_refresh_gram+0x68>)
 80067fa:	00d2      	lsls	r2, r2, #3
 80067fc:	440a      	add	r2, r1
 80067fe:	4413      	add	r3, r2
 8006800:	781b      	ldrb	r3, [r3, #0]
 8006802:	2101      	movs	r1, #1
 8006804:	4618      	mov	r0, r3
 8006806:	f7ff ffbf 	bl	8006788 <ssd1306_write_byte>
		for (j = 0; j < 128; j++) {
 800680a:	79bb      	ldrb	r3, [r7, #6]
 800680c:	3301      	adds	r3, #1
 800680e:	71bb      	strb	r3, [r7, #6]
 8006810:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8006814:	2b00      	cmp	r3, #0
 8006816:	daed      	bge.n	80067f4 <ssd1306_refresh_gram+0x30>
	for (i = 0; i < 8; i++) {
 8006818:	79fb      	ldrb	r3, [r7, #7]
 800681a:	3301      	adds	r3, #1
 800681c:	71fb      	strb	r3, [r7, #7]
 800681e:	79fb      	ldrb	r3, [r7, #7]
 8006820:	2b07      	cmp	r3, #7
 8006822:	d9d5      	bls.n	80067d0 <ssd1306_refresh_gram+0xc>
		}
	}
}
 8006824:	bf00      	nop
 8006826:	3708      	adds	r7, #8
 8006828:	46bd      	mov	sp, r7
 800682a:	bd80      	pop	{r7, pc}
 800682c:	200000b4 	.word	0x200000b4

08006830 <ssd1306_clear_screen>:
 * @param  None
 *
 * @retval  None
 **/

void ssd1306_clear_screen(uint8_t chFill) {
 8006830:	b580      	push	{r7, lr}
 8006832:	b084      	sub	sp, #16
 8006834:	af00      	add	r7, sp, #0
 8006836:	4603      	mov	r3, r0
 8006838:	71fb      	strb	r3, [r7, #7]
	uint8_t i, j;

	for (i = 0; i < 8; i++) {
 800683a:	2300      	movs	r3, #0
 800683c:	73fb      	strb	r3, [r7, #15]
 800683e:	e023      	b.n	8006888 <ssd1306_clear_screen+0x58>
		ssd1306_write_byte(0xB0 + i, SSD1306_CMD);
 8006840:	7bfb      	ldrb	r3, [r7, #15]
 8006842:	3b50      	subs	r3, #80	; 0x50
 8006844:	b2db      	uxtb	r3, r3
 8006846:	2100      	movs	r1, #0
 8006848:	4618      	mov	r0, r3
 800684a:	f7ff ff9d 	bl	8006788 <ssd1306_write_byte>
		__SET_COL_START_ADDR()
 800684e:	2100      	movs	r1, #0
 8006850:	2002      	movs	r0, #2
 8006852:	f7ff ff99 	bl	8006788 <ssd1306_write_byte>
 8006856:	2100      	movs	r1, #0
 8006858:	2010      	movs	r0, #16
 800685a:	f7ff ff95 	bl	8006788 <ssd1306_write_byte>
		;
		for (j = 0; j < 128; j++) {
 800685e:	2300      	movs	r3, #0
 8006860:	73bb      	strb	r3, [r7, #14]
 8006862:	e00a      	b.n	800687a <ssd1306_clear_screen+0x4a>
			s_chDispalyBuffer[j][i] = chFill;
 8006864:	7bba      	ldrb	r2, [r7, #14]
 8006866:	7bfb      	ldrb	r3, [r7, #15]
 8006868:	490c      	ldr	r1, [pc, #48]	; (800689c <ssd1306_clear_screen+0x6c>)
 800686a:	00d2      	lsls	r2, r2, #3
 800686c:	440a      	add	r2, r1
 800686e:	4413      	add	r3, r2
 8006870:	79fa      	ldrb	r2, [r7, #7]
 8006872:	701a      	strb	r2, [r3, #0]
		for (j = 0; j < 128; j++) {
 8006874:	7bbb      	ldrb	r3, [r7, #14]
 8006876:	3301      	adds	r3, #1
 8006878:	73bb      	strb	r3, [r7, #14]
 800687a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800687e:	2b00      	cmp	r3, #0
 8006880:	daf0      	bge.n	8006864 <ssd1306_clear_screen+0x34>
	for (i = 0; i < 8; i++) {
 8006882:	7bfb      	ldrb	r3, [r7, #15]
 8006884:	3301      	adds	r3, #1
 8006886:	73fb      	strb	r3, [r7, #15]
 8006888:	7bfb      	ldrb	r3, [r7, #15]
 800688a:	2b07      	cmp	r3, #7
 800688c:	d9d8      	bls.n	8006840 <ssd1306_clear_screen+0x10>
		}
	}

	ssd1306_refresh_gram();
 800688e:	f7ff ff99 	bl	80067c4 <ssd1306_refresh_gram>
}
 8006892:	bf00      	nop
 8006894:	3710      	adds	r7, #16
 8006896:	46bd      	mov	sp, r7
 8006898:	bd80      	pop	{r7, pc}
 800689a:	bf00      	nop
 800689c:	200000b4 	.word	0x200000b4

080068a0 <ssd1306_draw_point>:
 * @param  chPoint: 0: the point turns off    1: the piont turns on
 *
 * @retval None
 **/

void ssd1306_draw_point(uint8_t chXpos, uint8_t chYpos, uint8_t chPoint) {
 80068a0:	b490      	push	{r4, r7}
 80068a2:	b084      	sub	sp, #16
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	4603      	mov	r3, r0
 80068a8:	71fb      	strb	r3, [r7, #7]
 80068aa:	460b      	mov	r3, r1
 80068ac:	71bb      	strb	r3, [r7, #6]
 80068ae:	4613      	mov	r3, r2
 80068b0:	717b      	strb	r3, [r7, #5]
	uint8_t chPos, chBx, chTemp = 0;
 80068b2:	2300      	movs	r3, #0
 80068b4:	73fb      	strb	r3, [r7, #15]

	if (chXpos > 127 || chYpos > 63) {
 80068b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	db41      	blt.n	8006942 <ssd1306_draw_point+0xa2>
 80068be:	79bb      	ldrb	r3, [r7, #6]
 80068c0:	2b3f      	cmp	r3, #63	; 0x3f
 80068c2:	d83e      	bhi.n	8006942 <ssd1306_draw_point+0xa2>
		return;
	}
	chPos = 7 - chYpos / 8; // 
 80068c4:	79bb      	ldrb	r3, [r7, #6]
 80068c6:	08db      	lsrs	r3, r3, #3
 80068c8:	b2db      	uxtb	r3, r3
 80068ca:	f1c3 0307 	rsb	r3, r3, #7
 80068ce:	73bb      	strb	r3, [r7, #14]
	chBx = chYpos % 8;
 80068d0:	79bb      	ldrb	r3, [r7, #6]
 80068d2:	f003 0307 	and.w	r3, r3, #7
 80068d6:	737b      	strb	r3, [r7, #13]
	chTemp = 1 << (7 - chBx);
 80068d8:	7b7b      	ldrb	r3, [r7, #13]
 80068da:	f1c3 0307 	rsb	r3, r3, #7
 80068de:	2201      	movs	r2, #1
 80068e0:	fa02 f303 	lsl.w	r3, r2, r3
 80068e4:	73fb      	strb	r3, [r7, #15]

	if (chPoint) {
 80068e6:	797b      	ldrb	r3, [r7, #5]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d012      	beq.n	8006912 <ssd1306_draw_point+0x72>
		s_chDispalyBuffer[chXpos][chPos] |= chTemp;
 80068ec:	79fa      	ldrb	r2, [r7, #7]
 80068ee:	7bbb      	ldrb	r3, [r7, #14]
 80068f0:	79f8      	ldrb	r0, [r7, #7]
 80068f2:	7bb9      	ldrb	r1, [r7, #14]
 80068f4:	4c15      	ldr	r4, [pc, #84]	; (800694c <ssd1306_draw_point+0xac>)
 80068f6:	00c0      	lsls	r0, r0, #3
 80068f8:	4420      	add	r0, r4
 80068fa:	4401      	add	r1, r0
 80068fc:	7808      	ldrb	r0, [r1, #0]
 80068fe:	7bf9      	ldrb	r1, [r7, #15]
 8006900:	4301      	orrs	r1, r0
 8006902:	b2c8      	uxtb	r0, r1
 8006904:	4911      	ldr	r1, [pc, #68]	; (800694c <ssd1306_draw_point+0xac>)
 8006906:	00d2      	lsls	r2, r2, #3
 8006908:	440a      	add	r2, r1
 800690a:	4413      	add	r3, r2
 800690c:	4602      	mov	r2, r0
 800690e:	701a      	strb	r2, [r3, #0]
 8006910:	e018      	b.n	8006944 <ssd1306_draw_point+0xa4>

	} else {
		s_chDispalyBuffer[chXpos][chPos] &= ~chTemp;
 8006912:	79fa      	ldrb	r2, [r7, #7]
 8006914:	7bbb      	ldrb	r3, [r7, #14]
 8006916:	79f8      	ldrb	r0, [r7, #7]
 8006918:	7bb9      	ldrb	r1, [r7, #14]
 800691a:	4c0c      	ldr	r4, [pc, #48]	; (800694c <ssd1306_draw_point+0xac>)
 800691c:	00c0      	lsls	r0, r0, #3
 800691e:	4420      	add	r0, r4
 8006920:	4401      	add	r1, r0
 8006922:	7809      	ldrb	r1, [r1, #0]
 8006924:	b248      	sxtb	r0, r1
 8006926:	f997 100f 	ldrsb.w	r1, [r7, #15]
 800692a:	43c9      	mvns	r1, r1
 800692c:	b249      	sxtb	r1, r1
 800692e:	4001      	ands	r1, r0
 8006930:	b249      	sxtb	r1, r1
 8006932:	b2c8      	uxtb	r0, r1
 8006934:	4905      	ldr	r1, [pc, #20]	; (800694c <ssd1306_draw_point+0xac>)
 8006936:	00d2      	lsls	r2, r2, #3
 8006938:	440a      	add	r2, r1
 800693a:	4413      	add	r3, r2
 800693c:	4602      	mov	r2, r0
 800693e:	701a      	strb	r2, [r3, #0]
 8006940:	e000      	b.n	8006944 <ssd1306_draw_point+0xa4>
		return;
 8006942:	bf00      	nop
	}
}
 8006944:	3710      	adds	r7, #16
 8006946:	46bd      	mov	sp, r7
 8006948:	bc90      	pop	{r4, r7}
 800694a:	4770      	bx	lr
 800694c:	200000b4 	.word	0x200000b4

08006950 <ssd1306_display_char>:
 * @param  chSize:
 * @param  chMode
 * @retval
 **/
void ssd1306_display_char(uint8_t chXpos, uint8_t chYpos, uint8_t chChr,
		uint8_t chSize, uint8_t chMode) {
 8006950:	b590      	push	{r4, r7, lr}
 8006952:	b085      	sub	sp, #20
 8006954:	af00      	add	r7, sp, #0
 8006956:	4604      	mov	r4, r0
 8006958:	4608      	mov	r0, r1
 800695a:	4611      	mov	r1, r2
 800695c:	461a      	mov	r2, r3
 800695e:	4623      	mov	r3, r4
 8006960:	71fb      	strb	r3, [r7, #7]
 8006962:	4603      	mov	r3, r0
 8006964:	71bb      	strb	r3, [r7, #6]
 8006966:	460b      	mov	r3, r1
 8006968:	717b      	strb	r3, [r7, #5]
 800696a:	4613      	mov	r3, r2
 800696c:	713b      	strb	r3, [r7, #4]
	uint8_t i, j;
	uint8_t chTemp, chYpos0 = chYpos;
 800696e:	79bb      	ldrb	r3, [r7, #6]
 8006970:	733b      	strb	r3, [r7, #12]

	chChr = chChr - ' ';
 8006972:	797b      	ldrb	r3, [r7, #5]
 8006974:	3b20      	subs	r3, #32
 8006976:	717b      	strb	r3, [r7, #5]
	for (i = 0; i < chSize; i++) {
 8006978:	2300      	movs	r3, #0
 800697a:	73fb      	strb	r3, [r7, #15]
 800697c:	e064      	b.n	8006a48 <ssd1306_display_char+0xf8>
		if (chSize == 12) {
 800697e:	793b      	ldrb	r3, [r7, #4]
 8006980:	2b0c      	cmp	r3, #12
 8006982:	d11c      	bne.n	80069be <ssd1306_display_char+0x6e>
			if (chMode) {
 8006984:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006988:	2b00      	cmp	r3, #0
 800698a:	d00b      	beq.n	80069a4 <ssd1306_display_char+0x54>
				chTemp = c_chFont1206[chChr][i];
 800698c:	797a      	ldrb	r2, [r7, #5]
 800698e:	7bf9      	ldrb	r1, [r7, #15]
 8006990:	4831      	ldr	r0, [pc, #196]	; (8006a58 <ssd1306_display_char+0x108>)
 8006992:	4613      	mov	r3, r2
 8006994:	005b      	lsls	r3, r3, #1
 8006996:	4413      	add	r3, r2
 8006998:	009b      	lsls	r3, r3, #2
 800699a:	4403      	add	r3, r0
 800699c:	440b      	add	r3, r1
 800699e:	781b      	ldrb	r3, [r3, #0]
 80069a0:	737b      	strb	r3, [r7, #13]
 80069a2:	e022      	b.n	80069ea <ssd1306_display_char+0x9a>
			} else {
				chTemp = ~c_chFont1206[chChr][i];
 80069a4:	797a      	ldrb	r2, [r7, #5]
 80069a6:	7bf9      	ldrb	r1, [r7, #15]
 80069a8:	482b      	ldr	r0, [pc, #172]	; (8006a58 <ssd1306_display_char+0x108>)
 80069aa:	4613      	mov	r3, r2
 80069ac:	005b      	lsls	r3, r3, #1
 80069ae:	4413      	add	r3, r2
 80069b0:	009b      	lsls	r3, r3, #2
 80069b2:	4403      	add	r3, r0
 80069b4:	440b      	add	r3, r1
 80069b6:	781b      	ldrb	r3, [r3, #0]
 80069b8:	43db      	mvns	r3, r3
 80069ba:	737b      	strb	r3, [r7, #13]
 80069bc:	e015      	b.n	80069ea <ssd1306_display_char+0x9a>
			}
		} else {
			if (chMode) {
 80069be:	f897 3020 	ldrb.w	r3, [r7, #32]
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d008      	beq.n	80069d8 <ssd1306_display_char+0x88>
				chTemp = c_chFont1608[chChr][i];
 80069c6:	797a      	ldrb	r2, [r7, #5]
 80069c8:	7bfb      	ldrb	r3, [r7, #15]
 80069ca:	4924      	ldr	r1, [pc, #144]	; (8006a5c <ssd1306_display_char+0x10c>)
 80069cc:	0112      	lsls	r2, r2, #4
 80069ce:	440a      	add	r2, r1
 80069d0:	4413      	add	r3, r2
 80069d2:	781b      	ldrb	r3, [r3, #0]
 80069d4:	737b      	strb	r3, [r7, #13]
 80069d6:	e008      	b.n	80069ea <ssd1306_display_char+0x9a>
			} else {
				chTemp = ~c_chFont1608[chChr][i];
 80069d8:	797a      	ldrb	r2, [r7, #5]
 80069da:	7bfb      	ldrb	r3, [r7, #15]
 80069dc:	491f      	ldr	r1, [pc, #124]	; (8006a5c <ssd1306_display_char+0x10c>)
 80069de:	0112      	lsls	r2, r2, #4
 80069e0:	440a      	add	r2, r1
 80069e2:	4413      	add	r3, r2
 80069e4:	781b      	ldrb	r3, [r3, #0]
 80069e6:	43db      	mvns	r3, r3
 80069e8:	737b      	strb	r3, [r7, #13]
			}
		}

		for (j = 0; j < 8; j++) {
 80069ea:	2300      	movs	r3, #0
 80069ec:	73bb      	strb	r3, [r7, #14]
 80069ee:	e025      	b.n	8006a3c <ssd1306_display_char+0xec>
			if (chTemp & 0x80) {
 80069f0:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	da06      	bge.n	8006a06 <ssd1306_display_char+0xb6>
				ssd1306_draw_point(chXpos, chYpos, 1);
 80069f8:	79b9      	ldrb	r1, [r7, #6]
 80069fa:	79fb      	ldrb	r3, [r7, #7]
 80069fc:	2201      	movs	r2, #1
 80069fe:	4618      	mov	r0, r3
 8006a00:	f7ff ff4e 	bl	80068a0 <ssd1306_draw_point>
 8006a04:	e005      	b.n	8006a12 <ssd1306_display_char+0xc2>
			} else {
				ssd1306_draw_point(chXpos, chYpos, 0);
 8006a06:	79b9      	ldrb	r1, [r7, #6]
 8006a08:	79fb      	ldrb	r3, [r7, #7]
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	f7ff ff47 	bl	80068a0 <ssd1306_draw_point>
			}
			chTemp <<= 1;
 8006a12:	7b7b      	ldrb	r3, [r7, #13]
 8006a14:	005b      	lsls	r3, r3, #1
 8006a16:	737b      	strb	r3, [r7, #13]
			chYpos++;
 8006a18:	79bb      	ldrb	r3, [r7, #6]
 8006a1a:	3301      	adds	r3, #1
 8006a1c:	71bb      	strb	r3, [r7, #6]

			if ((chYpos - chYpos0) == chSize) {
 8006a1e:	79ba      	ldrb	r2, [r7, #6]
 8006a20:	7b3b      	ldrb	r3, [r7, #12]
 8006a22:	1ad2      	subs	r2, r2, r3
 8006a24:	793b      	ldrb	r3, [r7, #4]
 8006a26:	429a      	cmp	r2, r3
 8006a28:	d105      	bne.n	8006a36 <ssd1306_display_char+0xe6>
				chYpos = chYpos0;
 8006a2a:	7b3b      	ldrb	r3, [r7, #12]
 8006a2c:	71bb      	strb	r3, [r7, #6]
				chXpos++;
 8006a2e:	79fb      	ldrb	r3, [r7, #7]
 8006a30:	3301      	adds	r3, #1
 8006a32:	71fb      	strb	r3, [r7, #7]
				break;
 8006a34:	e005      	b.n	8006a42 <ssd1306_display_char+0xf2>
		for (j = 0; j < 8; j++) {
 8006a36:	7bbb      	ldrb	r3, [r7, #14]
 8006a38:	3301      	adds	r3, #1
 8006a3a:	73bb      	strb	r3, [r7, #14]
 8006a3c:	7bbb      	ldrb	r3, [r7, #14]
 8006a3e:	2b07      	cmp	r3, #7
 8006a40:	d9d6      	bls.n	80069f0 <ssd1306_display_char+0xa0>
	for (i = 0; i < chSize; i++) {
 8006a42:	7bfb      	ldrb	r3, [r7, #15]
 8006a44:	3301      	adds	r3, #1
 8006a46:	73fb      	strb	r3, [r7, #15]
 8006a48:	7bfa      	ldrb	r2, [r7, #15]
 8006a4a:	793b      	ldrb	r3, [r7, #4]
 8006a4c:	429a      	cmp	r2, r3
 8006a4e:	d396      	bcc.n	800697e <ssd1306_display_char+0x2e>
			}
		}
	}
}
 8006a50:	bf00      	nop
 8006a52:	3714      	adds	r7, #20
 8006a54:	46bd      	mov	sp, r7
 8006a56:	bd90      	pop	{r4, r7, pc}
 8006a58:	0800bffc 	.word	0x0800bffc
 8006a5c:	0800c470 	.word	0x0800c470

08006a60 <pow>:
static uint32_t pow(uint8_t m, uint8_t n) {
 8006a60:	b480      	push	{r7}
 8006a62:	b085      	sub	sp, #20
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	4603      	mov	r3, r0
 8006a68:	460a      	mov	r2, r1
 8006a6a:	71fb      	strb	r3, [r7, #7]
 8006a6c:	4613      	mov	r3, r2
 8006a6e:	71bb      	strb	r3, [r7, #6]
	uint32_t result = 1;
 8006a70:	2301      	movs	r3, #1
 8006a72:	60fb      	str	r3, [r7, #12]
	while (n--)
 8006a74:	e004      	b.n	8006a80 <pow+0x20>
		result *= m;
 8006a76:	79fa      	ldrb	r2, [r7, #7]
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	fb02 f303 	mul.w	r3, r2, r3
 8006a7e:	60fb      	str	r3, [r7, #12]
	while (n--)
 8006a80:	79bb      	ldrb	r3, [r7, #6]
 8006a82:	1e5a      	subs	r2, r3, #1
 8006a84:	71ba      	strb	r2, [r7, #6]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d1f5      	bne.n	8006a76 <pow+0x16>
	return result;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
}
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	3714      	adds	r7, #20
 8006a90:	46bd      	mov	sp, r7
 8006a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a96:	4770      	bx	lr

08006a98 <ssd1306_display_num>:

void ssd1306_display_num(uint8_t chXpos, uint8_t chYpos, uint32_t chNum,
		uint8_t chLen, uint8_t chSize) {
 8006a98:	b590      	push	{r4, r7, lr}
 8006a9a:	b087      	sub	sp, #28
 8006a9c:	af02      	add	r7, sp, #8
 8006a9e:	603a      	str	r2, [r7, #0]
 8006aa0:	461a      	mov	r2, r3
 8006aa2:	4603      	mov	r3, r0
 8006aa4:	71fb      	strb	r3, [r7, #7]
 8006aa6:	460b      	mov	r3, r1
 8006aa8:	71bb      	strb	r3, [r7, #6]
 8006aaa:	4613      	mov	r3, r2
 8006aac:	717b      	strb	r3, [r7, #5]
	uint8_t i;
	uint8_t chTemp, chShow = 0;
 8006aae:	2300      	movs	r3, #0
 8006ab0:	73bb      	strb	r3, [r7, #14]

	for (i = 0; i < chLen; i++) {
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	73fb      	strb	r3, [r7, #15]
 8006ab6:	e053      	b.n	8006b60 <ssd1306_display_num+0xc8>
		chTemp = (chNum / pow(10, chLen - i - 1)) % 10;
 8006ab8:	797a      	ldrb	r2, [r7, #5]
 8006aba:	7bfb      	ldrb	r3, [r7, #15]
 8006abc:	1ad3      	subs	r3, r2, r3
 8006abe:	b2db      	uxtb	r3, r3
 8006ac0:	3b01      	subs	r3, #1
 8006ac2:	b2db      	uxtb	r3, r3
 8006ac4:	4619      	mov	r1, r3
 8006ac6:	200a      	movs	r0, #10
 8006ac8:	f7ff ffca 	bl	8006a60 <pow>
 8006acc:	4602      	mov	r2, r0
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	fbb3 f1f2 	udiv	r1, r3, r2
 8006ad4:	4b26      	ldr	r3, [pc, #152]	; (8006b70 <ssd1306_display_num+0xd8>)
 8006ad6:	fba3 2301 	umull	r2, r3, r3, r1
 8006ada:	08da      	lsrs	r2, r3, #3
 8006adc:	4613      	mov	r3, r2
 8006ade:	009b      	lsls	r3, r3, #2
 8006ae0:	4413      	add	r3, r2
 8006ae2:	005b      	lsls	r3, r3, #1
 8006ae4:	1aca      	subs	r2, r1, r3
 8006ae6:	4613      	mov	r3, r2
 8006ae8:	737b      	strb	r3, [r7, #13]
		if (chShow == 0 && i < (chLen - 1)) {
 8006aea:	7bbb      	ldrb	r3, [r7, #14]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d11e      	bne.n	8006b2e <ssd1306_display_num+0x96>
 8006af0:	7bfa      	ldrb	r2, [r7, #15]
 8006af2:	797b      	ldrb	r3, [r7, #5]
 8006af4:	3b01      	subs	r3, #1
 8006af6:	429a      	cmp	r2, r3
 8006af8:	da19      	bge.n	8006b2e <ssd1306_display_num+0x96>
			if (chTemp == 0) {
 8006afa:	7b7b      	ldrb	r3, [r7, #13]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d114      	bne.n	8006b2a <ssd1306_display_num+0x92>
				ssd1306_display_char(chXpos + (chSize / 2) * i, chYpos, ' ',
 8006b00:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006b04:	085b      	lsrs	r3, r3, #1
 8006b06:	b2da      	uxtb	r2, r3
 8006b08:	7bfb      	ldrb	r3, [r7, #15]
 8006b0a:	fb12 f303 	smulbb	r3, r2, r3
 8006b0e:	b2da      	uxtb	r2, r3
 8006b10:	79fb      	ldrb	r3, [r7, #7]
 8006b12:	4413      	add	r3, r2
 8006b14:	b2d8      	uxtb	r0, r3
 8006b16:	f897 2020 	ldrb.w	r2, [r7, #32]
 8006b1a:	79b9      	ldrb	r1, [r7, #6]
 8006b1c:	2301      	movs	r3, #1
 8006b1e:	9300      	str	r3, [sp, #0]
 8006b20:	4613      	mov	r3, r2
 8006b22:	2220      	movs	r2, #32
 8006b24:	f7ff ff14 	bl	8006950 <ssd1306_display_char>
						chSize, 1);
				continue;
 8006b28:	e017      	b.n	8006b5a <ssd1306_display_num+0xc2>
			} else {
				chShow = 1;
 8006b2a:	2301      	movs	r3, #1
 8006b2c:	73bb      	strb	r3, [r7, #14]
			}
		}
		ssd1306_display_char(chXpos + (chSize / 2) * i, chYpos, chTemp + '0',
 8006b2e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006b32:	085b      	lsrs	r3, r3, #1
 8006b34:	b2da      	uxtb	r2, r3
 8006b36:	7bfb      	ldrb	r3, [r7, #15]
 8006b38:	fb12 f303 	smulbb	r3, r2, r3
 8006b3c:	b2da      	uxtb	r2, r3
 8006b3e:	79fb      	ldrb	r3, [r7, #7]
 8006b40:	4413      	add	r3, r2
 8006b42:	b2d8      	uxtb	r0, r3
 8006b44:	7b7b      	ldrb	r3, [r7, #13]
 8006b46:	3330      	adds	r3, #48	; 0x30
 8006b48:	b2da      	uxtb	r2, r3
 8006b4a:	f897 4020 	ldrb.w	r4, [r7, #32]
 8006b4e:	79b9      	ldrb	r1, [r7, #6]
 8006b50:	2301      	movs	r3, #1
 8006b52:	9300      	str	r3, [sp, #0]
 8006b54:	4623      	mov	r3, r4
 8006b56:	f7ff fefb 	bl	8006950 <ssd1306_display_char>
	for (i = 0; i < chLen; i++) {
 8006b5a:	7bfb      	ldrb	r3, [r7, #15]
 8006b5c:	3301      	adds	r3, #1
 8006b5e:	73fb      	strb	r3, [r7, #15]
 8006b60:	7bfa      	ldrb	r2, [r7, #15]
 8006b62:	797b      	ldrb	r3, [r7, #5]
 8006b64:	429a      	cmp	r2, r3
 8006b66:	d3a7      	bcc.n	8006ab8 <ssd1306_display_num+0x20>
				chSize, 1);
	}
}
 8006b68:	bf00      	nop
 8006b6a:	3714      	adds	r7, #20
 8006b6c:	46bd      	mov	sp, r7
 8006b6e:	bd90      	pop	{r4, r7, pc}
 8006b70:	cccccccd 	.word	0xcccccccd

08006b74 <ssd1306_display_string>:
 * @param  pchString: Pointer to a string to display on the screen
 *
 * @retval  None
 **/
void ssd1306_display_string(uint8_t chXpos, uint8_t chYpos,
		const uint8_t *pchString, uint8_t chSize, uint8_t chMode) {
 8006b74:	b590      	push	{r4, r7, lr}
 8006b76:	b085      	sub	sp, #20
 8006b78:	af02      	add	r7, sp, #8
 8006b7a:	603a      	str	r2, [r7, #0]
 8006b7c:	461a      	mov	r2, r3
 8006b7e:	4603      	mov	r3, r0
 8006b80:	71fb      	strb	r3, [r7, #7]
 8006b82:	460b      	mov	r3, r1
 8006b84:	71bb      	strb	r3, [r7, #6]
 8006b86:	4613      	mov	r3, r2
 8006b88:	717b      	strb	r3, [r7, #5]
	while (*pchString != '\0') {
 8006b8a:	e02d      	b.n	8006be8 <ssd1306_display_string+0x74>
		if (chXpos > (SSD1306_WIDTH - chSize / 2)) {
 8006b8c:	79fa      	ldrb	r2, [r7, #7]
 8006b8e:	797b      	ldrb	r3, [r7, #5]
 8006b90:	085b      	lsrs	r3, r3, #1
 8006b92:	b2db      	uxtb	r3, r3
 8006b94:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8006b98:	429a      	cmp	r2, r3
 8006b9a:	dd12      	ble.n	8006bc2 <ssd1306_display_string+0x4e>
			chXpos = 0;
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	71fb      	strb	r3, [r7, #7]
			chYpos += chSize;
 8006ba0:	79ba      	ldrb	r2, [r7, #6]
 8006ba2:	797b      	ldrb	r3, [r7, #5]
 8006ba4:	4413      	add	r3, r2
 8006ba6:	71bb      	strb	r3, [r7, #6]
			if (chYpos > (SSD1306_HEIGHT - chSize)) {
 8006ba8:	79ba      	ldrb	r2, [r7, #6]
 8006baa:	797b      	ldrb	r3, [r7, #5]
 8006bac:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8006bb0:	429a      	cmp	r2, r3
 8006bb2:	dd06      	ble.n	8006bc2 <ssd1306_display_string+0x4e>
				chYpos = chXpos = 0;
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	71fb      	strb	r3, [r7, #7]
 8006bb8:	79fb      	ldrb	r3, [r7, #7]
 8006bba:	71bb      	strb	r3, [r7, #6]
				ssd1306_clear_screen(0x00);
 8006bbc:	2000      	movs	r0, #0
 8006bbe:	f7ff fe37 	bl	8006830 <ssd1306_clear_screen>
			}
		}

		ssd1306_display_char(chXpos, chYpos, *pchString, chSize, chMode);
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	781a      	ldrb	r2, [r3, #0]
 8006bc6:	797c      	ldrb	r4, [r7, #5]
 8006bc8:	79b9      	ldrb	r1, [r7, #6]
 8006bca:	79f8      	ldrb	r0, [r7, #7]
 8006bcc:	7e3b      	ldrb	r3, [r7, #24]
 8006bce:	9300      	str	r3, [sp, #0]
 8006bd0:	4623      	mov	r3, r4
 8006bd2:	f7ff febd 	bl	8006950 <ssd1306_display_char>
		chXpos += chSize / 2;
 8006bd6:	797b      	ldrb	r3, [r7, #5]
 8006bd8:	085b      	lsrs	r3, r3, #1
 8006bda:	b2da      	uxtb	r2, r3
 8006bdc:	79fb      	ldrb	r3, [r7, #7]
 8006bde:	4413      	add	r3, r2
 8006be0:	71fb      	strb	r3, [r7, #7]
		pchString++;
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	3301      	adds	r3, #1
 8006be6:	603b      	str	r3, [r7, #0]
	while (*pchString != '\0') {
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	781b      	ldrb	r3, [r3, #0]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d1cd      	bne.n	8006b8c <ssd1306_display_string+0x18>
	}
}
 8006bf0:	bf00      	nop
 8006bf2:	370c      	adds	r7, #12
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	bd90      	pop	{r4, r7, pc}

08006bf8 <ssd1306_draw_bitmap>:
		}
	}
}

void ssd1306_draw_bitmap(uint8_t chXpos, uint8_t chYpos, const uint8_t *pchBmp,
		uint8_t chWidth, uint8_t chHeight) {
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	b084      	sub	sp, #16
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	603a      	str	r2, [r7, #0]
 8006c00:	461a      	mov	r2, r3
 8006c02:	4603      	mov	r3, r0
 8006c04:	71fb      	strb	r3, [r7, #7]
 8006c06:	460b      	mov	r3, r1
 8006c08:	71bb      	strb	r3, [r7, #6]
 8006c0a:	4613      	mov	r3, r2
 8006c0c:	717b      	strb	r3, [r7, #5]
	uint16_t i, j, byteWidth = (chWidth + 7) / 8;
 8006c0e:	797b      	ldrb	r3, [r7, #5]
 8006c10:	3307      	adds	r3, #7
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	da00      	bge.n	8006c18 <ssd1306_draw_bitmap+0x20>
 8006c16:	3307      	adds	r3, #7
 8006c18:	10db      	asrs	r3, r3, #3
 8006c1a:	817b      	strh	r3, [r7, #10]

	for (j = 0; j < chHeight; j++) {
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	81bb      	strh	r3, [r7, #12]
 8006c20:	e031      	b.n	8006c86 <ssd1306_draw_bitmap+0x8e>
		for (i = 0; i < chWidth; i++) {
 8006c22:	2300      	movs	r3, #0
 8006c24:	81fb      	strh	r3, [r7, #14]
 8006c26:	e026      	b.n	8006c76 <ssd1306_draw_bitmap+0x7e>
			if (*(pchBmp + j * byteWidth + i / 8) & (128 >> (i & 7))) {
 8006c28:	89bb      	ldrh	r3, [r7, #12]
 8006c2a:	897a      	ldrh	r2, [r7, #10]
 8006c2c:	fb02 f303 	mul.w	r3, r2, r3
 8006c30:	461a      	mov	r2, r3
 8006c32:	89fb      	ldrh	r3, [r7, #14]
 8006c34:	08db      	lsrs	r3, r3, #3
 8006c36:	b29b      	uxth	r3, r3
 8006c38:	4413      	add	r3, r2
 8006c3a:	683a      	ldr	r2, [r7, #0]
 8006c3c:	4413      	add	r3, r2
 8006c3e:	781b      	ldrb	r3, [r3, #0]
 8006c40:	4619      	mov	r1, r3
 8006c42:	89fb      	ldrh	r3, [r7, #14]
 8006c44:	f003 0307 	and.w	r3, r3, #7
 8006c48:	2280      	movs	r2, #128	; 0x80
 8006c4a:	fa42 f303 	asr.w	r3, r2, r3
 8006c4e:	400b      	ands	r3, r1
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d00d      	beq.n	8006c70 <ssd1306_draw_bitmap+0x78>
				ssd1306_draw_point(chXpos + i, chYpos + j, 1);
 8006c54:	89fb      	ldrh	r3, [r7, #14]
 8006c56:	b2da      	uxtb	r2, r3
 8006c58:	79fb      	ldrb	r3, [r7, #7]
 8006c5a:	4413      	add	r3, r2
 8006c5c:	b2d8      	uxtb	r0, r3
 8006c5e:	89bb      	ldrh	r3, [r7, #12]
 8006c60:	b2da      	uxtb	r2, r3
 8006c62:	79bb      	ldrb	r3, [r7, #6]
 8006c64:	4413      	add	r3, r2
 8006c66:	b2db      	uxtb	r3, r3
 8006c68:	2201      	movs	r2, #1
 8006c6a:	4619      	mov	r1, r3
 8006c6c:	f7ff fe18 	bl	80068a0 <ssd1306_draw_point>
		for (i = 0; i < chWidth; i++) {
 8006c70:	89fb      	ldrh	r3, [r7, #14]
 8006c72:	3301      	adds	r3, #1
 8006c74:	81fb      	strh	r3, [r7, #14]
 8006c76:	797b      	ldrb	r3, [r7, #5]
 8006c78:	b29b      	uxth	r3, r3
 8006c7a:	89fa      	ldrh	r2, [r7, #14]
 8006c7c:	429a      	cmp	r2, r3
 8006c7e:	d3d3      	bcc.n	8006c28 <ssd1306_draw_bitmap+0x30>
	for (j = 0; j < chHeight; j++) {
 8006c80:	89bb      	ldrh	r3, [r7, #12]
 8006c82:	3301      	adds	r3, #1
 8006c84:	81bb      	strh	r3, [r7, #12]
 8006c86:	7e3b      	ldrb	r3, [r7, #24]
 8006c88:	b29b      	uxth	r3, r3
 8006c8a:	89ba      	ldrh	r2, [r7, #12]
 8006c8c:	429a      	cmp	r2, r3
 8006c8e:	d3c8      	bcc.n	8006c22 <ssd1306_draw_bitmap+0x2a>
			}
		}
	}
}
 8006c90:	bf00      	nop
 8006c92:	3710      	adds	r7, #16
 8006c94:	46bd      	mov	sp, r7
 8006c96:	bd80      	pop	{r7, pc}

08006c98 <ssd1306_init>:
 *
 * @param  None
 *
 * @retval None
 **/
void ssd1306_init(void) {
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	af00      	add	r7, sp, #0

#ifdef INTERFACE_4WIRE_SPI	  
	SSD1306_CS_SET();   //CS set
 8006c9c:	f000 f87a 	bl	8006d94 <SSD1306_CS_SET>
	SSD1306_DC_CLR();   //D/C reset
 8006ca0:	f000 f8a8 	bl	8006df4 <SSD1306_DC_CLR>
	SSD1306_RES_SET();  //RES set
 8006ca4:	f000 f88e 	bl	8006dc4 <SSD1306_RES_SET>
	SSD1306_DC_CLR();//D/C reset
	SSD1306_RES_SET();//RES set

#endif

	ssd1306_write_byte(0xAE, SSD1306_CMD);  //--turn off oled panel
 8006ca8:	2100      	movs	r1, #0
 8006caa:	20ae      	movs	r0, #174	; 0xae
 8006cac:	f7ff fd6c 	bl	8006788 <ssd1306_write_byte>
	ssd1306_write_byte(0x00, SSD1306_CMD);  //---set low column address
 8006cb0:	2100      	movs	r1, #0
 8006cb2:	2000      	movs	r0, #0
 8006cb4:	f7ff fd68 	bl	8006788 <ssd1306_write_byte>
	ssd1306_write_byte(0x10, SSD1306_CMD);  //---set high column address
 8006cb8:	2100      	movs	r1, #0
 8006cba:	2010      	movs	r0, #16
 8006cbc:	f7ff fd64 	bl	8006788 <ssd1306_write_byte>
	ssd1306_write_byte(0x40, SSD1306_CMD); //--set start line address  Set Mapping RAM Display Start Line (0x00~0x3F)
 8006cc0:	2100      	movs	r1, #0
 8006cc2:	2040      	movs	r0, #64	; 0x40
 8006cc4:	f7ff fd60 	bl	8006788 <ssd1306_write_byte>
	ssd1306_write_byte(0x81, SSD1306_CMD);  //--set contrast control register
 8006cc8:	2100      	movs	r1, #0
 8006cca:	2081      	movs	r0, #129	; 0x81
 8006ccc:	f7ff fd5c 	bl	8006788 <ssd1306_write_byte>
	ssd1306_write_byte(0xCF, SSD1306_CMD);  // Set SEG Output Current Brightness
 8006cd0:	2100      	movs	r1, #0
 8006cd2:	20cf      	movs	r0, #207	; 0xcf
 8006cd4:	f7ff fd58 	bl	8006788 <ssd1306_write_byte>
	ssd1306_write_byte(0xA1, SSD1306_CMD);  //--Set SEG/Column Mapping
 8006cd8:	2100      	movs	r1, #0
 8006cda:	20a1      	movs	r0, #161	; 0xa1
 8006cdc:	f7ff fd54 	bl	8006788 <ssd1306_write_byte>
	ssd1306_write_byte(0xC0, SSD1306_CMD);  //Set COM/Row Scan Direction
 8006ce0:	2100      	movs	r1, #0
 8006ce2:	20c0      	movs	r0, #192	; 0xc0
 8006ce4:	f7ff fd50 	bl	8006788 <ssd1306_write_byte>
	ssd1306_write_byte(0xA6, SSD1306_CMD);  //--set normal display
 8006ce8:	2100      	movs	r1, #0
 8006cea:	20a6      	movs	r0, #166	; 0xa6
 8006cec:	f7ff fd4c 	bl	8006788 <ssd1306_write_byte>
	ssd1306_write_byte(0xA8, SSD1306_CMD);  //--set multiplex ratio(1 to 64)
 8006cf0:	2100      	movs	r1, #0
 8006cf2:	20a8      	movs	r0, #168	; 0xa8
 8006cf4:	f7ff fd48 	bl	8006788 <ssd1306_write_byte>
	ssd1306_write_byte(0x3f, SSD1306_CMD);  //--1/64 duty
 8006cf8:	2100      	movs	r1, #0
 8006cfa:	203f      	movs	r0, #63	; 0x3f
 8006cfc:	f7ff fd44 	bl	8006788 <ssd1306_write_byte>
	ssd1306_write_byte(0xD3, SSD1306_CMD); //-set display offset	Shift Mapping RAM Counter (0x00~0x3F)
 8006d00:	2100      	movs	r1, #0
 8006d02:	20d3      	movs	r0, #211	; 0xd3
 8006d04:	f7ff fd40 	bl	8006788 <ssd1306_write_byte>
	ssd1306_write_byte(0x00, SSD1306_CMD);  //-not offset
 8006d08:	2100      	movs	r1, #0
 8006d0a:	2000      	movs	r0, #0
 8006d0c:	f7ff fd3c 	bl	8006788 <ssd1306_write_byte>
	ssd1306_write_byte(0xd5, SSD1306_CMD); //--set display clock divide ratio/oscillator frequency
 8006d10:	2100      	movs	r1, #0
 8006d12:	20d5      	movs	r0, #213	; 0xd5
 8006d14:	f7ff fd38 	bl	8006788 <ssd1306_write_byte>
	ssd1306_write_byte(0x80, SSD1306_CMD); //--set divide ratio, Set Clock as 100 Frames/Sec
 8006d18:	2100      	movs	r1, #0
 8006d1a:	2080      	movs	r0, #128	; 0x80
 8006d1c:	f7ff fd34 	bl	8006788 <ssd1306_write_byte>
	ssd1306_write_byte(0xD9, SSD1306_CMD);  //--set pre-charge period
 8006d20:	2100      	movs	r1, #0
 8006d22:	20d9      	movs	r0, #217	; 0xd9
 8006d24:	f7ff fd30 	bl	8006788 <ssd1306_write_byte>
	ssd1306_write_byte(0xF1, SSD1306_CMD); //Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
 8006d28:	2100      	movs	r1, #0
 8006d2a:	20f1      	movs	r0, #241	; 0xf1
 8006d2c:	f7ff fd2c 	bl	8006788 <ssd1306_write_byte>
	ssd1306_write_byte(0xDA, SSD1306_CMD); //--set com pins hardware configuration
 8006d30:	2100      	movs	r1, #0
 8006d32:	20da      	movs	r0, #218	; 0xda
 8006d34:	f7ff fd28 	bl	8006788 <ssd1306_write_byte>
	ssd1306_write_byte(0x12, SSD1306_CMD);
 8006d38:	2100      	movs	r1, #0
 8006d3a:	2012      	movs	r0, #18
 8006d3c:	f7ff fd24 	bl	8006788 <ssd1306_write_byte>
	ssd1306_write_byte(0xDB, SSD1306_CMD);  //--set vcomh
 8006d40:	2100      	movs	r1, #0
 8006d42:	20db      	movs	r0, #219	; 0xdb
 8006d44:	f7ff fd20 	bl	8006788 <ssd1306_write_byte>
	ssd1306_write_byte(0x40, SSD1306_CMD);  //Set VCOM Deselect Level
 8006d48:	2100      	movs	r1, #0
 8006d4a:	2040      	movs	r0, #64	; 0x40
 8006d4c:	f7ff fd1c 	bl	8006788 <ssd1306_write_byte>
	ssd1306_write_byte(0x20, SSD1306_CMD); //-Set Page Addressing Mode (0x00/0x01/0x02)
 8006d50:	2100      	movs	r1, #0
 8006d52:	2020      	movs	r0, #32
 8006d54:	f7ff fd18 	bl	8006788 <ssd1306_write_byte>
//	ssd1306_write_byte(0x02, SSD1306_CMD);  //
	ssd1306_write_byte(0x00, SSD1306_CMD);
 8006d58:	2100      	movs	r1, #0
 8006d5a:	2000      	movs	r0, #0
 8006d5c:	f7ff fd14 	bl	8006788 <ssd1306_write_byte>
	ssd1306_write_byte(0x8D, SSD1306_CMD);  //--set Charge Pump enable/disable
 8006d60:	2100      	movs	r1, #0
 8006d62:	208d      	movs	r0, #141	; 0x8d
 8006d64:	f7ff fd10 	bl	8006788 <ssd1306_write_byte>
	ssd1306_write_byte(0x14, SSD1306_CMD);  //--set(0x10) disable
 8006d68:	2100      	movs	r1, #0
 8006d6a:	2014      	movs	r0, #20
 8006d6c:	f7ff fd0c 	bl	8006788 <ssd1306_write_byte>
	ssd1306_write_byte(0xA4, SSD1306_CMD); // Disable Entire Display On (0xa4/0xa5)
 8006d70:	2100      	movs	r1, #0
 8006d72:	20a4      	movs	r0, #164	; 0xa4
 8006d74:	f7ff fd08 	bl	8006788 <ssd1306_write_byte>
	ssd1306_write_byte(0xA6, SSD1306_CMD); // Disable Inverse Display On (0xa6/a7)
 8006d78:	2100      	movs	r1, #0
 8006d7a:	20a6      	movs	r0, #166	; 0xa6
 8006d7c:	f7ff fd04 	bl	8006788 <ssd1306_write_byte>
	ssd1306_write_byte(0xAF, SSD1306_CMD);  //--turn on oled panel
 8006d80:	2100      	movs	r1, #0
 8006d82:	20af      	movs	r0, #175	; 0xaf
 8006d84:	f7ff fd00 	bl	8006788 <ssd1306_write_byte>

	ssd1306_clear_screen(0x00);
 8006d88:	2000      	movs	r0, #0
 8006d8a:	f7ff fd51 	bl	8006830 <ssd1306_clear_screen>
}
 8006d8e:	bf00      	nop
 8006d90:	bd80      	pop	{r7, pc}
	...

08006d94 <SSD1306_CS_SET>:

///moje
void SSD1306_CS_SET() {
 8006d94:	b580      	push	{r7, lr}
 8006d96:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SSD1306_CS_GPIO, SSD1306_CS_PIN, GPIO_PIN_SET);
 8006d98:	2201      	movs	r2, #1
 8006d9a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006d9e:	4802      	ldr	r0, [pc, #8]	; (8006da8 <SSD1306_CS_SET+0x14>)
 8006da0:	f7fb faf4 	bl	800238c <HAL_GPIO_WritePin>
}
 8006da4:	bf00      	nop
 8006da6:	bd80      	pop	{r7, pc}
 8006da8:	40021800 	.word	0x40021800

08006dac <SSD1306_CS_CLR>:
void SSD1306_CS_CLR() {
 8006dac:	b580      	push	{r7, lr}
 8006dae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SSD1306_CS_GPIO, SSD1306_CS_PIN, GPIO_PIN_RESET);
 8006db0:	2200      	movs	r2, #0
 8006db2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006db6:	4802      	ldr	r0, [pc, #8]	; (8006dc0 <SSD1306_CS_CLR+0x14>)
 8006db8:	f7fb fae8 	bl	800238c <HAL_GPIO_WritePin>
}
 8006dbc:	bf00      	nop
 8006dbe:	bd80      	pop	{r7, pc}
 8006dc0:	40021800 	.word	0x40021800

08006dc4 <SSD1306_RES_SET>:

void SSD1306_RES_SET() {
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SSD1306_RES_GPIO, SSD1306_RES_PIN, GPIO_PIN_SET);
 8006dc8:	2201      	movs	r2, #1
 8006dca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006dce:	4802      	ldr	r0, [pc, #8]	; (8006dd8 <SSD1306_RES_SET+0x14>)
 8006dd0:	f7fb fadc 	bl	800238c <HAL_GPIO_WritePin>
}
 8006dd4:	bf00      	nop
 8006dd6:	bd80      	pop	{r7, pc}
 8006dd8:	40021800 	.word	0x40021800

08006ddc <SSD1306_DC_SET>:

void SSD1306_RES_CLR() {
	HAL_GPIO_WritePin(SSD1306_RES_GPIO, SSD1306_RES_PIN, GPIO_PIN_RESET);
}

void SSD1306_DC_SET() {
 8006ddc:	b580      	push	{r7, lr}
 8006dde:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SSD1306_DC_GPIO, SSD1306_DC_PIN, GPIO_PIN_SET);
 8006de0:	2201      	movs	r2, #1
 8006de2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006de6:	4802      	ldr	r0, [pc, #8]	; (8006df0 <SSD1306_DC_SET+0x14>)
 8006de8:	f7fb fad0 	bl	800238c <HAL_GPIO_WritePin>
}
 8006dec:	bf00      	nop
 8006dee:	bd80      	pop	{r7, pc}
 8006df0:	40021800 	.word	0x40021800

08006df4 <SSD1306_DC_CLR>:
void SSD1306_DC_CLR() {
 8006df4:	b580      	push	{r7, lr}
 8006df6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SSD1306_DC_GPIO, SSD1306_DC_PIN, GPIO_PIN_RESET);
 8006df8:	2200      	movs	r2, #0
 8006dfa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006dfe:	4802      	ldr	r0, [pc, #8]	; (8006e08 <SSD1306_DC_CLR+0x14>)
 8006e00:	f7fb fac4 	bl	800238c <HAL_GPIO_WritePin>
}
 8006e04:	bf00      	nop
 8006e06:	bd80      	pop	{r7, pc}
 8006e08:	40021800 	.word	0x40021800

08006e0c <SSD1306_WRITE_BYTE>:
}
void SSD1306_DIN_CLR() {
	HAL_GPIO_WritePin(SSD1306_DIN_GPIO, SSD1306_DIN_PIN, GPIO_PIN_RESET);
}

void SSD1306_WRITE_BYTE(uint8_t DATA) {
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b082      	sub	sp, #8
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	4603      	mov	r3, r0
 8006e14:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi6, &DATA, 1, 1000);
 8006e16:	1df9      	adds	r1, r7, #7
 8006e18:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006e1c:	2201      	movs	r2, #1
 8006e1e:	4803      	ldr	r0, [pc, #12]	; (8006e2c <SSD1306_WRITE_BYTE+0x20>)
 8006e20:	f7fb ffa7 	bl	8002d72 <HAL_SPI_Transmit>

}
 8006e24:	bf00      	nop
 8006e26:	3708      	adds	r7, #8
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	bd80      	pop	{r7, pc}
 8006e2c:	20000d2c 	.word	0x20000d2c

08006e30 <ssd1306_hello_word>:
/*-------------------------------END OF FILE LIBRARY-------------------------------*/

/*-------------------------------USER INTERFACE-------------------------------*/

void ssd1306_hello_word() {
 8006e30:	b580      	push	{r7, lr}
 8006e32:	b082      	sub	sp, #8
 8006e34:	af02      	add	r7, sp, #8
	//ssd1306_draw_bitmap(30, 30, (uint8_t* )c_chBmp4016, 40, 16);

	ssd1306_display_string(0, 0, (uint8_t *) "System Init OK", 14, 0);
 8006e36:	2300      	movs	r3, #0
 8006e38:	9300      	str	r3, [sp, #0]
 8006e3a:	230e      	movs	r3, #14
 8006e3c:	4a18      	ldr	r2, [pc, #96]	; (8006ea0 <ssd1306_hello_word+0x70>)
 8006e3e:	2100      	movs	r1, #0
 8006e40:	2000      	movs	r0, #0
 8006e42:	f7ff fe97 	bl	8006b74 <ssd1306_display_string>
	ssd1306_refresh_gram();
 8006e46:	f7ff fcbd 	bl	80067c4 <ssd1306_refresh_gram>
	HAL_Delay(1000);
 8006e4a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006e4e:	f7fa f80b 	bl	8000e68 <HAL_Delay>
	ssd1306_display_string(0, 0, (uint8_t *) "Praca Magisterska", 14, 1);
 8006e52:	2301      	movs	r3, #1
 8006e54:	9300      	str	r3, [sp, #0]
 8006e56:	230e      	movs	r3, #14
 8006e58:	4a12      	ldr	r2, [pc, #72]	; (8006ea4 <ssd1306_hello_word+0x74>)
 8006e5a:	2100      	movs	r1, #0
 8006e5c:	2000      	movs	r0, #0
 8006e5e:	f7ff fe89 	bl	8006b74 <ssd1306_display_string>
	ssd1306_display_string(10, 16, (uint8_t *) "Kamil Karpiak", 14, 1);
 8006e62:	2301      	movs	r3, #1
 8006e64:	9300      	str	r3, [sp, #0]
 8006e66:	230e      	movs	r3, #14
 8006e68:	4a0f      	ldr	r2, [pc, #60]	; (8006ea8 <ssd1306_hello_word+0x78>)
 8006e6a:	2110      	movs	r1, #16
 8006e6c:	200a      	movs	r0, #10
 8006e6e:	f7ff fe81 	bl	8006b74 <ssd1306_display_string>
	ssd1306_refresh_gram();
 8006e72:	f7ff fca7 	bl	80067c4 <ssd1306_refresh_gram>
	HAL_Delay(2000);
 8006e76:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8006e7a:	f7f9 fff5 	bl	8000e68 <HAL_Delay>
	ssd1306_clear_screen(0x00);
 8006e7e:	2000      	movs	r0, #0
 8006e80:	f7ff fcd6 	bl	8006830 <ssd1306_clear_screen>
	ssd1306_draw_bitmap(0, 0, (uint8_t *) troll_face114_64, 114, 64);
 8006e84:	2340      	movs	r3, #64	; 0x40
 8006e86:	9300      	str	r3, [sp, #0]
 8006e88:	2372      	movs	r3, #114	; 0x72
 8006e8a:	4a08      	ldr	r2, [pc, #32]	; (8006eac <ssd1306_hello_word+0x7c>)
 8006e8c:	2100      	movs	r1, #0
 8006e8e:	2000      	movs	r0, #0
 8006e90:	f7ff feb2 	bl	8006bf8 <ssd1306_draw_bitmap>
	ssd1306_refresh_gram();
 8006e94:	f7ff fc96 	bl	80067c4 <ssd1306_refresh_gram>
}
 8006e98:	bf00      	nop
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	bd80      	pop	{r7, pc}
 8006e9e:	bf00      	nop
 8006ea0:	0800a23c 	.word	0x0800a23c
 8006ea4:	0800a24c 	.word	0x0800a24c
 8006ea8:	0800a260 	.word	0x0800a260
 8006eac:	0800a37c 	.word	0x0800a37c

08006eb0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	b084      	sub	sp, #16
 8006eb4:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8006eb6:	463b      	mov	r3, r7
 8006eb8:	2200      	movs	r2, #0
 8006eba:	601a      	str	r2, [r3, #0]
 8006ebc:	605a      	str	r2, [r3, #4]
 8006ebe:	609a      	str	r2, [r3, #8]
 8006ec0:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8006ec2:	4b28      	ldr	r3, [pc, #160]	; (8006f64 <MX_ADC1_Init+0xb4>)
 8006ec4:	4a28      	ldr	r2, [pc, #160]	; (8006f68 <MX_ADC1_Init+0xb8>)
 8006ec6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8006ec8:	4b26      	ldr	r3, [pc, #152]	; (8006f64 <MX_ADC1_Init+0xb4>)
 8006eca:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8006ece:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8006ed0:	4b24      	ldr	r3, [pc, #144]	; (8006f64 <MX_ADC1_Init+0xb4>)
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8006ed6:	4b23      	ldr	r3, [pc, #140]	; (8006f64 <MX_ADC1_Init+0xb4>)
 8006ed8:	2201      	movs	r2, #1
 8006eda:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8006edc:	4b21      	ldr	r3, [pc, #132]	; (8006f64 <MX_ADC1_Init+0xb4>)
 8006ede:	2201      	movs	r2, #1
 8006ee0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8006ee2:	4b20      	ldr	r3, [pc, #128]	; (8006f64 <MX_ADC1_Init+0xb4>)
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8006eea:	4b1e      	ldr	r3, [pc, #120]	; (8006f64 <MX_ADC1_Init+0xb4>)
 8006eec:	2200      	movs	r2, #0
 8006eee:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8006ef0:	4b1c      	ldr	r3, [pc, #112]	; (8006f64 <MX_ADC1_Init+0xb4>)
 8006ef2:	4a1e      	ldr	r2, [pc, #120]	; (8006f6c <MX_ADC1_Init+0xbc>)
 8006ef4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8006ef6:	4b1b      	ldr	r3, [pc, #108]	; (8006f64 <MX_ADC1_Init+0xb4>)
 8006ef8:	2200      	movs	r2, #0
 8006efa:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8006efc:	4b19      	ldr	r3, [pc, #100]	; (8006f64 <MX_ADC1_Init+0xb4>)
 8006efe:	2202      	movs	r2, #2
 8006f00:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8006f02:	4b18      	ldr	r3, [pc, #96]	; (8006f64 <MX_ADC1_Init+0xb4>)
 8006f04:	2201      	movs	r2, #1
 8006f06:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8006f0a:	4b16      	ldr	r3, [pc, #88]	; (8006f64 <MX_ADC1_Init+0xb4>)
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8006f10:	4814      	ldr	r0, [pc, #80]	; (8006f64 <MX_ADC1_Init+0xb4>)
 8006f12:	f7f9 ffcb 	bl	8000eac <HAL_ADC_Init>
 8006f16:	4603      	mov	r3, r0
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d001      	beq.n	8006f20 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8006f1c:	f001 f8b2 	bl	8008084 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8006f20:	2302      	movs	r3, #2
 8006f22:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8006f24:	2301      	movs	r3, #1
 8006f26:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8006f28:	2307      	movs	r3, #7
 8006f2a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006f2c:	463b      	mov	r3, r7
 8006f2e:	4619      	mov	r1, r3
 8006f30:	480c      	ldr	r0, [pc, #48]	; (8006f64 <MX_ADC1_Init+0xb4>)
 8006f32:	f7fa f90f 	bl	8001154 <HAL_ADC_ConfigChannel>
 8006f36:	4603      	mov	r3, r0
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d001      	beq.n	8006f40 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8006f3c:	f001 f8a2 	bl	8008084 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8006f40:	2303      	movs	r3, #3
 8006f42:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8006f44:	2302      	movs	r3, #2
 8006f46:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006f48:	463b      	mov	r3, r7
 8006f4a:	4619      	mov	r1, r3
 8006f4c:	4805      	ldr	r0, [pc, #20]	; (8006f64 <MX_ADC1_Init+0xb4>)
 8006f4e:	f7fa f901 	bl	8001154 <HAL_ADC_ConfigChannel>
 8006f52:	4603      	mov	r3, r0
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d001      	beq.n	8006f5c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8006f58:	f001 f894 	bl	8008084 <Error_Handler>
  }

}
 8006f5c:	bf00      	nop
 8006f5e:	3710      	adds	r7, #16
 8006f60:	46bd      	mov	sp, r7
 8006f62:	bd80      	pop	{r7, pc}
 8006f64:	20000620 	.word	0x20000620
 8006f68:	40012000 	.word	0x40012000
 8006f6c:	0f000001 	.word	0x0f000001

08006f70 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b08a      	sub	sp, #40	; 0x28
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006f78:	f107 0314 	add.w	r3, r7, #20
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	601a      	str	r2, [r3, #0]
 8006f80:	605a      	str	r2, [r3, #4]
 8006f82:	609a      	str	r2, [r3, #8]
 8006f84:	60da      	str	r2, [r3, #12]
 8006f86:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	4a2e      	ldr	r2, [pc, #184]	; (8007048 <HAL_ADC_MspInit+0xd8>)
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	d156      	bne.n	8007040 <HAL_ADC_MspInit+0xd0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8006f92:	2300      	movs	r3, #0
 8006f94:	613b      	str	r3, [r7, #16]
 8006f96:	4a2d      	ldr	r2, [pc, #180]	; (800704c <HAL_ADC_MspInit+0xdc>)
 8006f98:	4b2c      	ldr	r3, [pc, #176]	; (800704c <HAL_ADC_MspInit+0xdc>)
 8006f9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006fa0:	6453      	str	r3, [r2, #68]	; 0x44
 8006fa2:	4b2a      	ldr	r3, [pc, #168]	; (800704c <HAL_ADC_MspInit+0xdc>)
 8006fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fa6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006faa:	613b      	str	r3, [r7, #16]
 8006fac:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006fae:	2300      	movs	r3, #0
 8006fb0:	60fb      	str	r3, [r7, #12]
 8006fb2:	4a26      	ldr	r2, [pc, #152]	; (800704c <HAL_ADC_MspInit+0xdc>)
 8006fb4:	4b25      	ldr	r3, [pc, #148]	; (800704c <HAL_ADC_MspInit+0xdc>)
 8006fb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fb8:	f043 0301 	orr.w	r3, r3, #1
 8006fbc:	6313      	str	r3, [r2, #48]	; 0x30
 8006fbe:	4b23      	ldr	r3, [pc, #140]	; (800704c <HAL_ADC_MspInit+0xdc>)
 8006fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fc2:	f003 0301 	and.w	r3, r3, #1
 8006fc6:	60fb      	str	r3, [r7, #12]
 8006fc8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8006fca:	230c      	movs	r3, #12
 8006fcc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006fce:	2303      	movs	r3, #3
 8006fd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006fd6:	f107 0314 	add.w	r3, r7, #20
 8006fda:	4619      	mov	r1, r3
 8006fdc:	481c      	ldr	r0, [pc, #112]	; (8007050 <HAL_ADC_MspInit+0xe0>)
 8006fde:	f7fb f813 	bl	8002008 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8006fe2:	4b1c      	ldr	r3, [pc, #112]	; (8007054 <HAL_ADC_MspInit+0xe4>)
 8006fe4:	4a1c      	ldr	r2, [pc, #112]	; (8007058 <HAL_ADC_MspInit+0xe8>)
 8006fe6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8006fe8:	4b1a      	ldr	r3, [pc, #104]	; (8007054 <HAL_ADC_MspInit+0xe4>)
 8006fea:	2200      	movs	r2, #0
 8006fec:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006fee:	4b19      	ldr	r3, [pc, #100]	; (8007054 <HAL_ADC_MspInit+0xe4>)
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8006ff4:	4b17      	ldr	r3, [pc, #92]	; (8007054 <HAL_ADC_MspInit+0xe4>)
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8006ffa:	4b16      	ldr	r3, [pc, #88]	; (8007054 <HAL_ADC_MspInit+0xe4>)
 8006ffc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007000:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8007002:	4b14      	ldr	r3, [pc, #80]	; (8007054 <HAL_ADC_MspInit+0xe4>)
 8007004:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007008:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800700a:	4b12      	ldr	r3, [pc, #72]	; (8007054 <HAL_ADC_MspInit+0xe4>)
 800700c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007010:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8007012:	4b10      	ldr	r3, [pc, #64]	; (8007054 <HAL_ADC_MspInit+0xe4>)
 8007014:	2200      	movs	r2, #0
 8007016:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8007018:	4b0e      	ldr	r3, [pc, #56]	; (8007054 <HAL_ADC_MspInit+0xe4>)
 800701a:	2200      	movs	r2, #0
 800701c:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800701e:	4b0d      	ldr	r3, [pc, #52]	; (8007054 <HAL_ADC_MspInit+0xe4>)
 8007020:	2200      	movs	r2, #0
 8007022:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8007024:	480b      	ldr	r0, [pc, #44]	; (8007054 <HAL_ADC_MspInit+0xe4>)
 8007026:	f7fa fc57 	bl	80018d8 <HAL_DMA_Init>
 800702a:	4603      	mov	r3, r0
 800702c:	2b00      	cmp	r3, #0
 800702e:	d001      	beq.n	8007034 <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8007030:	f001 f828 	bl	8008084 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	4a07      	ldr	r2, [pc, #28]	; (8007054 <HAL_ADC_MspInit+0xe4>)
 8007038:	639a      	str	r2, [r3, #56]	; 0x38
 800703a:	4a06      	ldr	r2, [pc, #24]	; (8007054 <HAL_ADC_MspInit+0xe4>)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8007040:	bf00      	nop
 8007042:	3728      	adds	r7, #40	; 0x28
 8007044:	46bd      	mov	sp, r7
 8007046:	bd80      	pop	{r7, pc}
 8007048:	40012000 	.word	0x40012000
 800704c:	40023800 	.word	0x40023800
 8007050:	40020000 	.word	0x40020000
 8007054:	20000668 	.word	0x20000668
 8007058:	40026410 	.word	0x40026410

0800705c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 800705c:	b580      	push	{r7, lr}
 800705e:	b082      	sub	sp, #8
 8007060:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8007062:	2300      	movs	r3, #0
 8007064:	607b      	str	r3, [r7, #4]
 8007066:	4a0c      	ldr	r2, [pc, #48]	; (8007098 <MX_DMA_Init+0x3c>)
 8007068:	4b0b      	ldr	r3, [pc, #44]	; (8007098 <MX_DMA_Init+0x3c>)
 800706a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800706c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8007070:	6313      	str	r3, [r2, #48]	; 0x30
 8007072:	4b09      	ldr	r3, [pc, #36]	; (8007098 <MX_DMA_Init+0x3c>)
 8007074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007076:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800707a:	607b      	str	r3, [r7, #4]
 800707c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800707e:	2200      	movs	r2, #0
 8007080:	2100      	movs	r1, #0
 8007082:	2038      	movs	r0, #56	; 0x38
 8007084:	f7fa fbf1 	bl	800186a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8007088:	2038      	movs	r0, #56	; 0x38
 800708a:	f7fa fc0a 	bl	80018a2 <HAL_NVIC_EnableIRQ>

}
 800708e:	bf00      	nop
 8007090:	3708      	adds	r7, #8
 8007092:	46bd      	mov	sp, r7
 8007094:	bd80      	pop	{r7, pc}
 8007096:	bf00      	nop
 8007098:	40023800 	.word	0x40023800

0800709c <MX_GFXSIMULATOR_Init>:

/* USER CODE END 0 */

/* GFXSIMULATOR init function */
void MX_GFXSIMULATOR_Init(void)
{
 800709c:	b480      	push	{r7}
 800709e:	af00      	add	r7, sp, #0

}
 80070a0:	bf00      	nop
 80070a2:	46bd      	mov	sp, r7
 80070a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a8:	4770      	bx	lr
	...

080070ac <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b08e      	sub	sp, #56	; 0x38
 80070b0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80070b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80070b6:	2200      	movs	r2, #0
 80070b8:	601a      	str	r2, [r3, #0]
 80070ba:	605a      	str	r2, [r3, #4]
 80070bc:	609a      	str	r2, [r3, #8]
 80070be:	60da      	str	r2, [r3, #12]
 80070c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80070c2:	2300      	movs	r3, #0
 80070c4:	623b      	str	r3, [r7, #32]
 80070c6:	4aa5      	ldr	r2, [pc, #660]	; (800735c <MX_GPIO_Init+0x2b0>)
 80070c8:	4ba4      	ldr	r3, [pc, #656]	; (800735c <MX_GPIO_Init+0x2b0>)
 80070ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070cc:	f043 0310 	orr.w	r3, r3, #16
 80070d0:	6313      	str	r3, [r2, #48]	; 0x30
 80070d2:	4ba2      	ldr	r3, [pc, #648]	; (800735c <MX_GPIO_Init+0x2b0>)
 80070d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070d6:	f003 0310 	and.w	r3, r3, #16
 80070da:	623b      	str	r3, [r7, #32]
 80070dc:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80070de:	2300      	movs	r3, #0
 80070e0:	61fb      	str	r3, [r7, #28]
 80070e2:	4a9e      	ldr	r2, [pc, #632]	; (800735c <MX_GPIO_Init+0x2b0>)
 80070e4:	4b9d      	ldr	r3, [pc, #628]	; (800735c <MX_GPIO_Init+0x2b0>)
 80070e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070e8:	f043 0320 	orr.w	r3, r3, #32
 80070ec:	6313      	str	r3, [r2, #48]	; 0x30
 80070ee:	4b9b      	ldr	r3, [pc, #620]	; (800735c <MX_GPIO_Init+0x2b0>)
 80070f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070f2:	f003 0320 	and.w	r3, r3, #32
 80070f6:	61fb      	str	r3, [r7, #28]
 80070f8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80070fa:	2300      	movs	r3, #0
 80070fc:	61bb      	str	r3, [r7, #24]
 80070fe:	4a97      	ldr	r2, [pc, #604]	; (800735c <MX_GPIO_Init+0x2b0>)
 8007100:	4b96      	ldr	r3, [pc, #600]	; (800735c <MX_GPIO_Init+0x2b0>)
 8007102:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007104:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007108:	6313      	str	r3, [r2, #48]	; 0x30
 800710a:	4b94      	ldr	r3, [pc, #592]	; (800735c <MX_GPIO_Init+0x2b0>)
 800710c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800710e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007112:	61bb      	str	r3, [r7, #24]
 8007114:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8007116:	2300      	movs	r3, #0
 8007118:	617b      	str	r3, [r7, #20]
 800711a:	4a90      	ldr	r2, [pc, #576]	; (800735c <MX_GPIO_Init+0x2b0>)
 800711c:	4b8f      	ldr	r3, [pc, #572]	; (800735c <MX_GPIO_Init+0x2b0>)
 800711e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007120:	f043 0304 	orr.w	r3, r3, #4
 8007124:	6313      	str	r3, [r2, #48]	; 0x30
 8007126:	4b8d      	ldr	r3, [pc, #564]	; (800735c <MX_GPIO_Init+0x2b0>)
 8007128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800712a:	f003 0304 	and.w	r3, r3, #4
 800712e:	617b      	str	r3, [r7, #20]
 8007130:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8007132:	2300      	movs	r3, #0
 8007134:	613b      	str	r3, [r7, #16]
 8007136:	4a89      	ldr	r2, [pc, #548]	; (800735c <MX_GPIO_Init+0x2b0>)
 8007138:	4b88      	ldr	r3, [pc, #544]	; (800735c <MX_GPIO_Init+0x2b0>)
 800713a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800713c:	f043 0301 	orr.w	r3, r3, #1
 8007140:	6313      	str	r3, [r2, #48]	; 0x30
 8007142:	4b86      	ldr	r3, [pc, #536]	; (800735c <MX_GPIO_Init+0x2b0>)
 8007144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007146:	f003 0301 	and.w	r3, r3, #1
 800714a:	613b      	str	r3, [r7, #16]
 800714c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800714e:	2300      	movs	r3, #0
 8007150:	60fb      	str	r3, [r7, #12]
 8007152:	4a82      	ldr	r2, [pc, #520]	; (800735c <MX_GPIO_Init+0x2b0>)
 8007154:	4b81      	ldr	r3, [pc, #516]	; (800735c <MX_GPIO_Init+0x2b0>)
 8007156:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007158:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800715c:	6313      	str	r3, [r2, #48]	; 0x30
 800715e:	4b7f      	ldr	r3, [pc, #508]	; (800735c <MX_GPIO_Init+0x2b0>)
 8007160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007162:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007166:	60fb      	str	r3, [r7, #12]
 8007168:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800716a:	2300      	movs	r3, #0
 800716c:	60bb      	str	r3, [r7, #8]
 800716e:	4a7b      	ldr	r2, [pc, #492]	; (800735c <MX_GPIO_Init+0x2b0>)
 8007170:	4b7a      	ldr	r3, [pc, #488]	; (800735c <MX_GPIO_Init+0x2b0>)
 8007172:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007174:	f043 0302 	orr.w	r3, r3, #2
 8007178:	6313      	str	r3, [r2, #48]	; 0x30
 800717a:	4b78      	ldr	r3, [pc, #480]	; (800735c <MX_GPIO_Init+0x2b0>)
 800717c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800717e:	f003 0302 	and.w	r3, r3, #2
 8007182:	60bb      	str	r3, [r7, #8]
 8007184:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8007186:	2300      	movs	r3, #0
 8007188:	607b      	str	r3, [r7, #4]
 800718a:	4a74      	ldr	r2, [pc, #464]	; (800735c <MX_GPIO_Init+0x2b0>)
 800718c:	4b73      	ldr	r3, [pc, #460]	; (800735c <MX_GPIO_Init+0x2b0>)
 800718e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007190:	f043 0308 	orr.w	r3, r3, #8
 8007194:	6313      	str	r3, [r2, #48]	; 0x30
 8007196:	4b71      	ldr	r3, [pc, #452]	; (800735c <MX_GPIO_Init+0x2b0>)
 8007198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800719a:	f003 0308 	and.w	r3, r3, #8
 800719e:	607b      	str	r3, [r7, #4]
 80071a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, RFID1_CS_Pin|RFID1_RST_Pin, GPIO_PIN_RESET);
 80071a2:	2200      	movs	r2, #0
 80071a4:	2118      	movs	r1, #24
 80071a6:	486e      	ldr	r0, [pc, #440]	; (8007360 <MX_GPIO_Init+0x2b4>)
 80071a8:	f7fb f8f0 	bl	800238c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, RFID2_CS_Pin|RFID2_RST_Pin, GPIO_PIN_RESET);
 80071ac:	2200      	movs	r2, #0
 80071ae:	f44f 6188 	mov.w	r1, #1088	; 0x440
 80071b2:	486c      	ldr	r0, [pc, #432]	; (8007364 <MX_GPIO_Init+0x2b8>)
 80071b4:	f7fb f8ea 	bl	800238c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BUZZER_Pin|INT4_Pin|INT3_Pin, GPIO_PIN_RESET);
 80071b8:	2200      	movs	r2, #0
 80071ba:	f240 3101 	movw	r1, #769	; 0x301
 80071be:	486a      	ldr	r0, [pc, #424]	; (8007368 <MX_GPIO_Init+0x2bc>)
 80071c0:	f7fb f8e4 	bl	800238c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, WIFI_RST_Pin|WIFI_CHPD_Pin|OLED_CS_Pin|OLED_DC_Pin 
 80071c4:	2200      	movs	r2, #0
 80071c6:	f641 4103 	movw	r1, #7171	; 0x1c03
 80071ca:	4868      	ldr	r0, [pc, #416]	; (800736c <MX_GPIO_Init+0x2c0>)
 80071cc:	f7fb f8de 	bl	800238c <HAL_GPIO_WritePin>
                          |OLED_RES_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF_CSN_GPIO_Port, NRF_CSN_Pin, GPIO_PIN_RESET);
 80071d0:	2200      	movs	r2, #0
 80071d2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80071d6:	4866      	ldr	r0, [pc, #408]	; (8007370 <MX_GPIO_Init+0x2c4>)
 80071d8:	f7fb f8d8 	bl	800238c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF_CE_GPIO_Port, NRF_CE_Pin, GPIO_PIN_RESET);
 80071dc:	2200      	movs	r2, #0
 80071de:	f44f 7180 	mov.w	r1, #256	; 0x100
 80071e2:	4864      	ldr	r0, [pc, #400]	; (8007374 <MX_GPIO_Init+0x2c8>)
 80071e4:	f7fb f8d2 	bl	800238c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, INT2_Pin|INT1_Pin, GPIO_PIN_RESET);
 80071e8:	2200      	movs	r2, #0
 80071ea:	f44f 7140 	mov.w	r1, #768	; 0x300
 80071ee:	4862      	ldr	r0, [pc, #392]	; (8007378 <MX_GPIO_Init+0x2cc>)
 80071f0:	f7fb f8cc 	bl	800238c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = RFID1_CS_Pin|RFID1_RST_Pin;
 80071f4:	2318      	movs	r3, #24
 80071f6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80071f8:	2301      	movs	r3, #1
 80071fa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071fc:	2300      	movs	r3, #0
 80071fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007200:	2300      	movs	r3, #0
 8007202:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007204:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007208:	4619      	mov	r1, r3
 800720a:	4855      	ldr	r0, [pc, #340]	; (8007360 <MX_GPIO_Init+0x2b4>)
 800720c:	f7fa fefc 	bl	8002008 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = RFID2_CS_Pin|RFID2_RST_Pin;
 8007210:	f44f 6388 	mov.w	r3, #1088	; 0x440
 8007214:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007216:	2301      	movs	r3, #1
 8007218:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800721a:	2300      	movs	r3, #0
 800721c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800721e:	2300      	movs	r3, #0
 8007220:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8007222:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007226:	4619      	mov	r1, r3
 8007228:	484e      	ldr	r0, [pc, #312]	; (8007364 <MX_GPIO_Init+0x2b8>)
 800722a:	f7fa feed 	bl	8002008 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = BUZZER_Pin|INT4_Pin|INT3_Pin;
 800722e:	f240 3301 	movw	r3, #769	; 0x301
 8007232:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007234:	2301      	movs	r3, #1
 8007236:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007238:	2300      	movs	r3, #0
 800723a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800723c:	2300      	movs	r3, #0
 800723e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007240:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007244:	4619      	mov	r1, r3
 8007246:	4848      	ldr	r0, [pc, #288]	; (8007368 <MX_GPIO_Init+0x2bc>)
 8007248:	f7fa fede 	bl	8002008 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin 
                           PGPin */
  GPIO_InitStruct.Pin = WIFI_RST_Pin|WIFI_CHPD_Pin|OLED_CS_Pin|OLED_DC_Pin 
 800724c:	f641 4303 	movw	r3, #7171	; 0x1c03
 8007250:	627b      	str	r3, [r7, #36]	; 0x24
                          |OLED_RES_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007252:	2301      	movs	r3, #1
 8007254:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007256:	2300      	movs	r3, #0
 8007258:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800725a:	2300      	movs	r3, #0
 800725c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800725e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007262:	4619      	mov	r1, r3
 8007264:	4841      	ldr	r0, [pc, #260]	; (800736c <MX_GPIO_Init+0x2c0>)
 8007266:	f7fa fecf 	bl	8002008 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRF_CSN_Pin;
 800726a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800726e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007270:	2301      	movs	r3, #1
 8007272:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007274:	2300      	movs	r3, #0
 8007276:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007278:	2300      	movs	r3, #0
 800727a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(NRF_CSN_GPIO_Port, &GPIO_InitStruct);
 800727c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007280:	4619      	mov	r1, r3
 8007282:	483b      	ldr	r0, [pc, #236]	; (8007370 <MX_GPIO_Init+0x2c4>)
 8007284:	f7fa fec0 	bl	8002008 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRF_CE_Pin;
 8007288:	f44f 7380 	mov.w	r3, #256	; 0x100
 800728c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800728e:	2301      	movs	r3, #1
 8007290:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007292:	2300      	movs	r3, #0
 8007294:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007296:	2300      	movs	r3, #0
 8007298:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(NRF_CE_GPIO_Port, &GPIO_InitStruct);
 800729a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800729e:	4619      	mov	r1, r3
 80072a0:	4834      	ldr	r0, [pc, #208]	; (8007374 <MX_GPIO_Init+0x2c8>)
 80072a2:	f7fa feb1 	bl	8002008 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRF_IRQ_Pin;
 80072a6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80072aa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80072ac:	2300      	movs	r3, #0
 80072ae:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072b0:	2300      	movs	r3, #0
 80072b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(NRF_IRQ_GPIO_Port, &GPIO_InitStruct);
 80072b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80072b8:	4619      	mov	r1, r3
 80072ba:	482e      	ldr	r0, [pc, #184]	; (8007374 <MX_GPIO_Init+0x2c8>)
 80072bc:	f7fa fea4 	bl	8002008 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG2 PG3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80072c0:	230c      	movs	r3, #12
 80072c2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80072c4:	2303      	movs	r3, #3
 80072c6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072c8:	2300      	movs	r3, #0
 80072ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80072cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80072d0:	4619      	mov	r1, r3
 80072d2:	4826      	ldr	r0, [pc, #152]	; (800736c <MX_GPIO_Init+0x2c0>)
 80072d4:	f7fa fe98 	bl	8002008 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EXTI8_CloseCard_Pin;
 80072d8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80072dc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80072de:	4b27      	ldr	r3, [pc, #156]	; (800737c <MX_GPIO_Init+0x2d0>)
 80072e0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072e2:	2300      	movs	r3, #0
 80072e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(EXTI8_CloseCard_GPIO_Port, &GPIO_InitStruct);
 80072e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80072ea:	4619      	mov	r1, r3
 80072ec:	481f      	ldr	r0, [pc, #124]	; (800736c <MX_GPIO_Init+0x2c0>)
 80072ee:	f7fa fe8b 	bl	8002008 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INT2_Pin|INT1_Pin;
 80072f2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80072f6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80072f8:	2301      	movs	r3, #1
 80072fa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072fc:	2300      	movs	r3, #0
 80072fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007300:	2300      	movs	r3, #0
 8007302:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007304:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007308:	4619      	mov	r1, r3
 800730a:	481b      	ldr	r0, [pc, #108]	; (8007378 <MX_GPIO_Init+0x2cc>)
 800730c:	f7fa fe7c 	bl	8002008 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LEDS_OUT1_Pin|LEDS_OUT2_Pin|LEDS_OUT3_Pin;
 8007310:	f44f 7360 	mov.w	r3, #896	; 0x380
 8007314:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007316:	2300      	movs	r3, #0
 8007318:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800731a:	2300      	movs	r3, #0
 800731c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800731e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007322:	4619      	mov	r1, r3
 8007324:	4812      	ldr	r0, [pc, #72]	; (8007370 <MX_GPIO_Init+0x2c4>)
 8007326:	f7fa fe6f 	bl	8002008 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = LEDS_OUT4_Pin|LEDS_OUT5_Pin;
 800732a:	2303      	movs	r3, #3
 800732c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800732e:	2300      	movs	r3, #0
 8007330:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007332:	2300      	movs	r3, #0
 8007334:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007336:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800733a:	4619      	mov	r1, r3
 800733c:	4808      	ldr	r0, [pc, #32]	; (8007360 <MX_GPIO_Init+0x2b4>)
 800733e:	f7fa fe63 	bl	8002008 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8007342:	2200      	movs	r2, #0
 8007344:	2100      	movs	r1, #0
 8007346:	2017      	movs	r0, #23
 8007348:	f7fa fa8f 	bl	800186a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800734c:	2017      	movs	r0, #23
 800734e:	f7fa faa8 	bl	80018a2 <HAL_NVIC_EnableIRQ>

}
 8007352:	bf00      	nop
 8007354:	3738      	adds	r7, #56	; 0x38
 8007356:	46bd      	mov	sp, r7
 8007358:	bd80      	pop	{r7, pc}
 800735a:	bf00      	nop
 800735c:	40023800 	.word	0x40023800
 8007360:	40021000 	.word	0x40021000
 8007364:	40021400 	.word	0x40021400
 8007368:	40020800 	.word	0x40020800
 800736c:	40021800 	.word	0x40021800
 8007370:	40020400 	.word	0x40020400
 8007374:	40020c00 	.word	0x40020c00
 8007378:	40020000 	.word	0x40020000
 800737c:	10110000 	.word	0x10110000

08007380 <__NVIC_DisableIRQ>:
{
 8007380:	b480      	push	{r7}
 8007382:	b083      	sub	sp, #12
 8007384:	af00      	add	r7, sp, #0
 8007386:	4603      	mov	r3, r0
 8007388:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800738a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800738e:	2b00      	cmp	r3, #0
 8007390:	db10      	blt.n	80073b4 <__NVIC_DisableIRQ+0x34>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007392:	490b      	ldr	r1, [pc, #44]	; (80073c0 <__NVIC_DisableIRQ+0x40>)
 8007394:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007398:	095b      	lsrs	r3, r3, #5
 800739a:	79fa      	ldrb	r2, [r7, #7]
 800739c:	f002 021f 	and.w	r2, r2, #31
 80073a0:	2001      	movs	r0, #1
 80073a2:	fa00 f202 	lsl.w	r2, r0, r2
 80073a6:	3320      	adds	r3, #32
 80073a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80073ac:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80073b0:	f3bf 8f6f 	isb	sy
}
 80073b4:	bf00      	nop
 80073b6:	370c      	adds	r7, #12
 80073b8:	46bd      	mov	sp, r7
 80073ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073be:	4770      	bx	lr
 80073c0:	e000e100 	.word	0xe000e100

080073c4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80073c4:	b480      	push	{r7}
 80073c6:	b083      	sub	sp, #12
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80073cc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80073d0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80073d4:	f003 0301 	and.w	r3, r3, #1
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d013      	beq.n	8007404 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80073dc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80073e0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80073e4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d00b      	beq.n	8007404 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80073ec:	e000      	b.n	80073f0 <ITM_SendChar+0x2c>
    {
      __NOP();
 80073ee:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80073f0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d0f9      	beq.n	80073ee <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80073fa:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80073fe:	687a      	ldr	r2, [r7, #4]
 8007400:	b2d2      	uxtb	r2, r2
 8007402:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8007404:	687b      	ldr	r3, [r7, #4]
}
 8007406:	4618      	mov	r0, r3
 8007408:	370c      	adds	r7, #12
 800740a:	46bd      	mov	sp, r7
 800740c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007410:	4770      	bx	lr
	...

08007414 <HAL_UART_RxCpltCallback>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */

/* */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8007414:	b580      	push	{r7, lr}
 8007416:	b082      	sub	sp, #8
 8007418:	af00      	add	r7, sp, #0
 800741a:	6078      	str	r0, [r7, #4]
	if (UART7 == huart->Instance) {
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	4a0c      	ldr	r2, [pc, #48]	; (8007454 <HAL_UART_RxCpltCallback+0x40>)
 8007422:	4293      	cmp	r3, r2
 8007424:	d111      	bne.n	800744a <HAL_UART_RxCpltCallback+0x36>
		ITM_SendChar(Received[0]);
 8007426:	4b0c      	ldr	r3, [pc, #48]	; (8007458 <HAL_UART_RxCpltCallback+0x44>)
 8007428:	781b      	ldrb	r3, [r3, #0]
 800742a:	4618      	mov	r0, r3
 800742c:	f7ff ffca 	bl	80073c4 <ITM_SendChar>
		FIFO_PutByte(&FIFO_RX, *Received);
 8007430:	4b09      	ldr	r3, [pc, #36]	; (8007458 <HAL_UART_RxCpltCallback+0x44>)
 8007432:	781b      	ldrb	r3, [r3, #0]
 8007434:	4619      	mov	r1, r3
 8007436:	4809      	ldr	r0, [pc, #36]	; (800745c <HAL_UART_RxCpltCallback+0x48>)
 8007438:	f7fe f83a 	bl	80054b0 <FIFO_PutByte>
		if (FIFO_RX.length > 16) {
 800743c:	4b07      	ldr	r3, [pc, #28]	; (800745c <HAL_UART_RxCpltCallback+0x48>)
 800743e:	891b      	ldrh	r3, [r3, #8]
		}
		HAL_UART_Receive_IT(&huart7, Received, 1); // Ponowne wczenie nasuchiwania
 8007440:	2201      	movs	r2, #1
 8007442:	4905      	ldr	r1, [pc, #20]	; (8007458 <HAL_UART_RxCpltCallback+0x44>)
 8007444:	4806      	ldr	r0, [pc, #24]	; (8007460 <HAL_UART_RxCpltCallback+0x4c>)
 8007446:	f7fd f8be 	bl	80045c6 <HAL_UART_Receive_IT>
	}
}
 800744a:	bf00      	nop
 800744c:	3708      	adds	r7, #8
 800744e:	46bd      	mov	sp, r7
 8007450:	bd80      	pop	{r7, pc}
 8007452:	bf00      	nop
 8007454:	40007800 	.word	0x40007800
 8007458:	200006c8 	.word	0x200006c8
 800745c:	20000008 	.word	0x20000008
 8007460:	20000edc 	.word	0x20000edc

08007464 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8007464:	b5b0      	push	{r4, r5, r7, lr}
 8007466:	b0a0      	sub	sp, #128	; 0x80
 8007468:	af08      	add	r7, sp, #32
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/
//gfm
	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800746a:	f7f9 fc8b 	bl	8000d84 <HAL_Init>

	/* USER CODE BEGIN Init */
	Scan_falg = 0 ;
 800746e:	4bb9      	ldr	r3, [pc, #740]	; (8007754 <main+0x2f0>)
 8007470:	2200      	movs	r2, #0
 8007472:	701a      	strb	r2, [r3, #0]
	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8007474:	f000 fd26 	bl	8007ec4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8007478:	f7ff fe18 	bl	80070ac <MX_GPIO_Init>
	MX_DMA_Init();
 800747c:	f7ff fdee 	bl	800705c <MX_DMA_Init>
	MX_SPI4_Init();
 8007480:	f000 fe3e 	bl	8008100 <MX_SPI4_Init>
	MX_SPI5_Init();
 8007484:	f000 fe72 	bl	800816c <MX_SPI5_Init>
	MX_SPI6_Init();
 8007488:	f000 fea6 	bl	80081d8 <MX_SPI6_Init>
	MX_TIM2_Init();
 800748c:	f001 f93e 	bl	800870c <MX_TIM2_Init>
	MX_TIM3_Init();
 8007490:	f001 f990 	bl	80087b4 <MX_TIM3_Init>
	MX_TIM8_Init();
 8007494:	f001 f9e2 	bl	800885c <MX_TIM8_Init>
	MX_UART7_Init();
 8007498:	f001 fbae 	bl	8008bf8 <MX_UART7_Init>
	MX_GFXSIMULATOR_Init();
 800749c:	f7ff fdfe 	bl	800709c <MX_GFXSIMULATOR_Init>
	MX_ADC1_Init();
 80074a0:	f7ff fd06 	bl	8006eb0 <MX_ADC1_Init>
	MX_TIM12_Init();
 80074a4:	f001 fa6a 	bl	800897c <MX_TIM12_Init>
	MX_SPI2_Init();
 80074a8:	f000 fdf4 	bl	8008094 <MX_SPI2_Init>
	/* USER CODE BEGIN 2 */

	/* Set cs and reset in high state */
	HAL_GPIO_WritePin(RFID1_CS_GPIO_Port, RFID1_CS_Pin, SET);
 80074ac:	2201      	movs	r2, #1
 80074ae:	2108      	movs	r1, #8
 80074b0:	48a9      	ldr	r0, [pc, #676]	; (8007758 <main+0x2f4>)
 80074b2:	f7fa ff6b 	bl	800238c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RFID2_CS_GPIO_Port, RFID2_CS_Pin, SET);
 80074b6:	2201      	movs	r2, #1
 80074b8:	2140      	movs	r1, #64	; 0x40
 80074ba:	48a8      	ldr	r0, [pc, #672]	; (800775c <main+0x2f8>)
 80074bc:	f7fa ff66 	bl	800238c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RFID1_RST_GPIO_Port, RFID1_RST_Pin, SET);
 80074c0:	2201      	movs	r2, #1
 80074c2:	2110      	movs	r1, #16
 80074c4:	48a4      	ldr	r0, [pc, #656]	; (8007758 <main+0x2f4>)
 80074c6:	f7fa ff61 	bl	800238c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RFID2_RST_GPIO_Port, RFID2_RST_Pin, SET);
 80074ca:	2201      	movs	r2, #1
 80074cc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80074d0:	48a2      	ldr	r0, [pc, #648]	; (800775c <main+0x2f8>)
 80074d2:	f7fa ff5b 	bl	800238c <HAL_GPIO_WritePin>

	/* display initialization */
	ssd1306_init();
 80074d6:	f7ff fbdf 	bl	8006c98 <ssd1306_init>
	ssd1306_clear_screen(0xFF);
 80074da:	20ff      	movs	r0, #255	; 0xff
 80074dc:	f7ff f9a8 	bl	8006830 <ssd1306_clear_screen>
	HAL_Delay(1000);
 80074e0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80074e4:	f7f9 fcc0 	bl	8000e68 <HAL_Delay>
	ssd1306_clear_screen(0x00);
 80074e8:	2000      	movs	r0, #0
 80074ea:	f7ff f9a1 	bl	8006830 <ssd1306_clear_screen>
	ssd1306_hello_word();
 80074ee:	f7ff fc9f 	bl	8006e30 <ssd1306_hello_word>

	/* MFRC522 initialization  */
	HAL_Delay(300);
 80074f2:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80074f6:	f7f9 fcb7 	bl	8000e68 <HAL_Delay>
	MFRC552_preinit(&rfid1, &rfid2);
 80074fa:	4999      	ldr	r1, [pc, #612]	; (8007760 <main+0x2fc>)
 80074fc:	4899      	ldr	r0, [pc, #612]	; (8007764 <main+0x300>)
 80074fe:	f7fe fe45 	bl	800618c <MFRC552_preinit>
	SPI_use_instance = &rfid2;
 8007502:	4b99      	ldr	r3, [pc, #612]	; (8007768 <main+0x304>)
 8007504:	4a96      	ldr	r2, [pc, #600]	; (8007760 <main+0x2fc>)
 8007506:	601a      	str	r2, [r3, #0]
	MFRC522_Init();
 8007508:	f7ff f8e2 	bl	80066d0 <MFRC522_Init>
	SPI_use_instance = &rfid1;
 800750c:	4b96      	ldr	r3, [pc, #600]	; (8007768 <main+0x304>)
 800750e:	4a95      	ldr	r2, [pc, #596]	; (8007764 <main+0x300>)
 8007510:	601a      	str	r2, [r3, #0]
	MFRC522_Init();
 8007512:	f7ff f8dd 	bl	80066d0 <MFRC522_Init>

	/* end of initialization, sound signal */
	HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, SET);
 8007516:	2201      	movs	r2, #1
 8007518:	2101      	movs	r1, #1
 800751a:	4894      	ldr	r0, [pc, #592]	; (800776c <main+0x308>)
 800751c:	f7fa ff36 	bl	800238c <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8007520:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007524:	f7f9 fca0 	bl	8000e68 <HAL_Delay>
	HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, RESET);
 8007528:	2200      	movs	r2, #0
 800752a:	2101      	movs	r1, #1
 800752c:	488f      	ldr	r0, [pc, #572]	; (800776c <main+0x308>)
 800752e:	f7fa ff2d 	bl	800238c <HAL_GPIO_WritePin>

	/* initialization of encoders and timer */
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8007532:	2100      	movs	r1, #0
 8007534:	488e      	ldr	r0, [pc, #568]	; (8007770 <main+0x30c>)
 8007536:	f7fb fff1 	bl	800351c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 800753a:	2104      	movs	r1, #4
 800753c:	488c      	ldr	r0, [pc, #560]	; (8007770 <main+0x30c>)
 800753e:	f7fb ffed 	bl	800351c <HAL_TIM_PWM_Start>
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8007542:	213c      	movs	r1, #60	; 0x3c
 8007544:	488b      	ldr	r0, [pc, #556]	; (8007774 <main+0x310>)
 8007546:	f7fc f8b9 	bl	80036bc <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 800754a:	213c      	movs	r1, #60	; 0x3c
 800754c:	488a      	ldr	r0, [pc, #552]	; (8007778 <main+0x314>)
 800754e:	f7fc f8b5 	bl	80036bc <HAL_TIM_Encoder_Start>
	HAL_TIM_Base_Start_IT(&htim12);				 // start system timer
 8007552:	488a      	ldr	r0, [pc, #552]	; (800777c <main+0x318>)
 8007554:	f7fb ff92 	bl	800347c <HAL_TIM_Base_Start_IT>
	HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn); 	 // start of timer interrupts
 8007558:	202b      	movs	r0, #43	; 0x2b
 800755a:	f7fa f9a2 	bl	80018a2 <HAL_NVIC_EnableIRQ>

	/* initialization led stript */
	vLedStrip_Init(&LedStrip);
 800755e:	4888      	ldr	r0, [pc, #544]	; (8007780 <main+0x31c>)
 8007560:	f7fe f981 	bl	8005866 <vLedStrip_Init>

	/* Initialization motors and regulator PID */
	vMotor_init(&MotorLeft, &MotorRight);
 8007564:	4987      	ldr	r1, [pc, #540]	; (8007784 <main+0x320>)
 8007566:	4888      	ldr	r0, [pc, #544]	; (8007788 <main+0x324>)
 8007568:	f7fe fbce 	bl	8005d08 <vMotor_init>
	vMotorPID_init(&MotorPID_Left, &MotorPID_Right);
 800756c:	4987      	ldr	r1, [pc, #540]	; (800778c <main+0x328>)
 800756e:	4888      	ldr	r0, [pc, #544]	; (8007790 <main+0x32c>)
 8007570:	f7fe fcd4 	bl	8005f1c <vMotorPID_init>

	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8007574:	2017      	movs	r0, #23
 8007576:	f7fa f994 	bl	80018a2 <HAL_NVIC_EnableIRQ>

	MotorPID_Left.ValueTask = 4;
 800757a:	4b85      	ldr	r3, [pc, #532]	; (8007790 <main+0x32c>)
 800757c:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8007580:	61da      	str	r2, [r3, #28]
	MotorPID_Right.ValueTask = 4;
 8007582:	4b82      	ldr	r3, [pc, #520]	; (800778c <main+0x328>)
 8007584:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8007588:	61da      	str	r2, [r3, #28]

	/* Inicialization ESP */
	HAL_NVIC_EnableIRQ(UART7_IRQn);
 800758a:	2052      	movs	r0, #82	; 0x52
 800758c:	f7fa f989 	bl	80018a2 <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&huart7, Received, 1);
 8007590:	2201      	movs	r2, #1
 8007592:	4980      	ldr	r1, [pc, #512]	; (8007794 <main+0x330>)
 8007594:	4880      	ldr	r0, [pc, #512]	; (8007798 <main+0x334>)
 8007596:	f7fd f816 	bl	80045c6 <HAL_UART_Receive_IT>
	myESP_8266_InitClient(1, "ESP8266_EMPE", "1QWERTY7", SERVER_PORT);
 800759a:	f240 134d 	movw	r3, #333	; 0x14d
 800759e:	4a7f      	ldr	r2, [pc, #508]	; (800779c <main+0x338>)
 80075a0:	497f      	ldr	r1, [pc, #508]	; (80077a0 <main+0x33c>)
 80075a2:	2001      	movs	r0, #1
 80075a4:	f7fd fd3a 	bl	800501c <myESP_8266_InitClient>

	HAL_StatusTypeDef status = HAL_ERROR;
 80075a8:	2301      	movs	r3, #1
 80075aa:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
	HAL_UART_Receive_IT(&huart7, Received, 1);
 80075ae:	2201      	movs	r2, #1
 80075b0:	4978      	ldr	r1, [pc, #480]	; (8007794 <main+0x330>)
 80075b2:	4879      	ldr	r0, [pc, #484]	; (8007798 <main+0x334>)
 80075b4:	f7fd f807 	bl	80045c6 <HAL_UART_Receive_IT>
	FIFO_Clear(&FIFO_RX);
 80075b8:	487a      	ldr	r0, [pc, #488]	; (80077a4 <main+0x340>)
 80075ba:	f7fe f810 	bl	80055de <FIFO_Clear>
	PROTOCOL_LinBuffClr(&LinearBuffer);
 80075be:	487a      	ldr	r0, [pc, #488]	; (80077a8 <main+0x344>)
 80075c0:	f7fe f84f 	bl	8005662 <PROTOCOL_LinBuffClr>

	HAL_ADC_Start_DMA(&hadc1, ADC_tab, 2);
 80075c4:	2202      	movs	r2, #2
 80075c6:	4979      	ldr	r1, [pc, #484]	; (80077ac <main+0x348>)
 80075c8:	4879      	ldr	r0, [pc, #484]	; (80077b0 <main+0x34c>)
 80075ca:	f7f9 fcb3 	bl	8000f34 <HAL_ADC_Start_DMA>
	uint8_t adc_iterator = 0;
 80075ce:	2300      	movs	r3, #0
 80075d0:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52


	printf("sytem init\n\r");
 80075d4:	4877      	ldr	r0, [pc, #476]	; (80077b4 <main+0x350>)
 80075d6:	f001 fbf1 	bl	8008dbc <iprintf>
	noSendTCP=1;
 80075da:	4b77      	ldr	r3, [pc, #476]	; (80077b8 <main+0x354>)
 80075dc:	2201      	movs	r2, #1
 80075de:	701a      	strb	r2, [r3, #0]

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {

		if(CheckStatus_flag > 1000){
 80075e0:	4b76      	ldr	r3, [pc, #472]	; (80077bc <main+0x358>)
 80075e2:	881b      	ldrh	r3, [r3, #0]
 80075e4:	b29b      	uxth	r3, r3
 80075e6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80075ea:	d921      	bls.n	8007630 <main+0x1cc>
			CheckStatus_flag = 0;
 80075ec:	4b73      	ldr	r3, [pc, #460]	; (80077bc <main+0x358>)
 80075ee:	2200      	movs	r2, #0
 80075f0:	801a      	strh	r2, [r3, #0]
			uint8_t status= myESP8266_CheckStatus();
 80075f2:	f7fd fea9 	bl	8005348 <myESP8266_CheckStatus>
 80075f6:	4603      	mov	r3, r0
 80075f8:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
			switch (status) {
 80075fc:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8007600:	2b02      	cmp	r3, #2
 8007602:	d002      	beq.n	800760a <main+0x1a6>
 8007604:	2b03      	cmp	r3, #3
 8007606:	d010      	beq.n	800762a <main+0x1c6>
					break;
				case 3:

					break;
				default:
					break;
 8007608:	e012      	b.n	8007630 <main+0x1cc>
					if(noSendTCP)
 800760a:	4b6b      	ldr	r3, [pc, #428]	; (80077b8 <main+0x354>)
 800760c:	781b      	ldrb	r3, [r3, #0]
 800760e:	b2db      	uxtb	r3, r3
 8007610:	2b00      	cmp	r3, #0
 8007612:	d00c      	beq.n	800762e <main+0x1ca>
						noSendTCP = 0;
 8007614:	4b68      	ldr	r3, [pc, #416]	; (80077b8 <main+0x354>)
 8007616:	2200      	movs	r2, #0
 8007618:	701a      	strb	r2, [r3, #0]
						myESP_8266_TCPconnect(1, "ESP8266_EMPE", "1QWERTY7", SERVER_PORT);
 800761a:	f240 134d 	movw	r3, #333	; 0x14d
 800761e:	4a5f      	ldr	r2, [pc, #380]	; (800779c <main+0x338>)
 8007620:	495f      	ldr	r1, [pc, #380]	; (80077a0 <main+0x33c>)
 8007622:	2001      	movs	r0, #1
 8007624:	f7fd fdf2 	bl	800520c <myESP_8266_TCPconnect>
					break;
 8007628:	e001      	b.n	800762e <main+0x1ca>
					break;
 800762a:	bf00      	nop
 800762c:	e000      	b.n	8007630 <main+0x1cc>
					break;
 800762e:	bf00      	nop
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		/* Communication  */
		status = GetDataFromFifo();
 8007630:	f7fd fca2 	bl	8004f78 <GetDataFromFifo>
 8007634:	4603      	mov	r3, r0
 8007636:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
		if (HAL_OK == status) {
 800763a:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 800763e:	2b00      	cmp	r3, #0
 8007640:	f040 80dd 	bne.w	80077fe <main+0x39a>
			uint8_t recdata[32];
			PROTOCOL_FrameTypeDef* pRecFrame;
			if (NULL
					!= strstr(((char*) LinearBuffer.p_lin_buffer),
 8007644:	4b58      	ldr	r3, [pc, #352]	; (80077a8 <main+0x344>)
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	495d      	ldr	r1, [pc, #372]	; (80077c0 <main+0x35c>)
 800764a:	4618      	mov	r0, r3
 800764c:	f001 fc56 	bl	8008efc <strstr>
 8007650:	4603      	mov	r3, r0
			if (NULL
 8007652:	2b00      	cmp	r3, #0
 8007654:	d015      	beq.n	8007682 <main+0x21e>
							"\r\n+IPD,32:")) {

				uint8_t offset = sizeof("\r\n+IPD,32:") - 1;
 8007656:	230a      	movs	r3, #10
 8007658:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
				memcpy(recdata, LinearBuffer.p_lin_buffer + offset,
 800765c:	4b52      	ldr	r3, [pc, #328]	; (80077a8 <main+0x344>)
 800765e:	681a      	ldr	r2, [r3, #0]
 8007660:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8007664:	18d4      	adds	r4, r2, r3
						strlen(LinearBuffer.p_lin_buffer));
 8007666:	4b50      	ldr	r3, [pc, #320]	; (80077a8 <main+0x344>)
 8007668:	681b      	ldr	r3, [r3, #0]
				memcpy(recdata, LinearBuffer.p_lin_buffer + offset,
 800766a:	4618      	mov	r0, r3
 800766c:	f7f8 fdc0 	bl	80001f0 <strlen>
 8007670:	4602      	mov	r2, r0
 8007672:	1d3b      	adds	r3, r7, #4
 8007674:	4621      	mov	r1, r4
 8007676:	4618      	mov	r0, r3
 8007678:	f001 fb8c 	bl	8008d94 <memcpy>
				pRecFrame = (PROTOCOL_FrameTypeDef*) recdata;
 800767c:	1d3b      	adds	r3, r7, #4
 800767e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007680:	e002      	b.n	8007688 <main+0x224>
			} else {
				pRecFrame = (PROTOCOL_FrameTypeDef*) LinearBuffer.p_lin_buffer;
 8007682:	4b49      	ldr	r3, [pc, #292]	; (80077a8 <main+0x344>)
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	65fb      	str	r3, [r7, #92]	; 0x5c
			}

			if (NULL
					!= strstr(((char*) pRecFrame->raw_data),
 8007688:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800768a:	3304      	adds	r3, #4
 800768c:	494d      	ldr	r1, [pc, #308]	; (80077c4 <main+0x360>)
 800768e:	4618      	mov	r0, r3
 8007690:	f001 fc34 	bl	8008efc <strstr>
 8007694:	4603      	mov	r3, r0
			if (NULL
 8007696:	2b00      	cmp	r3, #0
 8007698:	d004      	beq.n	80076a4 <main+0x240>
							"Hello STM, I'm RPI")) {
				myESP8266_SendFrame((uint8_t*) "OK Robot", SERVER_PORT);
 800769a:	f240 114d 	movw	r1, #333	; 0x14d
 800769e:	484a      	ldr	r0, [pc, #296]	; (80077c8 <main+0x364>)
 80076a0:	f7fd fe28 	bl	80052f4 <myESP8266_SendFrame>
			}
			switch (pRecFrame->header.command - 0x30) {
 80076a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80076a6:	78db      	ldrb	r3, [r3, #3]
 80076a8:	f3c3 0306 	ubfx	r3, r3, #0, #7
 80076ac:	b2db      	uxtb	r3, r3
 80076ae:	3b30      	subs	r3, #48	; 0x30
 80076b0:	3b01      	subs	r3, #1
 80076b2:	2b04      	cmp	r3, #4
 80076b4:	f200 8096 	bhi.w	80077e4 <main+0x380>
 80076b8:	a201      	add	r2, pc, #4	; (adr r2, 80076c0 <main+0x25c>)
 80076ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076be:	bf00      	nop
 80076c0:	080076d5 	.word	0x080076d5
 80076c4:	080076e1 	.word	0x080076e1
 80076c8:	080076ed 	.word	0x080076ed
 80076cc:	080076f9 	.word	0x080076f9
 80076d0:	08007705 	.word	0x08007705
			case CMD_STOP:
				myESP8266_SendFrame((uint8_t*) "CMD_STOP",
 80076d4:	f240 114d 	movw	r1, #333	; 0x14d
 80076d8:	483c      	ldr	r0, [pc, #240]	; (80077cc <main+0x368>)
 80076da:	f7fd fe0b 	bl	80052f4 <myESP8266_SendFrame>
				SERVER_PORT);
				break;
 80076de:	e082      	b.n	80077e6 <main+0x382>
			case CMD_START:
				myESP8266_SendFrame((uint8_t*) "CMD_START",
 80076e0:	f240 114d 	movw	r1, #333	; 0x14d
 80076e4:	483a      	ldr	r0, [pc, #232]	; (80077d0 <main+0x36c>)
 80076e6:	f7fd fe05 	bl	80052f4 <myESP8266_SendFrame>
				SERVER_PORT);
				break;
 80076ea:	e07c      	b.n	80077e6 <main+0x382>
			case CMD_STATUS:
				myESP8266_SendFrame((uint8_t*) "CMD_STATUS",
 80076ec:	f240 114d 	movw	r1, #333	; 0x14d
 80076f0:	4838      	ldr	r0, [pc, #224]	; (80077d4 <main+0x370>)
 80076f2:	f7fd fdff 	bl	80052f4 <myESP8266_SendFrame>
				SERVER_PORT);
				break;
 80076f6:	e076      	b.n	80077e6 <main+0x382>
			case CMD_CONFIG:
				myESP8266_SendFrame((uint8_t*) "CMD_CONFIG",
 80076f8:	f240 114d 	movw	r1, #333	; 0x14d
 80076fc:	4836      	ldr	r0, [pc, #216]	; (80077d8 <main+0x374>)
 80076fe:	f7fd fdf9 	bl	80052f4 <myESP8266_SendFrame>
				SERVER_PORT);
				break;
 8007702:	e070      	b.n	80077e6 <main+0x382>
			case CMD_GET_DATA:
				;
				char data[32];
				sprintf(&data, "CMD_GET_DATA%x%x%x%x%x%x%x%x%x", MyID[0],
 8007704:	4b35      	ldr	r3, [pc, #212]	; (80077dc <main+0x378>)
 8007706:	781b      	ldrb	r3, [r3, #0]
 8007708:	461c      	mov	r4, r3
						MyID[1], MyID[2], MyID[3], 0xDE, 0xAD, 0xBE, 0xEF, 255);
 800770a:	4b34      	ldr	r3, [pc, #208]	; (80077dc <main+0x378>)
 800770c:	785b      	ldrb	r3, [r3, #1]
				sprintf(&data, "CMD_GET_DATA%x%x%x%x%x%x%x%x%x", MyID[0],
 800770e:	461d      	mov	r5, r3
						MyID[1], MyID[2], MyID[3], 0xDE, 0xAD, 0xBE, 0xEF, 255);
 8007710:	4b32      	ldr	r3, [pc, #200]	; (80077dc <main+0x378>)
 8007712:	789b      	ldrb	r3, [r3, #2]
				sprintf(&data, "CMD_GET_DATA%x%x%x%x%x%x%x%x%x", MyID[0],
 8007714:	461a      	mov	r2, r3
						MyID[1], MyID[2], MyID[3], 0xDE, 0xAD, 0xBE, 0xEF, 255);
 8007716:	4b31      	ldr	r3, [pc, #196]	; (80077dc <main+0x378>)
 8007718:	78db      	ldrb	r3, [r3, #3]
				sprintf(&data, "CMD_GET_DATA%x%x%x%x%x%x%x%x%x", MyID[0],
 800771a:	4619      	mov	r1, r3
 800771c:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007720:	23ff      	movs	r3, #255	; 0xff
 8007722:	9306      	str	r3, [sp, #24]
 8007724:	23ef      	movs	r3, #239	; 0xef
 8007726:	9305      	str	r3, [sp, #20]
 8007728:	23be      	movs	r3, #190	; 0xbe
 800772a:	9304      	str	r3, [sp, #16]
 800772c:	23ad      	movs	r3, #173	; 0xad
 800772e:	9303      	str	r3, [sp, #12]
 8007730:	23de      	movs	r3, #222	; 0xde
 8007732:	9302      	str	r3, [sp, #8]
 8007734:	9101      	str	r1, [sp, #4]
 8007736:	9200      	str	r2, [sp, #0]
 8007738:	462b      	mov	r3, r5
 800773a:	4622      	mov	r2, r4
 800773c:	4928      	ldr	r1, [pc, #160]	; (80077e0 <main+0x37c>)
 800773e:	f001 fbb9 	bl	8008eb4 <siprintf>
				myESP8266_SendFrame((uint8_t*) data, SERVER_PORT);
 8007742:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007746:	f240 114d 	movw	r1, #333	; 0x14d
 800774a:	4618      	mov	r0, r3
 800774c:	f7fd fdd2 	bl	80052f4 <myESP8266_SendFrame>
				break;
 8007750:	e049      	b.n	80077e6 <main+0x382>
 8007752:	bf00      	nop
 8007754:	200004cd 	.word	0x200004cd
 8007758:	40021000 	.word	0x40021000
 800775c:	40021400 	.word	0x40021400
 8007760:	20000a50 	.word	0x20000a50
 8007764:	20000b70 	.word	0x20000b70
 8007768:	2000061c 	.word	0x2000061c
 800776c:	40020800 	.word	0x40020800
 8007770:	20000ddc 	.word	0x20000ddc
 8007774:	20000e5c 	.word	0x20000e5c
 8007778:	20000e1c 	.word	0x20000e1c
 800777c:	20000e9c 	.word	0x20000e9c
 8007780:	20000778 	.word	0x20000778
 8007784:	20000ab8 	.word	0x20000ab8
 8007788:	20000c18 	.word	0x20000c18
 800778c:	200008bc 	.word	0x200008bc
 8007790:	200008e0 	.word	0x200008e0
 8007794:	200006c8 	.word	0x200006c8
 8007798:	20000edc 	.word	0x20000edc
 800779c:	0800a270 	.word	0x0800a270
 80077a0:	0800a27c 	.word	0x0800a27c
 80077a4:	20000008 	.word	0x20000008
 80077a8:	20000014 	.word	0x20000014
 80077ac:	20000c78 	.word	0x20000c78
 80077b0:	20000620 	.word	0x20000620
 80077b4:	0800a28c 	.word	0x0800a28c
 80077b8:	20000512 	.word	0x20000512
 80077bc:	20000514 	.word	0x20000514
 80077c0:	0800a29c 	.word	0x0800a29c
 80077c4:	0800a2a8 	.word	0x0800a2a8
 80077c8:	0800a2bc 	.word	0x0800a2bc
 80077cc:	0800a2c8 	.word	0x0800a2c8
 80077d0:	0800a2d4 	.word	0x0800a2d4
 80077d4:	0800a2e0 	.word	0x0800a2e0
 80077d8:	0800a2ec 	.word	0x0800a2ec
 80077dc:	2000001c 	.word	0x2000001c
 80077e0:	0800a2f8 	.word	0x0800a2f8
			default:
				break;
 80077e4:	bf00      	nop
			}
			HAL_Delay(20);
 80077e6:	2014      	movs	r0, #20
 80077e8:	f7f9 fb3e 	bl	8000e68 <HAL_Delay>
			//      myESP8266_SendEnd();
			FIFO_Clear(&FIFO_RX);
 80077ec:	48b7      	ldr	r0, [pc, #732]	; (8007acc <main+0x668>)
 80077ee:	f7fd fef6 	bl	80055de <FIFO_Clear>
			PROTOCOL_LinBuffClr(&LinearBuffer);
 80077f2:	48b7      	ldr	r0, [pc, #732]	; (8007ad0 <main+0x66c>)
 80077f4:	f7fd ff35 	bl	8005662 <PROTOCOL_LinBuffClr>
			status = HAL_ERROR;
 80077f8:	2301      	movs	r3, #1
 80077fa:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
		}

		/* re-reading card reading support  */
		if (Flag_Close_RFID > 5000) {
 80077fe:	4bb5      	ldr	r3, [pc, #724]	; (8007ad4 <main+0x670>)
 8007800:	881b      	ldrh	r3, [r3, #0]
 8007802:	b29b      	uxth	r3, r3
 8007804:	f241 3288 	movw	r2, #5000	; 0x1388
 8007808:	4293      	cmp	r3, r2
 800780a:	d93b      	bls.n	8007884 <main+0x420>
			//TODO poprawic powielone zmienen + nie dzialajace przerwanie ponowienia
			if (Count_NoReadRFID > 2) {
 800780c:	4bb2      	ldr	r3, [pc, #712]	; (8007ad8 <main+0x674>)
 800780e:	781b      	ldrb	r3, [r3, #0]
 8007810:	b2db      	uxtb	r3, r3
 8007812:	2b02      	cmp	r3, #2
 8007814:	d90e      	bls.n	8007834 <main+0x3d0>
				rfid_onRead = 0;
 8007816:	4bb1      	ldr	r3, [pc, #708]	; (8007adc <main+0x678>)
 8007818:	2200      	movs	r2, #0
 800781a:	701a      	strb	r2, [r3, #0]
				Semaphor_CloseRFID = 0;
 800781c:	4bb0      	ldr	r3, [pc, #704]	; (8007ae0 <main+0x67c>)
 800781e:	2200      	movs	r2, #0
 8007820:	701a      	strb	r2, [r3, #0]
				Count_NoReadRFID = 0;
 8007822:	4bad      	ldr	r3, [pc, #692]	; (8007ad8 <main+0x674>)
 8007824:	2200      	movs	r2, #0
 8007826:	701a      	strb	r2, [r3, #0]
				Semaphor_NoReadRFID = 0;
 8007828:	4bae      	ldr	r3, [pc, #696]	; (8007ae4 <main+0x680>)
 800782a:	2200      	movs	r2, #0
 800782c:	701a      	strb	r2, [r3, #0]
				Flag_Close_RFID = 0;
 800782e:	4ba9      	ldr	r3, [pc, #676]	; (8007ad4 <main+0x670>)
 8007830:	2200      	movs	r2, #0
 8007832:	801a      	strh	r2, [r3, #0]

			}
			Flag_Close_RFID = 0;
 8007834:	4ba7      	ldr	r3, [pc, #668]	; (8007ad4 <main+0x670>)
 8007836:	2200      	movs	r2, #0
 8007838:	801a      	strh	r2, [r3, #0]
			Semaphor_CloseRFID = 0;
 800783a:	4ba9      	ldr	r3, [pc, #676]	; (8007ae0 <main+0x67c>)
 800783c:	2200      	movs	r2, #0
 800783e:	701a      	strb	r2, [r3, #0]
			Semaphor_NoReadRFID = 1;
 8007840:	4ba8      	ldr	r3, [pc, #672]	; (8007ae4 <main+0x680>)
 8007842:	2201      	movs	r2, #1
 8007844:	701a      	strb	r2, [r3, #0]
			Count_NoReadRFID++;
 8007846:	4ba4      	ldr	r3, [pc, #656]	; (8007ad8 <main+0x674>)
 8007848:	781b      	ldrb	r3, [r3, #0]
 800784a:	b2db      	uxtb	r3, r3
 800784c:	3301      	adds	r3, #1
 800784e:	b2da      	uxtb	r2, r3
 8007850:	4ba1      	ldr	r3, [pc, #644]	; (8007ad8 <main+0x674>)
 8007852:	701a      	strb	r2, [r3, #0]
			ssd1306_clear_screen(0x00);
 8007854:	2000      	movs	r0, #0
 8007856:	f7fe ffeb 	bl	8006830 <ssd1306_clear_screen>
			ssd1306_display_string(0, 0, (uint8_t*) "brak proba -> ", 14, 1);
 800785a:	2301      	movs	r3, #1
 800785c:	9300      	str	r3, [sp, #0]
 800785e:	230e      	movs	r3, #14
 8007860:	4aa1      	ldr	r2, [pc, #644]	; (8007ae8 <main+0x684>)
 8007862:	2100      	movs	r1, #0
 8007864:	2000      	movs	r0, #0
 8007866:	f7ff f985 	bl	8006b74 <ssd1306_display_string>
			ssd1306_display_num(100, 0, Count_NoReadRFID, 3, 14);
 800786a:	4b9b      	ldr	r3, [pc, #620]	; (8007ad8 <main+0x674>)
 800786c:	781b      	ldrb	r3, [r3, #0]
 800786e:	b2db      	uxtb	r3, r3
 8007870:	461a      	mov	r2, r3
 8007872:	230e      	movs	r3, #14
 8007874:	9300      	str	r3, [sp, #0]
 8007876:	2303      	movs	r3, #3
 8007878:	2100      	movs	r1, #0
 800787a:	2064      	movs	r0, #100	; 0x64
 800787c:	f7ff f90c 	bl	8006a98 <ssd1306_display_num>
			ssd1306_refresh_gram();
 8007880:	f7fe ffa0 	bl	80067c4 <ssd1306_refresh_gram>
		}

		if (Semaphor_CloseRFID && Flag_read_card > 250) { //TODO: wprowadzic enuma !!!, stworzyc funkcje switcha spi
 8007884:	4b96      	ldr	r3, [pc, #600]	; (8007ae0 <main+0x67c>)
 8007886:	781b      	ldrb	r3, [r3, #0]
 8007888:	b2db      	uxtb	r3, r3
 800788a:	2b00      	cmp	r3, #0
 800788c:	f000 8157 	beq.w	8007b3e <main+0x6da>
 8007890:	4b96      	ldr	r3, [pc, #600]	; (8007aec <main+0x688>)
 8007892:	881b      	ldrh	r3, [r3, #0]
 8007894:	b29b      	uxth	r3, r3
 8007896:	2bfa      	cmp	r3, #250	; 0xfa
 8007898:	f240 8151 	bls.w	8007b3e <main+0x6da>
			Flag_read_card = 0;
 800789c:	4b93      	ldr	r3, [pc, #588]	; (8007aec <main+0x688>)
 800789e:	2200      	movs	r2, #0
 80078a0:	801a      	strh	r2, [r3, #0]
			if (rfid_id) {
 80078a2:	4b93      	ldr	r3, [pc, #588]	; (8007af0 <main+0x68c>)
 80078a4:	781b      	ldrb	r3, [r3, #0]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d006      	beq.n	80078b8 <main+0x454>
				SPI_use_instance = &rfid1;
 80078aa:	4b92      	ldr	r3, [pc, #584]	; (8007af4 <main+0x690>)
 80078ac:	4a92      	ldr	r2, [pc, #584]	; (8007af8 <main+0x694>)
 80078ae:	601a      	str	r2, [r3, #0]
				rfid_id = 0;
 80078b0:	4b8f      	ldr	r3, [pc, #572]	; (8007af0 <main+0x68c>)
 80078b2:	2200      	movs	r2, #0
 80078b4:	701a      	strb	r2, [r3, #0]
 80078b6:	e005      	b.n	80078c4 <main+0x460>
			} else {
				SPI_use_instance = &rfid2;
 80078b8:	4b8e      	ldr	r3, [pc, #568]	; (8007af4 <main+0x690>)
 80078ba:	4a90      	ldr	r2, [pc, #576]	; (8007afc <main+0x698>)
 80078bc:	601a      	str	r2, [r3, #0]
				rfid_id = 1;
 80078be:	4b8c      	ldr	r3, [pc, #560]	; (8007af0 <main+0x68c>)
 80078c0:	2201      	movs	r2, #1
 80078c2:	701a      	strb	r2, [r3, #0]
			}
			if (MFRC522_Check(CardID) == MI_OK) {
 80078c4:	488e      	ldr	r0, [pc, #568]	; (8007b00 <main+0x69c>)
 80078c6:	f7fe fd38 	bl	800633a <MFRC522_Check>
 80078ca:	4603      	mov	r3, r0
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	f040 8133 	bne.w	8007b38 <main+0x6d4>
				OLED_refreshOn = 1;
 80078d2:	4b8c      	ldr	r3, [pc, #560]	; (8007b04 <main+0x6a0>)
 80078d4:	2201      	movs	r2, #1
 80078d6:	701a      	strb	r2, [r3, #0]
				rfid_onRead = 0;
 80078d8:	4b80      	ldr	r3, [pc, #512]	; (8007adc <main+0x678>)
 80078da:	2200      	movs	r2, #0
 80078dc:	701a      	strb	r2, [r3, #0]
				Semaphor_CloseRFID = 0;
 80078de:	4b80      	ldr	r3, [pc, #512]	; (8007ae0 <main+0x67c>)
 80078e0:	2200      	movs	r2, #0
 80078e2:	701a      	strb	r2, [r3, #0]
				Count_NoReadRFID = 0;
 80078e4:	4b7c      	ldr	r3, [pc, #496]	; (8007ad8 <main+0x674>)
 80078e6:	2200      	movs	r2, #0
 80078e8:	701a      	strb	r2, [r3, #0]
				Semaphor_NoReadRFID = 0;
 80078ea:	4b7e      	ldr	r3, [pc, #504]	; (8007ae4 <main+0x680>)
 80078ec:	2200      	movs	r2, #0
 80078ee:	701a      	strb	r2, [r3, #0]
				Flag_Close_RFID = 0;
 80078f0:	4b78      	ldr	r3, [pc, #480]	; (8007ad4 <main+0x670>)
 80078f2:	2200      	movs	r2, #0
 80078f4:	801a      	strh	r2, [r3, #0]

				printf("[%02x-%02x-%02x-%02x] \r\n", CardID[0], CardID[1],
 80078f6:	4b82      	ldr	r3, [pc, #520]	; (8007b00 <main+0x69c>)
 80078f8:	781b      	ldrb	r3, [r3, #0]
 80078fa:	4619      	mov	r1, r3
 80078fc:	4b80      	ldr	r3, [pc, #512]	; (8007b00 <main+0x69c>)
 80078fe:	785b      	ldrb	r3, [r3, #1]
 8007900:	461a      	mov	r2, r3
						CardID[2], CardID[3]);
 8007902:	4b7f      	ldr	r3, [pc, #508]	; (8007b00 <main+0x69c>)
 8007904:	789b      	ldrb	r3, [r3, #2]
				printf("[%02x-%02x-%02x-%02x] \r\n", CardID[0], CardID[1],
 8007906:	4618      	mov	r0, r3
						CardID[2], CardID[3]);
 8007908:	4b7d      	ldr	r3, [pc, #500]	; (8007b00 <main+0x69c>)
 800790a:	78db      	ldrb	r3, [r3, #3]
				printf("[%02x-%02x-%02x-%02x] \r\n", CardID[0], CardID[1],
 800790c:	9300      	str	r3, [sp, #0]
 800790e:	4603      	mov	r3, r0
 8007910:	487d      	ldr	r0, [pc, #500]	; (8007b08 <main+0x6a4>)
 8007912:	f001 fa53 	bl	8008dbc <iprintf>
//				HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, SET);
//				HAL_Delay(500);
//				HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, RESET);

				if (rfid_id) {
 8007916:	4b76      	ldr	r3, [pc, #472]	; (8007af0 <main+0x68c>)
 8007918:	781b      	ldrb	r3, [r3, #0]
 800791a:	2b00      	cmp	r3, #0
 800791c:	d05a      	beq.n	80079d4 <main+0x570>
					for (int q = 0; q <= 3; q++)
 800791e:	2300      	movs	r3, #0
 8007920:	65bb      	str	r3, [r7, #88]	; 0x58
 8007922:	e00b      	b.n	800793c <main+0x4d8>
						LastCard[q] = CardID[q];
 8007924:	4a76      	ldr	r2, [pc, #472]	; (8007b00 <main+0x69c>)
 8007926:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007928:	4413      	add	r3, r2
 800792a:	7819      	ldrb	r1, [r3, #0]
 800792c:	4a77      	ldr	r2, [pc, #476]	; (8007b0c <main+0x6a8>)
 800792e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007930:	4413      	add	r3, r2
 8007932:	460a      	mov	r2, r1
 8007934:	701a      	strb	r2, [r3, #0]
					for (int q = 0; q <= 3; q++)
 8007936:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007938:	3301      	adds	r3, #1
 800793a:	65bb      	str	r3, [r7, #88]	; 0x58
 800793c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800793e:	2b03      	cmp	r3, #3
 8007940:	ddf0      	ble.n	8007924 <main+0x4c0>
					ssd1306_display_string(0, 30, (uint8_t*) "Karta ID : ", 14,
 8007942:	2301      	movs	r3, #1
 8007944:	9300      	str	r3, [sp, #0]
 8007946:	230e      	movs	r3, #14
 8007948:	4a71      	ldr	r2, [pc, #452]	; (8007b10 <main+0x6ac>)
 800794a:	211e      	movs	r1, #30
 800794c:	2000      	movs	r0, #0
 800794e:	f7ff f911 	bl	8006b74 <ssd1306_display_string>
							1);
					ssd1306_display_num(0, 45, CardID[0], 3, 14);
 8007952:	4b6b      	ldr	r3, [pc, #428]	; (8007b00 <main+0x69c>)
 8007954:	781b      	ldrb	r3, [r3, #0]
 8007956:	461a      	mov	r2, r3
 8007958:	230e      	movs	r3, #14
 800795a:	9300      	str	r3, [sp, #0]
 800795c:	2303      	movs	r3, #3
 800795e:	212d      	movs	r1, #45	; 0x2d
 8007960:	2000      	movs	r0, #0
 8007962:	f7ff f899 	bl	8006a98 <ssd1306_display_num>
					ssd1306_display_char(21, 45, '-', 14, 1);
 8007966:	2301      	movs	r3, #1
 8007968:	9300      	str	r3, [sp, #0]
 800796a:	230e      	movs	r3, #14
 800796c:	222d      	movs	r2, #45	; 0x2d
 800796e:	212d      	movs	r1, #45	; 0x2d
 8007970:	2015      	movs	r0, #21
 8007972:	f7fe ffed 	bl	8006950 <ssd1306_display_char>
					ssd1306_display_num(28, 45, CardID[1], 3, 14);
 8007976:	4b62      	ldr	r3, [pc, #392]	; (8007b00 <main+0x69c>)
 8007978:	785b      	ldrb	r3, [r3, #1]
 800797a:	461a      	mov	r2, r3
 800797c:	230e      	movs	r3, #14
 800797e:	9300      	str	r3, [sp, #0]
 8007980:	2303      	movs	r3, #3
 8007982:	212d      	movs	r1, #45	; 0x2d
 8007984:	201c      	movs	r0, #28
 8007986:	f7ff f887 	bl	8006a98 <ssd1306_display_num>
					ssd1306_display_char(49, 45, '-', 14, 1);
 800798a:	2301      	movs	r3, #1
 800798c:	9300      	str	r3, [sp, #0]
 800798e:	230e      	movs	r3, #14
 8007990:	222d      	movs	r2, #45	; 0x2d
 8007992:	212d      	movs	r1, #45	; 0x2d
 8007994:	2031      	movs	r0, #49	; 0x31
 8007996:	f7fe ffdb 	bl	8006950 <ssd1306_display_char>
					ssd1306_display_num(56, 45, CardID[2], 3, 14);
 800799a:	4b59      	ldr	r3, [pc, #356]	; (8007b00 <main+0x69c>)
 800799c:	789b      	ldrb	r3, [r3, #2]
 800799e:	461a      	mov	r2, r3
 80079a0:	230e      	movs	r3, #14
 80079a2:	9300      	str	r3, [sp, #0]
 80079a4:	2303      	movs	r3, #3
 80079a6:	212d      	movs	r1, #45	; 0x2d
 80079a8:	2038      	movs	r0, #56	; 0x38
 80079aa:	f7ff f875 	bl	8006a98 <ssd1306_display_num>
					ssd1306_display_char(77, 45, '-', 14, 1);
 80079ae:	2301      	movs	r3, #1
 80079b0:	9300      	str	r3, [sp, #0]
 80079b2:	230e      	movs	r3, #14
 80079b4:	222d      	movs	r2, #45	; 0x2d
 80079b6:	212d      	movs	r1, #45	; 0x2d
 80079b8:	204d      	movs	r0, #77	; 0x4d
 80079ba:	f7fe ffc9 	bl	8006950 <ssd1306_display_char>
					ssd1306_display_num(84, 45, CardID[3], 3, 14);
 80079be:	4b50      	ldr	r3, [pc, #320]	; (8007b00 <main+0x69c>)
 80079c0:	78db      	ldrb	r3, [r3, #3]
 80079c2:	461a      	mov	r2, r3
 80079c4:	230e      	movs	r3, #14
 80079c6:	9300      	str	r3, [sp, #0]
 80079c8:	2303      	movs	r3, #3
 80079ca:	212d      	movs	r1, #45	; 0x2d
 80079cc:	2054      	movs	r0, #84	; 0x54
 80079ce:	f7ff f863 	bl	8006a98 <ssd1306_display_num>
 80079d2:	e078      	b.n	8007ac6 <main+0x662>
				} else {
					for (int q = 0; q <= 3; q++)
 80079d4:	2300      	movs	r3, #0
 80079d6:	657b      	str	r3, [r7, #84]	; 0x54
 80079d8:	e00b      	b.n	80079f2 <main+0x58e>
						LastSector[q] = CardID[q];
 80079da:	4a49      	ldr	r2, [pc, #292]	; (8007b00 <main+0x69c>)
 80079dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80079de:	4413      	add	r3, r2
 80079e0:	7819      	ldrb	r1, [r3, #0]
 80079e2:	4a4c      	ldr	r2, [pc, #304]	; (8007b14 <main+0x6b0>)
 80079e4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80079e6:	4413      	add	r3, r2
 80079e8:	460a      	mov	r2, r1
 80079ea:	701a      	strb	r2, [r3, #0]
					for (int q = 0; q <= 3; q++)
 80079ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80079ee:	3301      	adds	r3, #1
 80079f0:	657b      	str	r3, [r7, #84]	; 0x54
 80079f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80079f4:	2b03      	cmp	r3, #3
 80079f6:	ddf0      	ble.n	80079da <main+0x576>
					ssd1306_clear_screen(0x00);
 80079f8:	2000      	movs	r0, #0
 80079fa:	f7fe ff19 	bl	8006830 <ssd1306_clear_screen>
					ssd1306_display_string(0, 0, (uint8_t*) "Sektor ID : ", 14,
 80079fe:	2301      	movs	r3, #1
 8007a00:	9300      	str	r3, [sp, #0]
 8007a02:	230e      	movs	r3, #14
 8007a04:	4a44      	ldr	r2, [pc, #272]	; (8007b18 <main+0x6b4>)
 8007a06:	2100      	movs	r1, #0
 8007a08:	2000      	movs	r0, #0
 8007a0a:	f7ff f8b3 	bl	8006b74 <ssd1306_display_string>
							1);
					ssd1306_display_num(0, 15, CardID[0], 3, 14);
 8007a0e:	4b3c      	ldr	r3, [pc, #240]	; (8007b00 <main+0x69c>)
 8007a10:	781b      	ldrb	r3, [r3, #0]
 8007a12:	461a      	mov	r2, r3
 8007a14:	230e      	movs	r3, #14
 8007a16:	9300      	str	r3, [sp, #0]
 8007a18:	2303      	movs	r3, #3
 8007a1a:	210f      	movs	r1, #15
 8007a1c:	2000      	movs	r0, #0
 8007a1e:	f7ff f83b 	bl	8006a98 <ssd1306_display_num>
					ssd1306_display_char(21, 15, '-', 14, 1);
 8007a22:	2301      	movs	r3, #1
 8007a24:	9300      	str	r3, [sp, #0]
 8007a26:	230e      	movs	r3, #14
 8007a28:	222d      	movs	r2, #45	; 0x2d
 8007a2a:	210f      	movs	r1, #15
 8007a2c:	2015      	movs	r0, #21
 8007a2e:	f7fe ff8f 	bl	8006950 <ssd1306_display_char>
					ssd1306_display_num(28, 15, CardID[1], 3, 14);
 8007a32:	4b33      	ldr	r3, [pc, #204]	; (8007b00 <main+0x69c>)
 8007a34:	785b      	ldrb	r3, [r3, #1]
 8007a36:	461a      	mov	r2, r3
 8007a38:	230e      	movs	r3, #14
 8007a3a:	9300      	str	r3, [sp, #0]
 8007a3c:	2303      	movs	r3, #3
 8007a3e:	210f      	movs	r1, #15
 8007a40:	201c      	movs	r0, #28
 8007a42:	f7ff f829 	bl	8006a98 <ssd1306_display_num>
					ssd1306_display_char(49, 15, '-', 14, 1);
 8007a46:	2301      	movs	r3, #1
 8007a48:	9300      	str	r3, [sp, #0]
 8007a4a:	230e      	movs	r3, #14
 8007a4c:	222d      	movs	r2, #45	; 0x2d
 8007a4e:	210f      	movs	r1, #15
 8007a50:	2031      	movs	r0, #49	; 0x31
 8007a52:	f7fe ff7d 	bl	8006950 <ssd1306_display_char>
					ssd1306_display_num(56, 15, CardID[2], 3, 14);
 8007a56:	4b2a      	ldr	r3, [pc, #168]	; (8007b00 <main+0x69c>)
 8007a58:	789b      	ldrb	r3, [r3, #2]
 8007a5a:	461a      	mov	r2, r3
 8007a5c:	230e      	movs	r3, #14
 8007a5e:	9300      	str	r3, [sp, #0]
 8007a60:	2303      	movs	r3, #3
 8007a62:	210f      	movs	r1, #15
 8007a64:	2038      	movs	r0, #56	; 0x38
 8007a66:	f7ff f817 	bl	8006a98 <ssd1306_display_num>
					ssd1306_display_char(77, 15, '-', 14, 1);
 8007a6a:	2301      	movs	r3, #1
 8007a6c:	9300      	str	r3, [sp, #0]
 8007a6e:	230e      	movs	r3, #14
 8007a70:	222d      	movs	r2, #45	; 0x2d
 8007a72:	210f      	movs	r1, #15
 8007a74:	204d      	movs	r0, #77	; 0x4d
 8007a76:	f7fe ff6b 	bl	8006950 <ssd1306_display_char>
					ssd1306_display_num(84, 15, CardID[3], 3, 14);
 8007a7a:	4b21      	ldr	r3, [pc, #132]	; (8007b00 <main+0x69c>)
 8007a7c:	78db      	ldrb	r3, [r3, #3]
 8007a7e:	461a      	mov	r2, r3
 8007a80:	230e      	movs	r3, #14
 8007a82:	9300      	str	r3, [sp, #0]
 8007a84:	2303      	movs	r3, #3
 8007a86:	210f      	movs	r1, #15
 8007a88:	2054      	movs	r0, #84	; 0x54
 8007a8a:	f7ff f805 	bl	8006a98 <ssd1306_display_num>
					if (Home_checkCard(&HomeCardID, &CardID)) {
 8007a8e:	491c      	ldr	r1, [pc, #112]	; (8007b00 <main+0x69c>)
 8007a90:	4822      	ldr	r0, [pc, #136]	; (8007b1c <main+0x6b8>)
 8007a92:	f7fd fdfd 	bl	8005690 <Home_checkCard>
 8007a96:	4603      	mov	r3, r0
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d014      	beq.n	8007ac6 <main+0x662>
						NVIC_DisableIRQ(EXTI9_5_IRQn);
 8007a9c:	2017      	movs	r0, #23
 8007a9e:	f7ff fc6f 	bl	8007380 <__NVIC_DisableIRQ>
						Scan_falg = 0;
 8007aa2:	4b1f      	ldr	r3, [pc, #124]	; (8007b20 <main+0x6bc>)
 8007aa4:	2200      	movs	r2, #0
 8007aa6:	701a      	strb	r2, [r3, #0]
						Rotate90_flag = 1;
 8007aa8:	4b1e      	ldr	r3, [pc, #120]	; (8007b24 <main+0x6c0>)
 8007aaa:	2201      	movs	r2, #1
 8007aac:	701a      	strb	r2, [r3, #0]
						Motor_Left_impulse = 0;
 8007aae:	4b1e      	ldr	r3, [pc, #120]	; (8007b28 <main+0x6c4>)
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	801a      	strh	r2, [r3, #0]
						Motor_Right_impulse = 0;
 8007ab4:	4b1d      	ldr	r3, [pc, #116]	; (8007b2c <main+0x6c8>)
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	801a      	strh	r2, [r3, #0]
						MotorPID_Left.e_sum = 0;
 8007aba:	4b1d      	ldr	r3, [pc, #116]	; (8007b30 <main+0x6cc>)
 8007abc:	2200      	movs	r2, #0
 8007abe:	829a      	strh	r2, [r3, #20]
						MotorPID_Right.e_sum = 0;
 8007ac0:	4b1c      	ldr	r3, [pc, #112]	; (8007b34 <main+0x6d0>)
 8007ac2:	2200      	movs	r2, #0
 8007ac4:	829a      	strh	r2, [r3, #20]

					}
				}
				ssd1306_refresh_gram();
 8007ac6:	f7fe fe7d 	bl	80067c4 <ssd1306_refresh_gram>
 8007aca:	e038      	b.n	8007b3e <main+0x6da>
 8007acc:	20000008 	.word	0x20000008
 8007ad0:	20000014 	.word	0x20000014
 8007ad4:	20000510 	.word	0x20000510
 8007ad8:	200004cc 	.word	0x200004cc
 8007adc:	200004b5 	.word	0x200004b5
 8007ae0:	20000516 	.word	0x20000516
 8007ae4:	20000513 	.word	0x20000513
 8007ae8:	0800a318 	.word	0x0800a318
 8007aec:	2000072c 	.word	0x2000072c
 8007af0:	200004b4 	.word	0x200004b4
 8007af4:	2000061c 	.word	0x2000061c
 8007af8:	20000b70 	.word	0x20000b70
 8007afc:	20000a50 	.word	0x20000a50
 8007b00:	20000c6c 	.word	0x20000c6c
 8007b04:	20000735 	.word	0x20000735
 8007b08:	0800a328 	.word	0x0800a328
 8007b0c:	20000b68 	.word	0x20000b68
 8007b10:	0800a344 	.word	0x0800a344
 8007b14:	20000a4c 	.word	0x20000a4c
 8007b18:	0800a350 	.word	0x0800a350
 8007b1c:	20000020 	.word	0x20000020
 8007b20:	200004cd 	.word	0x200004cd
 8007b24:	20000517 	.word	0x20000517
 8007b28:	200004b8 	.word	0x200004b8
 8007b2c:	200004ba 	.word	0x200004ba
 8007b30:	200008e0 	.word	0x200008e0
 8007b34:	200008bc 	.word	0x200008bc
			} else {
				printf("Nie wykryto karty \r\n");
 8007b38:	489c      	ldr	r0, [pc, #624]	; (8007dac <main+0x948>)
 8007b3a:	f001 f9b3 	bl	8008ea4 <puts>
			}

		}

		/* thread of the robot's movement rotate90 */
		if (Rotate90_flag && FlagRead_LedStrip > 10) {
 8007b3e:	4b9c      	ldr	r3, [pc, #624]	; (8007db0 <main+0x94c>)
 8007b40:	781b      	ldrb	r3, [r3, #0]
 8007b42:	b2db      	uxtb	r3, r3
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d029      	beq.n	8007b9c <main+0x738>
 8007b48:	4b9a      	ldr	r3, [pc, #616]	; (8007db4 <main+0x950>)
 8007b4a:	781b      	ldrb	r3, [r3, #0]
 8007b4c:	b2db      	uxtb	r3, r3
 8007b4e:	2b0a      	cmp	r3, #10
 8007b50:	d924      	bls.n	8007b9c <main+0x738>
			FlagRead_LedStrip = 0;
 8007b52:	4b98      	ldr	r3, [pc, #608]	; (8007db4 <main+0x950>)
 8007b54:	2200      	movs	r2, #0
 8007b56:	701a      	strb	r2, [r3, #0]
			Maneuver_StructInit maneuver;
			maneuver.finishImpulse = 900;
 8007b58:	f44f 7361 	mov.w	r3, #900	; 0x384
 8007b5c:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
			maneuver.leftFinsh = Motor_Left_impulse;
 8007b60:	4b95      	ldr	r3, [pc, #596]	; (8007db8 <main+0x954>)
 8007b62:	881b      	ldrh	r3, [r3, #0]
 8007b64:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
			maneuver.rightFinsh = Motor_Right_impulse;
 8007b68:	4b94      	ldr	r3, [pc, #592]	; (8007dbc <main+0x958>)
 8007b6a:	881b      	ldrh	r3, [r3, #0]
 8007b6c:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
			MotorPID_Left.ValueTask = 3;
 8007b70:	4b93      	ldr	r3, [pc, #588]	; (8007dc0 <main+0x95c>)
 8007b72:	4a94      	ldr	r2, [pc, #592]	; (8007dc4 <main+0x960>)
 8007b74:	61da      	str	r2, [r3, #28]
			MotorPID_Right.ValueTask = 3;
 8007b76:	4b94      	ldr	r3, [pc, #592]	; (8007dc8 <main+0x964>)
 8007b78:	4a92      	ldr	r2, [pc, #584]	; (8007dc4 <main+0x960>)
 8007b7a:	61da      	str	r2, [r3, #28]
//			vMotorAction_LedStrip(&MotorLeft, &MotorRight,
//								rotationInPlace_Left);
			if (Home_ManeuverRotate(&MotorLeft, &MotorRight, rotateLeft,
 8007b7c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8007b80:	2200      	movs	r2, #0
 8007b82:	4992      	ldr	r1, [pc, #584]	; (8007dcc <main+0x968>)
 8007b84:	4892      	ldr	r0, [pc, #584]	; (8007dd0 <main+0x96c>)
 8007b86:	f7fd fe27 	bl	80057d8 <Home_ManeuverRotate>
 8007b8a:	4603      	mov	r3, r0
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d005      	beq.n	8007b9c <main+0x738>
					&maneuver)) {
				Rotate90_flag = 0;
 8007b90:	4b87      	ldr	r3, [pc, #540]	; (8007db0 <main+0x94c>)
 8007b92:	2200      	movs	r2, #0
 8007b94:	701a      	strb	r2, [r3, #0]
				Home_flag = 1;
 8007b96:	4b8f      	ldr	r3, [pc, #572]	; (8007dd4 <main+0x970>)
 8007b98:	2201      	movs	r2, #1
 8007b9a:	701a      	strb	r2, [r3, #0]
//				NVIC_EnableIRQ(EXTI9_5_IRQn);
			}
		}

		/* thread of the robot's movement home support */
		if (Home_flag && FlagRead_LedStrip >= 10) {
 8007b9c:	4b8d      	ldr	r3, [pc, #564]	; (8007dd4 <main+0x970>)
 8007b9e:	781b      	ldrb	r3, [r3, #0]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d05a      	beq.n	8007c5a <main+0x7f6>
 8007ba4:	4b83      	ldr	r3, [pc, #524]	; (8007db4 <main+0x950>)
 8007ba6:	781b      	ldrb	r3, [r3, #0]
 8007ba8:	b2db      	uxtb	r3, r3
 8007baa:	2b09      	cmp	r3, #9
 8007bac:	d955      	bls.n	8007c5a <main+0x7f6>
			FlagRead_LedStrip = 0;
 8007bae:	4b81      	ldr	r3, [pc, #516]	; (8007db4 <main+0x950>)
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	701a      	strb	r2, [r3, #0]
			vLedStrip_ReadStatus(&LedStrip);
 8007bb4:	4888      	ldr	r0, [pc, #544]	; (8007dd8 <main+0x974>)
 8007bb6:	f7fd fe67 	bl	8005888 <vLedStrip_ReadStatus>
			LedStrip_Speed = Home_motorControl(&LedStrip);
 8007bba:	4887      	ldr	r0, [pc, #540]	; (8007dd8 <main+0x974>)
 8007bbc:	f7fd fd96 	bl	80056ec <Home_motorControl>
 8007bc0:	4602      	mov	r2, r0
 8007bc2:	4b86      	ldr	r3, [pc, #536]	; (8007ddc <main+0x978>)
 8007bc4:	4611      	mov	r1, r2
 8007bc6:	7019      	strb	r1, [r3, #0]
 8007bc8:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8007bcc:	7059      	strb	r1, [r3, #1]
 8007bce:	f3c2 4207 	ubfx	r2, r2, #16, #8
 8007bd2:	709a      	strb	r2, [r3, #2]
			if ((speed + LedStrip_Speed.LeftSpeed) >= 0) {
 8007bd4:	4b82      	ldr	r3, [pc, #520]	; (8007de0 <main+0x97c>)
 8007bd6:	881b      	ldrh	r3, [r3, #0]
 8007bd8:	b21b      	sxth	r3, r3
 8007bda:	461a      	mov	r2, r3
 8007bdc:	4b7f      	ldr	r3, [pc, #508]	; (8007ddc <main+0x978>)
 8007bde:	f993 3000 	ldrsb.w	r3, [r3]
 8007be2:	4413      	add	r3, r2
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	db0f      	blt.n	8007c08 <main+0x7a4>
				MotorPID_Left.ValueTask = speed + LedStrip_Speed.LeftSpeed;
 8007be8:	4b7d      	ldr	r3, [pc, #500]	; (8007de0 <main+0x97c>)
 8007bea:	881b      	ldrh	r3, [r3, #0]
 8007bec:	b21b      	sxth	r3, r3
 8007bee:	461a      	mov	r2, r3
 8007bf0:	4b7a      	ldr	r3, [pc, #488]	; (8007ddc <main+0x978>)
 8007bf2:	f993 3000 	ldrsb.w	r3, [r3]
 8007bf6:	4413      	add	r3, r2
 8007bf8:	ee07 3a90 	vmov	s15, r3
 8007bfc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007c00:	4b6f      	ldr	r3, [pc, #444]	; (8007dc0 <main+0x95c>)
 8007c02:	edc3 7a07 	vstr	s15, [r3, #28]
 8007c06:	e003      	b.n	8007c10 <main+0x7ac>
			} else {
				MotorPID_Left.ValueTask = 0;
 8007c08:	4b6d      	ldr	r3, [pc, #436]	; (8007dc0 <main+0x95c>)
 8007c0a:	f04f 0200 	mov.w	r2, #0
 8007c0e:	61da      	str	r2, [r3, #28]
			}
			if ((speed + LedStrip_Speed.RightSpeed) >= 0) {
 8007c10:	4b73      	ldr	r3, [pc, #460]	; (8007de0 <main+0x97c>)
 8007c12:	881b      	ldrh	r3, [r3, #0]
 8007c14:	b21b      	sxth	r3, r3
 8007c16:	461a      	mov	r2, r3
 8007c18:	4b70      	ldr	r3, [pc, #448]	; (8007ddc <main+0x978>)
 8007c1a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8007c1e:	4413      	add	r3, r2
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	db0f      	blt.n	8007c44 <main+0x7e0>
				MotorPID_Right.ValueTask = speed + LedStrip_Speed.RightSpeed;
 8007c24:	4b6e      	ldr	r3, [pc, #440]	; (8007de0 <main+0x97c>)
 8007c26:	881b      	ldrh	r3, [r3, #0]
 8007c28:	b21b      	sxth	r3, r3
 8007c2a:	461a      	mov	r2, r3
 8007c2c:	4b6b      	ldr	r3, [pc, #428]	; (8007ddc <main+0x978>)
 8007c2e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8007c32:	4413      	add	r3, r2
 8007c34:	ee07 3a90 	vmov	s15, r3
 8007c38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007c3c:	4b62      	ldr	r3, [pc, #392]	; (8007dc8 <main+0x964>)
 8007c3e:	edc3 7a07 	vstr	s15, [r3, #28]
 8007c42:	e003      	b.n	8007c4c <main+0x7e8>
			} else {
				MotorPID_Right.ValueTask = 0;
 8007c44:	4b60      	ldr	r3, [pc, #384]	; (8007dc8 <main+0x964>)
 8007c46:	f04f 0200 	mov.w	r2, #0
 8007c4a:	61da      	str	r2, [r3, #28]
			}
			vMotorAction_LedStrip(&MotorLeft, &MotorRight,
 8007c4c:	4b63      	ldr	r3, [pc, #396]	; (8007ddc <main+0x978>)
 8007c4e:	789b      	ldrb	r3, [r3, #2]
 8007c50:	461a      	mov	r2, r3
 8007c52:	495e      	ldr	r1, [pc, #376]	; (8007dcc <main+0x968>)
 8007c54:	485e      	ldr	r0, [pc, #376]	; (8007dd0 <main+0x96c>)
 8007c56:	f7fe fa43 	bl	80060e0 <vMotorAction_LedStrip>
					LedStrip_Speed.Action);
		}

		/* thread of the robot's movement support */
		if (Scan_falg && FlagRead_LedStrip >= 10) {
 8007c5a:	4b62      	ldr	r3, [pc, #392]	; (8007de4 <main+0x980>)
 8007c5c:	781b      	ldrb	r3, [r3, #0]
 8007c5e:	b2db      	uxtb	r3, r3
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d05e      	beq.n	8007d22 <main+0x8be>
 8007c64:	4b53      	ldr	r3, [pc, #332]	; (8007db4 <main+0x950>)
 8007c66:	781b      	ldrb	r3, [r3, #0]
 8007c68:	b2db      	uxtb	r3, r3
 8007c6a:	2b09      	cmp	r3, #9
 8007c6c:	d959      	bls.n	8007d22 <main+0x8be>
			FlagRead_LedStrip = 0;
 8007c6e:	4b51      	ldr	r3, [pc, #324]	; (8007db4 <main+0x950>)
 8007c70:	2200      	movs	r2, #0
 8007c72:	701a      	strb	r2, [r3, #0]
			vLedStrip_ReadStatus(&LedStrip);
 8007c74:	4858      	ldr	r0, [pc, #352]	; (8007dd8 <main+0x974>)
 8007c76:	f7fd fe07 	bl	8005888 <vLedStrip_ReadStatus>
			LedStrip_Speed = vLed_control(&LedStrip, Semaphor_NoReadRFID);
 8007c7a:	4b5b      	ldr	r3, [pc, #364]	; (8007de8 <main+0x984>)
 8007c7c:	781b      	ldrb	r3, [r3, #0]
 8007c7e:	b2db      	uxtb	r3, r3
 8007c80:	4619      	mov	r1, r3
 8007c82:	4855      	ldr	r0, [pc, #340]	; (8007dd8 <main+0x974>)
 8007c84:	f7fd fe70 	bl	8005968 <vLed_control>
 8007c88:	4602      	mov	r2, r0
 8007c8a:	4b54      	ldr	r3, [pc, #336]	; (8007ddc <main+0x978>)
 8007c8c:	4611      	mov	r1, r2
 8007c8e:	7019      	strb	r1, [r3, #0]
 8007c90:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8007c94:	7059      	strb	r1, [r3, #1]
 8007c96:	f3c2 4207 	ubfx	r2, r2, #16, #8
 8007c9a:	709a      	strb	r2, [r3, #2]
			if ((speed + LedStrip_Speed.LeftSpeed) >= 0) {
 8007c9c:	4b50      	ldr	r3, [pc, #320]	; (8007de0 <main+0x97c>)
 8007c9e:	881b      	ldrh	r3, [r3, #0]
 8007ca0:	b21b      	sxth	r3, r3
 8007ca2:	461a      	mov	r2, r3
 8007ca4:	4b4d      	ldr	r3, [pc, #308]	; (8007ddc <main+0x978>)
 8007ca6:	f993 3000 	ldrsb.w	r3, [r3]
 8007caa:	4413      	add	r3, r2
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	db0f      	blt.n	8007cd0 <main+0x86c>
				MotorPID_Left.ValueTask = speed + LedStrip_Speed.LeftSpeed;
 8007cb0:	4b4b      	ldr	r3, [pc, #300]	; (8007de0 <main+0x97c>)
 8007cb2:	881b      	ldrh	r3, [r3, #0]
 8007cb4:	b21b      	sxth	r3, r3
 8007cb6:	461a      	mov	r2, r3
 8007cb8:	4b48      	ldr	r3, [pc, #288]	; (8007ddc <main+0x978>)
 8007cba:	f993 3000 	ldrsb.w	r3, [r3]
 8007cbe:	4413      	add	r3, r2
 8007cc0:	ee07 3a90 	vmov	s15, r3
 8007cc4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007cc8:	4b3d      	ldr	r3, [pc, #244]	; (8007dc0 <main+0x95c>)
 8007cca:	edc3 7a07 	vstr	s15, [r3, #28]
 8007cce:	e003      	b.n	8007cd8 <main+0x874>
			} else {
				MotorPID_Left.ValueTask = 0;
 8007cd0:	4b3b      	ldr	r3, [pc, #236]	; (8007dc0 <main+0x95c>)
 8007cd2:	f04f 0200 	mov.w	r2, #0
 8007cd6:	61da      	str	r2, [r3, #28]
			}
			if ((speed + LedStrip_Speed.RightSpeed) >= 0) {
 8007cd8:	4b41      	ldr	r3, [pc, #260]	; (8007de0 <main+0x97c>)
 8007cda:	881b      	ldrh	r3, [r3, #0]
 8007cdc:	b21b      	sxth	r3, r3
 8007cde:	461a      	mov	r2, r3
 8007ce0:	4b3e      	ldr	r3, [pc, #248]	; (8007ddc <main+0x978>)
 8007ce2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8007ce6:	4413      	add	r3, r2
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	db0f      	blt.n	8007d0c <main+0x8a8>
				MotorPID_Right.ValueTask = speed + LedStrip_Speed.RightSpeed;
 8007cec:	4b3c      	ldr	r3, [pc, #240]	; (8007de0 <main+0x97c>)
 8007cee:	881b      	ldrh	r3, [r3, #0]
 8007cf0:	b21b      	sxth	r3, r3
 8007cf2:	461a      	mov	r2, r3
 8007cf4:	4b39      	ldr	r3, [pc, #228]	; (8007ddc <main+0x978>)
 8007cf6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8007cfa:	4413      	add	r3, r2
 8007cfc:	ee07 3a90 	vmov	s15, r3
 8007d00:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007d04:	4b30      	ldr	r3, [pc, #192]	; (8007dc8 <main+0x964>)
 8007d06:	edc3 7a07 	vstr	s15, [r3, #28]
 8007d0a:	e003      	b.n	8007d14 <main+0x8b0>
			} else {
				MotorPID_Right.ValueTask = 0;
 8007d0c:	4b2e      	ldr	r3, [pc, #184]	; (8007dc8 <main+0x964>)
 8007d0e:	f04f 0200 	mov.w	r2, #0
 8007d12:	61da      	str	r2, [r3, #28]
			}
			vMotorAction_LedStrip(&MotorLeft, &MotorRight,
 8007d14:	4b31      	ldr	r3, [pc, #196]	; (8007ddc <main+0x978>)
 8007d16:	789b      	ldrb	r3, [r3, #2]
 8007d18:	461a      	mov	r2, r3
 8007d1a:	492c      	ldr	r1, [pc, #176]	; (8007dcc <main+0x968>)
 8007d1c:	482c      	ldr	r0, [pc, #176]	; (8007dd0 <main+0x96c>)
 8007d1e:	f7fe f9df 	bl	80060e0 <vMotorAction_LedStrip>
					LedStrip_Speed.Action);
		}

		/* the thread of the PID Controller */
		if (FlagPID >= 10) {
 8007d22:	4b32      	ldr	r3, [pc, #200]	; (8007dec <main+0x988>)
 8007d24:	781b      	ldrb	r3, [r3, #0]
 8007d26:	b2db      	uxtb	r3, r3
 8007d28:	2b09      	cmp	r3, #9
 8007d2a:	f67f ac59 	bls.w	80075e0 <main+0x17c>
			FlagPID = 0;
 8007d2e:	4b2f      	ldr	r3, [pc, #188]	; (8007dec <main+0x988>)
 8007d30:	2200      	movs	r2, #0
 8007d32:	701a      	strb	r2, [r3, #0]
			if (Rotate90_flag) {
 8007d34:	4b1e      	ldr	r3, [pc, #120]	; (8007db0 <main+0x94c>)
 8007d36:	781b      	ldrb	r3, [r3, #0]
 8007d38:	b2db      	uxtb	r3, r3
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d063      	beq.n	8007e06 <main+0x9a2>
				uint16_t encoderCounterL = uGetCounterTim(MotorLeft.Tim_Encoder);
 8007d3e:	4b24      	ldr	r3, [pc, #144]	; (8007dd0 <main+0x96c>)
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	4618      	mov	r0, r3
 8007d44:	f7fd ffbe 	bl	8005cc4 <uGetCounterTim>
 8007d48:	4603      	mov	r3, r0
 8007d4a:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
				uint16_t encoderCounterR = uGetCounterTim(MotorRight.Tim_Encoder);
 8007d4e:	4b1f      	ldr	r3, [pc, #124]	; (8007dcc <main+0x968>)
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	4618      	mov	r0, r3
 8007d54:	f7fd ffb6 	bl	8005cc4 <uGetCounterTim>
 8007d58:	4603      	mov	r3, r0
 8007d5a:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
				if (encoderCounterL < 500) {
 8007d5e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8007d62:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8007d66:	d208      	bcs.n	8007d7a <main+0x916>
					Motor_Left_impulse += encoderCounterL;
 8007d68:	4b13      	ldr	r3, [pc, #76]	; (8007db8 <main+0x954>)
 8007d6a:	881a      	ldrh	r2, [r3, #0]
 8007d6c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8007d70:	4413      	add	r3, r2
 8007d72:	b29a      	uxth	r2, r3
 8007d74:	4b10      	ldr	r3, [pc, #64]	; (8007db8 <main+0x954>)
 8007d76:	801a      	strh	r2, [r3, #0]
 8007d78:	e00a      	b.n	8007d90 <main+0x92c>
					} else {
						Motor_Left_impulse +=  (1000 - encoderCounterL);
 8007d7a:	4b0f      	ldr	r3, [pc, #60]	; (8007db8 <main+0x954>)
 8007d7c:	881a      	ldrh	r2, [r3, #0]
 8007d7e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8007d82:	1ad3      	subs	r3, r2, r3
 8007d84:	b29b      	uxth	r3, r3
 8007d86:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8007d8a:	b29a      	uxth	r2, r3
 8007d8c:	4b0a      	ldr	r3, [pc, #40]	; (8007db8 <main+0x954>)
 8007d8e:	801a      	strh	r2, [r3, #0]
					}
				if (encoderCounterR < 500) {
 8007d90:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8007d94:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8007d98:	d22a      	bcs.n	8007df0 <main+0x98c>
					Motor_Right_impulse += encoderCounterR;
 8007d9a:	4b08      	ldr	r3, [pc, #32]	; (8007dbc <main+0x958>)
 8007d9c:	881a      	ldrh	r2, [r3, #0]
 8007d9e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8007da2:	4413      	add	r3, r2
 8007da4:	b29a      	uxth	r2, r3
 8007da6:	4b05      	ldr	r3, [pc, #20]	; (8007dbc <main+0x958>)
 8007da8:	801a      	strh	r2, [r3, #0]
 8007daa:	e02c      	b.n	8007e06 <main+0x9a2>
 8007dac:	0800a360 	.word	0x0800a360
 8007db0:	20000517 	.word	0x20000517
 8007db4:	20000734 	.word	0x20000734
 8007db8:	200004b8 	.word	0x200004b8
 8007dbc:	200004ba 	.word	0x200004ba
 8007dc0:	200008e0 	.word	0x200008e0
 8007dc4:	40400000 	.word	0x40400000
 8007dc8:	200008bc 	.word	0x200008bc
 8007dcc:	20000ab8 	.word	0x20000ab8
 8007dd0:	20000c18 	.word	0x20000c18
 8007dd4:	200004b6 	.word	0x200004b6
 8007dd8:	20000778 	.word	0x20000778
 8007ddc:	20000ae8 	.word	0x20000ae8
 8007de0:	20000024 	.word	0x20000024
 8007de4:	200004cd 	.word	0x200004cd
 8007de8:	20000513 	.word	0x20000513
 8007dec:	20000ae4 	.word	0x20000ae4
					} else {
						Motor_Right_impulse +=(1000 - encoderCounterR);
 8007df0:	4b2a      	ldr	r3, [pc, #168]	; (8007e9c <main+0xa38>)
 8007df2:	881a      	ldrh	r2, [r3, #0]
 8007df4:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8007df8:	1ad3      	subs	r3, r2, r3
 8007dfa:	b29b      	uxth	r3, r3
 8007dfc:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8007e00:	b29a      	uxth	r2, r3
 8007e02:	4b26      	ldr	r3, [pc, #152]	; (8007e9c <main+0xa38>)
 8007e04:	801a      	strh	r2, [r3, #0]
					}
			}
			vMotorPID_Control(&MotorPID_Left, &MotorLeft);
 8007e06:	4926      	ldr	r1, [pc, #152]	; (8007ea0 <main+0xa3c>)
 8007e08:	4826      	ldr	r0, [pc, #152]	; (8007ea4 <main+0xa40>)
 8007e0a:	f7fe f8c9 	bl	8005fa0 <vMotorPID_Control>
			vMotorPID_Control(&MotorPID_Right, &MotorRight);
 8007e0e:	4926      	ldr	r1, [pc, #152]	; (8007ea8 <main+0xa44>)
 8007e10:	4826      	ldr	r0, [pc, #152]	; (8007eac <main+0xa48>)
 8007e12:	f7fe f8c5 	bl	8005fa0 <vMotorPID_Control>

			watek1 = TIM2->CNT;
 8007e16:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e1c:	b2da      	uxtb	r2, r3
 8007e1e:	4b24      	ldr	r3, [pc, #144]	; (8007eb0 <main+0xa4c>)
 8007e20:	701a      	strb	r2, [r3, #0]
			watek2 = TIM3->CNT;
 8007e22:	4b24      	ldr	r3, [pc, #144]	; (8007eb4 <main+0xa50>)
 8007e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e26:	b2da      	uxtb	r2, r3
 8007e28:	4b23      	ldr	r3, [pc, #140]	; (8007eb8 <main+0xa54>)
 8007e2a:	701a      	strb	r2, [r3, #0]
			error1 = MotorPID_Left.ExecutionValue;
 8007e2c:	4b1d      	ldr	r3, [pc, #116]	; (8007ea4 <main+0xa40>)
 8007e2e:	6a1b      	ldr	r3, [r3, #32]
 8007e30:	4618      	mov	r0, r3
 8007e32:	f7f8 fb99 	bl	8000568 <__aeabi_f2d>
 8007e36:	4603      	mov	r3, r0
 8007e38:	460c      	mov	r4, r1
 8007e3a:	4a20      	ldr	r2, [pc, #128]	; (8007ebc <main+0xa58>)
 8007e3c:	e882 0018 	stmia.w	r2, {r3, r4}
			error2 = MotorPID_Right.ExecutionValue;
 8007e40:	4b1a      	ldr	r3, [pc, #104]	; (8007eac <main+0xa48>)
 8007e42:	6a1b      	ldr	r3, [r3, #32]
 8007e44:	4618      	mov	r0, r3
 8007e46:	f7f8 fb8f 	bl	8000568 <__aeabi_f2d>
 8007e4a:	4603      	mov	r3, r0
 8007e4c:	460c      	mov	r4, r1
 8007e4e:	4a1c      	ldr	r2, [pc, #112]	; (8007ec0 <main+0xa5c>)
 8007e50:	e882 0018 	stmia.w	r2, {r3, r4}

			vMotor_SetPWM(&MotorLeft, error1);
 8007e54:	4b19      	ldr	r3, [pc, #100]	; (8007ebc <main+0xa58>)
 8007e56:	cb18      	ldmia	r3, {r3, r4}
 8007e58:	4618      	mov	r0, r3
 8007e5a:	4621      	mov	r1, r4
 8007e5c:	f7f8 fdea 	bl	8000a34 <__aeabi_d2uiz>
 8007e60:	4603      	mov	r3, r0
 8007e62:	b2db      	uxtb	r3, r3
 8007e64:	4619      	mov	r1, r3
 8007e66:	480e      	ldr	r0, [pc, #56]	; (8007ea0 <main+0xa3c>)
 8007e68:	f7fe f824 	bl	8005eb4 <vMotor_SetPWM>
			vMotor_SetPWM(&MotorRight, error2);
 8007e6c:	4b14      	ldr	r3, [pc, #80]	; (8007ec0 <main+0xa5c>)
 8007e6e:	cb18      	ldmia	r3, {r3, r4}
 8007e70:	4618      	mov	r0, r3
 8007e72:	4621      	mov	r1, r4
 8007e74:	f7f8 fdde 	bl	8000a34 <__aeabi_d2uiz>
 8007e78:	4603      	mov	r3, r0
 8007e7a:	b2db      	uxtb	r3, r3
 8007e7c:	4619      	mov	r1, r3
 8007e7e:	480a      	ldr	r0, [pc, #40]	; (8007ea8 <main+0xa44>)
 8007e80:	f7fe f818 	bl	8005eb4 <vMotor_SetPWM>

			vClearCounter(MotorLeft.Tim_Encoder);
 8007e84:	4b06      	ldr	r3, [pc, #24]	; (8007ea0 <main+0xa3c>)
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	4618      	mov	r0, r3
 8007e8a:	f7fd ff28 	bl	8005cde <vClearCounter>
			vClearCounter(MotorRight.Tim_Encoder);
 8007e8e:	4b06      	ldr	r3, [pc, #24]	; (8007ea8 <main+0xa44>)
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	4618      	mov	r0, r3
 8007e94:	f7fd ff23 	bl	8005cde <vClearCounter>
		if(CheckStatus_flag > 1000){
 8007e98:	f7ff bba2 	b.w	80075e0 <main+0x17c>
 8007e9c:	200004ba 	.word	0x200004ba
 8007ea0:	20000c18 	.word	0x20000c18
 8007ea4:	200008e0 	.word	0x200008e0
 8007ea8:	20000ab8 	.word	0x20000ab8
 8007eac:	200008bc 	.word	0x200008bc
 8007eb0:	20000a08 	.word	0x20000a08
 8007eb4:	40000400 	.word	0x40000400
 8007eb8:	20000736 	.word	0x20000736
 8007ebc:	20000b60 	.word	0x20000b60
 8007ec0:	20000c70 	.word	0x20000c70

08007ec4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8007ec4:	b580      	push	{r7, lr}
 8007ec6:	b094      	sub	sp, #80	; 0x50
 8007ec8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8007eca:	f107 0320 	add.w	r3, r7, #32
 8007ece:	2230      	movs	r2, #48	; 0x30
 8007ed0:	2100      	movs	r1, #0
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	f000 ff69 	bl	8008daa <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8007ed8:	f107 030c 	add.w	r3, r7, #12
 8007edc:	2200      	movs	r2, #0
 8007ede:	601a      	str	r2, [r3, #0]
 8007ee0:	605a      	str	r2, [r3, #4]
 8007ee2:	609a      	str	r2, [r3, #8]
 8007ee4:	60da      	str	r2, [r3, #12]
 8007ee6:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE()
 8007ee8:	2300      	movs	r3, #0
 8007eea:	60bb      	str	r3, [r7, #8]
 8007eec:	4a2b      	ldr	r2, [pc, #172]	; (8007f9c <SystemClock_Config+0xd8>)
 8007eee:	4b2b      	ldr	r3, [pc, #172]	; (8007f9c <SystemClock_Config+0xd8>)
 8007ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ef2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007ef6:	6413      	str	r3, [r2, #64]	; 0x40
 8007ef8:	4b28      	ldr	r3, [pc, #160]	; (8007f9c <SystemClock_Config+0xd8>)
 8007efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007efc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007f00:	60bb      	str	r3, [r7, #8]
 8007f02:	68bb      	ldr	r3, [r7, #8]
	;
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8007f04:	2300      	movs	r3, #0
 8007f06:	607b      	str	r3, [r7, #4]
 8007f08:	4a25      	ldr	r2, [pc, #148]	; (8007fa0 <SystemClock_Config+0xdc>)
 8007f0a:	4b25      	ldr	r3, [pc, #148]	; (8007fa0 <SystemClock_Config+0xdc>)
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007f12:	6013      	str	r3, [r2, #0]
 8007f14:	4b22      	ldr	r3, [pc, #136]	; (8007fa0 <SystemClock_Config+0xdc>)
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007f1c:	607b      	str	r3, [r7, #4]
 8007f1e:	687b      	ldr	r3, [r7, #4]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8007f20:	2302      	movs	r3, #2
 8007f22:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8007f24:	2301      	movs	r3, #1
 8007f26:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8007f28:	2310      	movs	r3, #16
 8007f2a:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007f2c:	2302      	movs	r3, #2
 8007f2e:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8007f30:	2300      	movs	r3, #0
 8007f32:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8007f34:	2308      	movs	r3, #8
 8007f36:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 180;
 8007f38:	23b4      	movs	r3, #180	; 0xb4
 8007f3a:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8007f3c:	2302      	movs	r3, #2
 8007f3e:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8007f40:	2304      	movs	r3, #4
 8007f42:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8007f44:	f107 0320 	add.w	r3, r7, #32
 8007f48:	4618      	mov	r0, r3
 8007f4a:	f7fa faa1 	bl	8002490 <HAL_RCC_OscConfig>
 8007f4e:	4603      	mov	r3, r0
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d001      	beq.n	8007f58 <SystemClock_Config+0x94>
		Error_Handler();
 8007f54:	f000 f896 	bl	8008084 <Error_Handler>
	}
	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 8007f58:	f7fa fa4a 	bl	80023f0 <HAL_PWREx_EnableOverDrive>
 8007f5c:	4603      	mov	r3, r0
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d001      	beq.n	8007f66 <SystemClock_Config+0xa2>
		Error_Handler();
 8007f62:	f000 f88f 	bl	8008084 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8007f66:	230f      	movs	r3, #15
 8007f68:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007f6a:	2302      	movs	r3, #2
 8007f6c:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007f6e:	2300      	movs	r3, #0
 8007f70:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8007f72:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8007f76:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8007f78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007f7c:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8007f7e:	f107 030c 	add.w	r3, r7, #12
 8007f82:	2105      	movs	r1, #5
 8007f84:	4618      	mov	r0, r3
 8007f86:	f7fa fcc5 	bl	8002914 <HAL_RCC_ClockConfig>
 8007f8a:	4603      	mov	r3, r0
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d001      	beq.n	8007f94 <SystemClock_Config+0xd0>
		Error_Handler();
 8007f90:	f000 f878 	bl	8008084 <Error_Handler>
	}
}
 8007f94:	bf00      	nop
 8007f96:	3750      	adds	r7, #80	; 0x50
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	bd80      	pop	{r7, pc}
 8007f9c:	40023800 	.word	0x40023800
 8007fa0:	40007000 	.word	0x40007000

08007fa4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
//###############
//##############
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8007fa4:	b480      	push	{r7}
 8007fa6:	b083      	sub	sp, #12
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM12)
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	4a1a      	ldr	r2, [pc, #104]	; (800801c <HAL_TIM_PeriodElapsedCallback+0x78>)
 8007fb2:	4293      	cmp	r3, r2
 8007fb4:	d106      	bne.n	8007fc4 <HAL_TIM_PeriodElapsedCallback+0x20>
		Flag_read_card++;
 8007fb6:	4b1a      	ldr	r3, [pc, #104]	; (8008020 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8007fb8:	881b      	ldrh	r3, [r3, #0]
 8007fba:	b29b      	uxth	r3, r3
 8007fbc:	3301      	adds	r3, #1
 8007fbe:	b29a      	uxth	r2, r3
 8007fc0:	4b17      	ldr	r3, [pc, #92]	; (8008020 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8007fc2:	801a      	strh	r2, [r3, #0]
	FlagPID++;
 8007fc4:	4b17      	ldr	r3, [pc, #92]	; (8008024 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8007fc6:	781b      	ldrb	r3, [r3, #0]
 8007fc8:	b2db      	uxtb	r3, r3
 8007fca:	3301      	adds	r3, #1
 8007fcc:	b2da      	uxtb	r2, r3
 8007fce:	4b15      	ldr	r3, [pc, #84]	; (8008024 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8007fd0:	701a      	strb	r2, [r3, #0]
	FlagRead_LedStrip++;
 8007fd2:	4b15      	ldr	r3, [pc, #84]	; (8008028 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8007fd4:	781b      	ldrb	r3, [r3, #0]
 8007fd6:	b2db      	uxtb	r3, r3
 8007fd8:	3301      	adds	r3, #1
 8007fda:	b2da      	uxtb	r2, r3
 8007fdc:	4b12      	ldr	r3, [pc, #72]	; (8008028 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8007fde:	701a      	strb	r2, [r3, #0]
	ADC_flag++;
 8007fe0:	4b12      	ldr	r3, [pc, #72]	; (800802c <HAL_TIM_PeriodElapsedCallback+0x88>)
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	3301      	adds	r3, #1
 8007fe6:	4a11      	ldr	r2, [pc, #68]	; (800802c <HAL_TIM_PeriodElapsedCallback+0x88>)
 8007fe8:	6013      	str	r3, [r2, #0]
	CheckStatus_flag++;
 8007fea:	4b11      	ldr	r3, [pc, #68]	; (8008030 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8007fec:	881b      	ldrh	r3, [r3, #0]
 8007fee:	b29b      	uxth	r3, r3
 8007ff0:	3301      	adds	r3, #1
 8007ff2:	b29a      	uxth	r2, r3
 8007ff4:	4b0e      	ldr	r3, [pc, #56]	; (8008030 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8007ff6:	801a      	strh	r2, [r3, #0]
	if (Semaphor_CloseRFID) {
 8007ff8:	4b0e      	ldr	r3, [pc, #56]	; (8008034 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8007ffa:	781b      	ldrb	r3, [r3, #0]
 8007ffc:	b2db      	uxtb	r3, r3
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d006      	beq.n	8008010 <HAL_TIM_PeriodElapsedCallback+0x6c>
		Flag_Close_RFID++;
 8008002:	4b0d      	ldr	r3, [pc, #52]	; (8008038 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8008004:	881b      	ldrh	r3, [r3, #0]
 8008006:	b29b      	uxth	r3, r3
 8008008:	3301      	adds	r3, #1
 800800a:	b29a      	uxth	r2, r3
 800800c:	4b0a      	ldr	r3, [pc, #40]	; (8008038 <HAL_TIM_PeriodElapsedCallback+0x94>)
 800800e:	801a      	strh	r2, [r3, #0]
	}
}
 8008010:	bf00      	nop
 8008012:	370c      	adds	r7, #12
 8008014:	46bd      	mov	sp, r7
 8008016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801a:	4770      	bx	lr
 800801c:	40001800 	.word	0x40001800
 8008020:	2000072c 	.word	0x2000072c
 8008024:	20000ae4 	.word	0x20000ae4
 8008028:	20000734 	.word	0x20000734
 800802c:	20000730 	.word	0x20000730
 8008030:	20000514 	.word	0x20000514
 8008034:	20000516 	.word	0x20000516
 8008038:	20000510 	.word	0x20000510

0800803c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800803c:	b480      	push	{r7}
 800803e:	b083      	sub	sp, #12
 8008040:	af00      	add	r7, sp, #0
 8008042:	4603      	mov	r3, r0
 8008044:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == EXTI8_CloseCard_Pin) {
 8008046:	88fb      	ldrh	r3, [r7, #6]
 8008048:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800804c:	d10b      	bne.n	8008066 <HAL_GPIO_EXTI_Callback+0x2a>
		OLED_refreshOn = 1;
 800804e:	4b09      	ldr	r3, [pc, #36]	; (8008074 <HAL_GPIO_EXTI_Callback+0x38>)
 8008050:	2201      	movs	r2, #1
 8008052:	701a      	strb	r2, [r3, #0]
		Semaphor_NoReadRFID = 0;  //
 8008054:	4b08      	ldr	r3, [pc, #32]	; (8008078 <HAL_GPIO_EXTI_Callback+0x3c>)
 8008056:	2200      	movs	r2, #0
 8008058:	701a      	strb	r2, [r3, #0]
		Semaphor_CloseRFID = 1;
 800805a:	4b08      	ldr	r3, [pc, #32]	; (800807c <HAL_GPIO_EXTI_Callback+0x40>)
 800805c:	2201      	movs	r2, #1
 800805e:	701a      	strb	r2, [r3, #0]
		rfid_onRead = 1;
 8008060:	4b07      	ldr	r3, [pc, #28]	; (8008080 <HAL_GPIO_EXTI_Callback+0x44>)
 8008062:	2201      	movs	r2, #1
 8008064:	701a      	strb	r2, [r3, #0]
	}
}
 8008066:	bf00      	nop
 8008068:	370c      	adds	r7, #12
 800806a:	46bd      	mov	sp, r7
 800806c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008070:	4770      	bx	lr
 8008072:	bf00      	nop
 8008074:	20000735 	.word	0x20000735
 8008078:	20000513 	.word	0x20000513
 800807c:	20000516 	.word	0x20000516
 8008080:	200004b5 	.word	0x200004b5

08008084 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8008084:	b480      	push	{r7}
 8008086:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8008088:	bf00      	nop
 800808a:	46bd      	mov	sp, r7
 800808c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008090:	4770      	bx	lr
	...

08008094 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi5;
SPI_HandleTypeDef hspi6;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8008094:	b580      	push	{r7, lr}
 8008096:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8008098:	4b17      	ldr	r3, [pc, #92]	; (80080f8 <MX_SPI2_Init+0x64>)
 800809a:	4a18      	ldr	r2, [pc, #96]	; (80080fc <MX_SPI2_Init+0x68>)
 800809c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800809e:	4b16      	ldr	r3, [pc, #88]	; (80080f8 <MX_SPI2_Init+0x64>)
 80080a0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80080a4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80080a6:	4b14      	ldr	r3, [pc, #80]	; (80080f8 <MX_SPI2_Init+0x64>)
 80080a8:	2200      	movs	r2, #0
 80080aa:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80080ac:	4b12      	ldr	r3, [pc, #72]	; (80080f8 <MX_SPI2_Init+0x64>)
 80080ae:	2200      	movs	r2, #0
 80080b0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80080b2:	4b11      	ldr	r3, [pc, #68]	; (80080f8 <MX_SPI2_Init+0x64>)
 80080b4:	2200      	movs	r2, #0
 80080b6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80080b8:	4b0f      	ldr	r3, [pc, #60]	; (80080f8 <MX_SPI2_Init+0x64>)
 80080ba:	2200      	movs	r2, #0
 80080bc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80080be:	4b0e      	ldr	r3, [pc, #56]	; (80080f8 <MX_SPI2_Init+0x64>)
 80080c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80080c4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80080c6:	4b0c      	ldr	r3, [pc, #48]	; (80080f8 <MX_SPI2_Init+0x64>)
 80080c8:	2228      	movs	r2, #40	; 0x28
 80080ca:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80080cc:	4b0a      	ldr	r3, [pc, #40]	; (80080f8 <MX_SPI2_Init+0x64>)
 80080ce:	2200      	movs	r2, #0
 80080d0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80080d2:	4b09      	ldr	r3, [pc, #36]	; (80080f8 <MX_SPI2_Init+0x64>)
 80080d4:	2200      	movs	r2, #0
 80080d6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80080d8:	4b07      	ldr	r3, [pc, #28]	; (80080f8 <MX_SPI2_Init+0x64>)
 80080da:	2200      	movs	r2, #0
 80080dc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80080de:	4b06      	ldr	r3, [pc, #24]	; (80080f8 <MX_SPI2_Init+0x64>)
 80080e0:	220a      	movs	r2, #10
 80080e2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80080e4:	4804      	ldr	r0, [pc, #16]	; (80080f8 <MX_SPI2_Init+0x64>)
 80080e6:	f7fa fde1 	bl	8002cac <HAL_SPI_Init>
 80080ea:	4603      	mov	r3, r0
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d001      	beq.n	80080f4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80080f0:	f7ff ffc8 	bl	8008084 <Error_Handler>
  }

}
 80080f4:	bf00      	nop
 80080f6:	bd80      	pop	{r7, pc}
 80080f8:	20000c7c 	.word	0x20000c7c
 80080fc:	40003800 	.word	0x40003800

08008100 <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8008100:	b580      	push	{r7, lr}
 8008102:	af00      	add	r7, sp, #0

  hspi4.Instance = SPI4;
 8008104:	4b17      	ldr	r3, [pc, #92]	; (8008164 <MX_SPI4_Init+0x64>)
 8008106:	4a18      	ldr	r2, [pc, #96]	; (8008168 <MX_SPI4_Init+0x68>)
 8008108:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 800810a:	4b16      	ldr	r3, [pc, #88]	; (8008164 <MX_SPI4_Init+0x64>)
 800810c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8008110:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8008112:	4b14      	ldr	r3, [pc, #80]	; (8008164 <MX_SPI4_Init+0x64>)
 8008114:	2200      	movs	r2, #0
 8008116:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8008118:	4b12      	ldr	r3, [pc, #72]	; (8008164 <MX_SPI4_Init+0x64>)
 800811a:	2200      	movs	r2, #0
 800811c:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 800811e:	4b11      	ldr	r3, [pc, #68]	; (8008164 <MX_SPI4_Init+0x64>)
 8008120:	2200      	movs	r2, #0
 8008122:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8008124:	4b0f      	ldr	r3, [pc, #60]	; (8008164 <MX_SPI4_Init+0x64>)
 8008126:	2200      	movs	r2, #0
 8008128:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 800812a:	4b0e      	ldr	r3, [pc, #56]	; (8008164 <MX_SPI4_Init+0x64>)
 800812c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008130:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8008132:	4b0c      	ldr	r3, [pc, #48]	; (8008164 <MX_SPI4_Init+0x64>)
 8008134:	2228      	movs	r2, #40	; 0x28
 8008136:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8008138:	4b0a      	ldr	r3, [pc, #40]	; (8008164 <MX_SPI4_Init+0x64>)
 800813a:	2200      	movs	r2, #0
 800813c:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 800813e:	4b09      	ldr	r3, [pc, #36]	; (8008164 <MX_SPI4_Init+0x64>)
 8008140:	2200      	movs	r2, #0
 8008142:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008144:	4b07      	ldr	r3, [pc, #28]	; (8008164 <MX_SPI4_Init+0x64>)
 8008146:	2200      	movs	r2, #0
 8008148:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 10;
 800814a:	4b06      	ldr	r3, [pc, #24]	; (8008164 <MX_SPI4_Init+0x64>)
 800814c:	220a      	movs	r2, #10
 800814e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8008150:	4804      	ldr	r0, [pc, #16]	; (8008164 <MX_SPI4_Init+0x64>)
 8008152:	f7fa fdab 	bl	8002cac <HAL_SPI_Init>
 8008156:	4603      	mov	r3, r0
 8008158:	2b00      	cmp	r3, #0
 800815a:	d001      	beq.n	8008160 <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 800815c:	f7ff ff92 	bl	8008084 <Error_Handler>
  }

}
 8008160:	bf00      	nop
 8008162:	bd80      	pop	{r7, pc}
 8008164:	20000d84 	.word	0x20000d84
 8008168:	40013400 	.word	0x40013400

0800816c <MX_SPI5_Init>:
/* SPI5 init function */
void MX_SPI5_Init(void)
{
 800816c:	b580      	push	{r7, lr}
 800816e:	af00      	add	r7, sp, #0

  hspi5.Instance = SPI5;
 8008170:	4b17      	ldr	r3, [pc, #92]	; (80081d0 <MX_SPI5_Init+0x64>)
 8008172:	4a18      	ldr	r2, [pc, #96]	; (80081d4 <MX_SPI5_Init+0x68>)
 8008174:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8008176:	4b16      	ldr	r3, [pc, #88]	; (80081d0 <MX_SPI5_Init+0x64>)
 8008178:	f44f 7282 	mov.w	r2, #260	; 0x104
 800817c:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 800817e:	4b14      	ldr	r3, [pc, #80]	; (80081d0 <MX_SPI5_Init+0x64>)
 8008180:	2200      	movs	r2, #0
 8008182:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8008184:	4b12      	ldr	r3, [pc, #72]	; (80081d0 <MX_SPI5_Init+0x64>)
 8008186:	2200      	movs	r2, #0
 8008188:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 800818a:	4b11      	ldr	r3, [pc, #68]	; (80081d0 <MX_SPI5_Init+0x64>)
 800818c:	2200      	movs	r2, #0
 800818e:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8008190:	4b0f      	ldr	r3, [pc, #60]	; (80081d0 <MX_SPI5_Init+0x64>)
 8008192:	2200      	movs	r2, #0
 8008194:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8008196:	4b0e      	ldr	r3, [pc, #56]	; (80081d0 <MX_SPI5_Init+0x64>)
 8008198:	f44f 7200 	mov.w	r2, #512	; 0x200
 800819c:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800819e:	4b0c      	ldr	r3, [pc, #48]	; (80081d0 <MX_SPI5_Init+0x64>)
 80081a0:	2228      	movs	r2, #40	; 0x28
 80081a2:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80081a4:	4b0a      	ldr	r3, [pc, #40]	; (80081d0 <MX_SPI5_Init+0x64>)
 80081a6:	2200      	movs	r2, #0
 80081a8:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80081aa:	4b09      	ldr	r3, [pc, #36]	; (80081d0 <MX_SPI5_Init+0x64>)
 80081ac:	2200      	movs	r2, #0
 80081ae:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80081b0:	4b07      	ldr	r3, [pc, #28]	; (80081d0 <MX_SPI5_Init+0x64>)
 80081b2:	2200      	movs	r2, #0
 80081b4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 80081b6:	4b06      	ldr	r3, [pc, #24]	; (80081d0 <MX_SPI5_Init+0x64>)
 80081b8:	220a      	movs	r2, #10
 80081ba:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 80081bc:	4804      	ldr	r0, [pc, #16]	; (80081d0 <MX_SPI5_Init+0x64>)
 80081be:	f7fa fd75 	bl	8002cac <HAL_SPI_Init>
 80081c2:	4603      	mov	r3, r0
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d001      	beq.n	80081cc <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 80081c8:	f7ff ff5c 	bl	8008084 <Error_Handler>
  }

}
 80081cc:	bf00      	nop
 80081ce:	bd80      	pop	{r7, pc}
 80081d0:	20000cd4 	.word	0x20000cd4
 80081d4:	40015000 	.word	0x40015000

080081d8 <MX_SPI6_Init>:
/* SPI6 init function */
void MX_SPI6_Init(void)
{
 80081d8:	b580      	push	{r7, lr}
 80081da:	af00      	add	r7, sp, #0

  hspi6.Instance = SPI6;
 80081dc:	4b18      	ldr	r3, [pc, #96]	; (8008240 <MX_SPI6_Init+0x68>)
 80081de:	4a19      	ldr	r2, [pc, #100]	; (8008244 <MX_SPI6_Init+0x6c>)
 80081e0:	601a      	str	r2, [r3, #0]
  hspi6.Init.Mode = SPI_MODE_MASTER;
 80081e2:	4b17      	ldr	r3, [pc, #92]	; (8008240 <MX_SPI6_Init+0x68>)
 80081e4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80081e8:	605a      	str	r2, [r3, #4]
  hspi6.Init.Direction = SPI_DIRECTION_1LINE;
 80081ea:	4b15      	ldr	r3, [pc, #84]	; (8008240 <MX_SPI6_Init+0x68>)
 80081ec:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80081f0:	609a      	str	r2, [r3, #8]
  hspi6.Init.DataSize = SPI_DATASIZE_8BIT;
 80081f2:	4b13      	ldr	r3, [pc, #76]	; (8008240 <MX_SPI6_Init+0x68>)
 80081f4:	2200      	movs	r2, #0
 80081f6:	60da      	str	r2, [r3, #12]
  hspi6.Init.CLKPolarity = SPI_POLARITY_LOW;
 80081f8:	4b11      	ldr	r3, [pc, #68]	; (8008240 <MX_SPI6_Init+0x68>)
 80081fa:	2200      	movs	r2, #0
 80081fc:	611a      	str	r2, [r3, #16]
  hspi6.Init.CLKPhase = SPI_PHASE_1EDGE;
 80081fe:	4b10      	ldr	r3, [pc, #64]	; (8008240 <MX_SPI6_Init+0x68>)
 8008200:	2200      	movs	r2, #0
 8008202:	615a      	str	r2, [r3, #20]
  hspi6.Init.NSS = SPI_NSS_SOFT;
 8008204:	4b0e      	ldr	r3, [pc, #56]	; (8008240 <MX_SPI6_Init+0x68>)
 8008206:	f44f 7200 	mov.w	r2, #512	; 0x200
 800820a:	619a      	str	r2, [r3, #24]
  hspi6.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800820c:	4b0c      	ldr	r3, [pc, #48]	; (8008240 <MX_SPI6_Init+0x68>)
 800820e:	2220      	movs	r2, #32
 8008210:	61da      	str	r2, [r3, #28]
  hspi6.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8008212:	4b0b      	ldr	r3, [pc, #44]	; (8008240 <MX_SPI6_Init+0x68>)
 8008214:	2200      	movs	r2, #0
 8008216:	621a      	str	r2, [r3, #32]
  hspi6.Init.TIMode = SPI_TIMODE_DISABLE;
 8008218:	4b09      	ldr	r3, [pc, #36]	; (8008240 <MX_SPI6_Init+0x68>)
 800821a:	2200      	movs	r2, #0
 800821c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi6.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800821e:	4b08      	ldr	r3, [pc, #32]	; (8008240 <MX_SPI6_Init+0x68>)
 8008220:	2200      	movs	r2, #0
 8008222:	629a      	str	r2, [r3, #40]	; 0x28
  hspi6.Init.CRCPolynomial = 10;
 8008224:	4b06      	ldr	r3, [pc, #24]	; (8008240 <MX_SPI6_Init+0x68>)
 8008226:	220a      	movs	r2, #10
 8008228:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi6) != HAL_OK)
 800822a:	4805      	ldr	r0, [pc, #20]	; (8008240 <MX_SPI6_Init+0x68>)
 800822c:	f7fa fd3e 	bl	8002cac <HAL_SPI_Init>
 8008230:	4603      	mov	r3, r0
 8008232:	2b00      	cmp	r3, #0
 8008234:	d001      	beq.n	800823a <MX_SPI6_Init+0x62>
  {
    Error_Handler();
 8008236:	f7ff ff25 	bl	8008084 <Error_Handler>
  }

}
 800823a:	bf00      	nop
 800823c:	bd80      	pop	{r7, pc}
 800823e:	bf00      	nop
 8008240:	20000d2c 	.word	0x20000d2c
 8008244:	40015400 	.word	0x40015400

08008248 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8008248:	b580      	push	{r7, lr}
 800824a:	b090      	sub	sp, #64	; 0x40
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008250:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8008254:	2200      	movs	r2, #0
 8008256:	601a      	str	r2, [r3, #0]
 8008258:	605a      	str	r2, [r3, #4]
 800825a:	609a      	str	r2, [r3, #8]
 800825c:	60da      	str	r2, [r3, #12]
 800825e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	4a65      	ldr	r2, [pc, #404]	; (80083fc <HAL_SPI_MspInit+0x1b4>)
 8008266:	4293      	cmp	r3, r2
 8008268:	d12d      	bne.n	80082c6 <HAL_SPI_MspInit+0x7e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800826a:	2300      	movs	r3, #0
 800826c:	62bb      	str	r3, [r7, #40]	; 0x28
 800826e:	4a64      	ldr	r2, [pc, #400]	; (8008400 <HAL_SPI_MspInit+0x1b8>)
 8008270:	4b63      	ldr	r3, [pc, #396]	; (8008400 <HAL_SPI_MspInit+0x1b8>)
 8008272:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008274:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008278:	6413      	str	r3, [r2, #64]	; 0x40
 800827a:	4b61      	ldr	r3, [pc, #388]	; (8008400 <HAL_SPI_MspInit+0x1b8>)
 800827c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800827e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008282:	62bb      	str	r3, [r7, #40]	; 0x28
 8008284:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008286:	2300      	movs	r3, #0
 8008288:	627b      	str	r3, [r7, #36]	; 0x24
 800828a:	4a5d      	ldr	r2, [pc, #372]	; (8008400 <HAL_SPI_MspInit+0x1b8>)
 800828c:	4b5c      	ldr	r3, [pc, #368]	; (8008400 <HAL_SPI_MspInit+0x1b8>)
 800828e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008290:	f043 0302 	orr.w	r3, r3, #2
 8008294:	6313      	str	r3, [r2, #48]	; 0x30
 8008296:	4b5a      	ldr	r3, [pc, #360]	; (8008400 <HAL_SPI_MspInit+0x1b8>)
 8008298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800829a:	f003 0302 	and.w	r3, r3, #2
 800829e:	627b      	str	r3, [r7, #36]	; 0x24
 80082a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**SPI2 GPIO Configuration    
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80082a2:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80082a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80082a8:	2302      	movs	r3, #2
 80082aa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80082ac:	2300      	movs	r3, #0
 80082ae:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80082b0:	2303      	movs	r3, #3
 80082b2:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80082b4:	2305      	movs	r3, #5
 80082b6:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80082b8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80082bc:	4619      	mov	r1, r3
 80082be:	4851      	ldr	r0, [pc, #324]	; (8008404 <HAL_SPI_MspInit+0x1bc>)
 80082c0:	f7f9 fea2 	bl	8002008 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI6_MspInit 1 */

  /* USER CODE END SPI6_MspInit 1 */
  }
}
 80082c4:	e096      	b.n	80083f4 <HAL_SPI_MspInit+0x1ac>
  else if(spiHandle->Instance==SPI4)
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	4a4f      	ldr	r2, [pc, #316]	; (8008408 <HAL_SPI_MspInit+0x1c0>)
 80082cc:	4293      	cmp	r3, r2
 80082ce:	d12c      	bne.n	800832a <HAL_SPI_MspInit+0xe2>
    __HAL_RCC_SPI4_CLK_ENABLE();
 80082d0:	2300      	movs	r3, #0
 80082d2:	623b      	str	r3, [r7, #32]
 80082d4:	4a4a      	ldr	r2, [pc, #296]	; (8008400 <HAL_SPI_MspInit+0x1b8>)
 80082d6:	4b4a      	ldr	r3, [pc, #296]	; (8008400 <HAL_SPI_MspInit+0x1b8>)
 80082d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082da:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80082de:	6453      	str	r3, [r2, #68]	; 0x44
 80082e0:	4b47      	ldr	r3, [pc, #284]	; (8008400 <HAL_SPI_MspInit+0x1b8>)
 80082e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082e4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80082e8:	623b      	str	r3, [r7, #32]
 80082ea:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80082ec:	2300      	movs	r3, #0
 80082ee:	61fb      	str	r3, [r7, #28]
 80082f0:	4a43      	ldr	r2, [pc, #268]	; (8008400 <HAL_SPI_MspInit+0x1b8>)
 80082f2:	4b43      	ldr	r3, [pc, #268]	; (8008400 <HAL_SPI_MspInit+0x1b8>)
 80082f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082f6:	f043 0310 	orr.w	r3, r3, #16
 80082fa:	6313      	str	r3, [r2, #48]	; 0x30
 80082fc:	4b40      	ldr	r3, [pc, #256]	; (8008400 <HAL_SPI_MspInit+0x1b8>)
 80082fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008300:	f003 0310 	and.w	r3, r3, #16
 8008304:	61fb      	str	r3, [r7, #28]
 8008306:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8008308:	2364      	movs	r3, #100	; 0x64
 800830a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800830c:	2302      	movs	r3, #2
 800830e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008310:	2300      	movs	r3, #0
 8008312:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008314:	2303      	movs	r3, #3
 8008316:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8008318:	2305      	movs	r3, #5
 800831a:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800831c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8008320:	4619      	mov	r1, r3
 8008322:	483a      	ldr	r0, [pc, #232]	; (800840c <HAL_SPI_MspInit+0x1c4>)
 8008324:	f7f9 fe70 	bl	8002008 <HAL_GPIO_Init>
}
 8008328:	e064      	b.n	80083f4 <HAL_SPI_MspInit+0x1ac>
  else if(spiHandle->Instance==SPI5)
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	4a38      	ldr	r2, [pc, #224]	; (8008410 <HAL_SPI_MspInit+0x1c8>)
 8008330:	4293      	cmp	r3, r2
 8008332:	d12d      	bne.n	8008390 <HAL_SPI_MspInit+0x148>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8008334:	2300      	movs	r3, #0
 8008336:	61bb      	str	r3, [r7, #24]
 8008338:	4a31      	ldr	r2, [pc, #196]	; (8008400 <HAL_SPI_MspInit+0x1b8>)
 800833a:	4b31      	ldr	r3, [pc, #196]	; (8008400 <HAL_SPI_MspInit+0x1b8>)
 800833c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800833e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008342:	6453      	str	r3, [r2, #68]	; 0x44
 8008344:	4b2e      	ldr	r3, [pc, #184]	; (8008400 <HAL_SPI_MspInit+0x1b8>)
 8008346:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008348:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800834c:	61bb      	str	r3, [r7, #24]
 800834e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8008350:	2300      	movs	r3, #0
 8008352:	617b      	str	r3, [r7, #20]
 8008354:	4a2a      	ldr	r2, [pc, #168]	; (8008400 <HAL_SPI_MspInit+0x1b8>)
 8008356:	4b2a      	ldr	r3, [pc, #168]	; (8008400 <HAL_SPI_MspInit+0x1b8>)
 8008358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800835a:	f043 0320 	orr.w	r3, r3, #32
 800835e:	6313      	str	r3, [r2, #48]	; 0x30
 8008360:	4b27      	ldr	r3, [pc, #156]	; (8008400 <HAL_SPI_MspInit+0x1b8>)
 8008362:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008364:	f003 0320 	and.w	r3, r3, #32
 8008368:	617b      	str	r3, [r7, #20]
 800836a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800836c:	f44f 7360 	mov.w	r3, #896	; 0x380
 8008370:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008372:	2302      	movs	r3, #2
 8008374:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008376:	2300      	movs	r3, #0
 8008378:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800837a:	2303      	movs	r3, #3
 800837c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 800837e:	2305      	movs	r3, #5
 8008380:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8008382:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8008386:	4619      	mov	r1, r3
 8008388:	4822      	ldr	r0, [pc, #136]	; (8008414 <HAL_SPI_MspInit+0x1cc>)
 800838a:	f7f9 fe3d 	bl	8002008 <HAL_GPIO_Init>
}
 800838e:	e031      	b.n	80083f4 <HAL_SPI_MspInit+0x1ac>
  else if(spiHandle->Instance==SPI6)
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	4a20      	ldr	r2, [pc, #128]	; (8008418 <HAL_SPI_MspInit+0x1d0>)
 8008396:	4293      	cmp	r3, r2
 8008398:	d12c      	bne.n	80083f4 <HAL_SPI_MspInit+0x1ac>
    __HAL_RCC_SPI6_CLK_ENABLE();
 800839a:	2300      	movs	r3, #0
 800839c:	613b      	str	r3, [r7, #16]
 800839e:	4a18      	ldr	r2, [pc, #96]	; (8008400 <HAL_SPI_MspInit+0x1b8>)
 80083a0:	4b17      	ldr	r3, [pc, #92]	; (8008400 <HAL_SPI_MspInit+0x1b8>)
 80083a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80083a4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80083a8:	6453      	str	r3, [r2, #68]	; 0x44
 80083aa:	4b15      	ldr	r3, [pc, #84]	; (8008400 <HAL_SPI_MspInit+0x1b8>)
 80083ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80083ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80083b2:	613b      	str	r3, [r7, #16]
 80083b4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80083b6:	2300      	movs	r3, #0
 80083b8:	60fb      	str	r3, [r7, #12]
 80083ba:	4a11      	ldr	r2, [pc, #68]	; (8008400 <HAL_SPI_MspInit+0x1b8>)
 80083bc:	4b10      	ldr	r3, [pc, #64]	; (8008400 <HAL_SPI_MspInit+0x1b8>)
 80083be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80083c4:	6313      	str	r3, [r2, #48]	; 0x30
 80083c6:	4b0e      	ldr	r3, [pc, #56]	; (8008400 <HAL_SPI_MspInit+0x1b8>)
 80083c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083ce:	60fb      	str	r3, [r7, #12]
 80083d0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 80083d2:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 80083d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80083d8:	2302      	movs	r3, #2
 80083da:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80083dc:	2300      	movs	r3, #0
 80083de:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80083e0:	2303      	movs	r3, #3
 80083e2:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI6;
 80083e4:	2305      	movs	r3, #5
 80083e6:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80083e8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80083ec:	4619      	mov	r1, r3
 80083ee:	480b      	ldr	r0, [pc, #44]	; (800841c <HAL_SPI_MspInit+0x1d4>)
 80083f0:	f7f9 fe0a 	bl	8002008 <HAL_GPIO_Init>
}
 80083f4:	bf00      	nop
 80083f6:	3740      	adds	r7, #64	; 0x40
 80083f8:	46bd      	mov	sp, r7
 80083fa:	bd80      	pop	{r7, pc}
 80083fc:	40003800 	.word	0x40003800
 8008400:	40023800 	.word	0x40023800
 8008404:	40020400 	.word	0x40020400
 8008408:	40013400 	.word	0x40013400
 800840c:	40021000 	.word	0x40021000
 8008410:	40015000 	.word	0x40015000
 8008414:	40021400 	.word	0x40021400
 8008418:	40015400 	.word	0x40015400
 800841c:	40021800 	.word	0x40021800

08008420 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008420:	b480      	push	{r7}
 8008422:	b083      	sub	sp, #12
 8008424:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008426:	2300      	movs	r3, #0
 8008428:	607b      	str	r3, [r7, #4]
 800842a:	4a10      	ldr	r2, [pc, #64]	; (800846c <HAL_MspInit+0x4c>)
 800842c:	4b0f      	ldr	r3, [pc, #60]	; (800846c <HAL_MspInit+0x4c>)
 800842e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008430:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008434:	6453      	str	r3, [r2, #68]	; 0x44
 8008436:	4b0d      	ldr	r3, [pc, #52]	; (800846c <HAL_MspInit+0x4c>)
 8008438:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800843a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800843e:	607b      	str	r3, [r7, #4]
 8008440:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8008442:	2300      	movs	r3, #0
 8008444:	603b      	str	r3, [r7, #0]
 8008446:	4a09      	ldr	r2, [pc, #36]	; (800846c <HAL_MspInit+0x4c>)
 8008448:	4b08      	ldr	r3, [pc, #32]	; (800846c <HAL_MspInit+0x4c>)
 800844a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800844c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008450:	6413      	str	r3, [r2, #64]	; 0x40
 8008452:	4b06      	ldr	r3, [pc, #24]	; (800846c <HAL_MspInit+0x4c>)
 8008454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008456:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800845a:	603b      	str	r3, [r7, #0]
 800845c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800845e:	bf00      	nop
 8008460:	370c      	adds	r7, #12
 8008462:	46bd      	mov	sp, r7
 8008464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008468:	4770      	bx	lr
 800846a:	bf00      	nop
 800846c:	40023800 	.word	0x40023800

08008470 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008470:	b480      	push	{r7}
 8008472:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8008474:	bf00      	nop
 8008476:	46bd      	mov	sp, r7
 8008478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800847c:	4770      	bx	lr

0800847e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800847e:	b480      	push	{r7}
 8008480:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008482:	e7fe      	b.n	8008482 <HardFault_Handler+0x4>

08008484 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008484:	b480      	push	{r7}
 8008486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8008488:	e7fe      	b.n	8008488 <MemManage_Handler+0x4>

0800848a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800848a:	b480      	push	{r7}
 800848c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800848e:	e7fe      	b.n	800848e <BusFault_Handler+0x4>

08008490 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008490:	b480      	push	{r7}
 8008492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008494:	e7fe      	b.n	8008494 <UsageFault_Handler+0x4>

08008496 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8008496:	b480      	push	{r7}
 8008498:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800849a:	bf00      	nop
 800849c:	46bd      	mov	sp, r7
 800849e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a2:	4770      	bx	lr

080084a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80084a4:	b480      	push	{r7}
 80084a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80084a8:	bf00      	nop
 80084aa:	46bd      	mov	sp, r7
 80084ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b0:	4770      	bx	lr

080084b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80084b2:	b480      	push	{r7}
 80084b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80084b6:	bf00      	nop
 80084b8:	46bd      	mov	sp, r7
 80084ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084be:	4770      	bx	lr

080084c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80084c0:	b580      	push	{r7, lr}
 80084c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80084c4:	f7f8 fcb0 	bl	8000e28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80084c8:	bf00      	nop
 80084ca:	bd80      	pop	{r7, pc}

080084cc <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80084cc:	b580      	push	{r7, lr}
 80084ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 80084d0:	f44f 7080 	mov.w	r0, #256	; 0x100
 80084d4:	f7f9 ff74 	bl	80023c0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80084d8:	bf00      	nop
 80084da:	bd80      	pop	{r7, pc}

080084dc <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 80084dc:	b580      	push	{r7, lr}
 80084de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80084e0:	4803      	ldr	r0, [pc, #12]	; (80084f0 <TIM8_BRK_TIM12_IRQHandler+0x14>)
 80084e2:	f7fb f922 	bl	800372a <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim12);
 80084e6:	4803      	ldr	r0, [pc, #12]	; (80084f4 <TIM8_BRK_TIM12_IRQHandler+0x18>)
 80084e8:	f7fb f91f 	bl	800372a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 80084ec:	bf00      	nop
 80084ee:	bd80      	pop	{r7, pc}
 80084f0:	20000ddc 	.word	0x20000ddc
 80084f4:	20000e9c 	.word	0x20000e9c

080084f8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80084f8:	b580      	push	{r7, lr}
 80084fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80084fc:	4802      	ldr	r0, [pc, #8]	; (8008508 <DMA2_Stream0_IRQHandler+0x10>)
 80084fe:	f7f9 fb1b 	bl	8001b38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8008502:	bf00      	nop
 8008504:	bd80      	pop	{r7, pc}
 8008506:	bf00      	nop
 8008508:	20000668 	.word	0x20000668

0800850c <UART7_IRQHandler>:

/**
  * @brief This function handles UART7 global interrupt.
  */
void UART7_IRQHandler(void)
{
 800850c:	b580      	push	{r7, lr}
 800850e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART7_IRQn 0 */

  /* USER CODE END UART7_IRQn 0 */
  HAL_UART_IRQHandler(&huart7);
 8008510:	4802      	ldr	r0, [pc, #8]	; (800851c <UART7_IRQHandler+0x10>)
 8008512:	f7fc f8ad 	bl	8004670 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART7_IRQn 1 */

  /* USER CODE END UART7_IRQn 1 */
}
 8008516:	bf00      	nop
 8008518:	bd80      	pop	{r7, pc}
 800851a:	bf00      	nop
 800851c:	20000edc 	.word	0x20000edc

08008520 <ITM_SendChar>:
{
 8008520:	b480      	push	{r7}
 8008522:	b083      	sub	sp, #12
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8008528:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800852c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8008530:	f003 0301 	and.w	r3, r3, #1
 8008534:	2b00      	cmp	r3, #0
 8008536:	d013      	beq.n	8008560 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8008538:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800853c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8008540:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8008544:	2b00      	cmp	r3, #0
 8008546:	d00b      	beq.n	8008560 <ITM_SendChar+0x40>
    while (ITM->PORT[0U].u32 == 0UL)
 8008548:	e000      	b.n	800854c <ITM_SendChar+0x2c>
      __NOP();
 800854a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800854c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	2b00      	cmp	r3, #0
 8008554:	d0f9      	beq.n	800854a <ITM_SendChar+0x2a>
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8008556:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800855a:	687a      	ldr	r2, [r7, #4]
 800855c:	b2d2      	uxtb	r2, r2
 800855e:	701a      	strb	r2, [r3, #0]
  return (ch);
 8008560:	687b      	ldr	r3, [r7, #4]
}
 8008562:	4618      	mov	r0, r3
 8008564:	370c      	adds	r7, #12
 8008566:	46bd      	mov	sp, r7
 8008568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856c:	4770      	bx	lr

0800856e <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800856e:	b590      	push	{r4, r7, lr}
 8008570:	b087      	sub	sp, #28
 8008572:	af00      	add	r7, sp, #0
 8008574:	60f8      	str	r0, [r7, #12]
 8008576:	60b9      	str	r1, [r7, #8]
 8008578:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800857a:	2300      	movs	r3, #0
 800857c:	617b      	str	r3, [r7, #20]
 800857e:	e00a      	b.n	8008596 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8008580:	68bc      	ldr	r4, [r7, #8]
 8008582:	1c63      	adds	r3, r4, #1
 8008584:	60bb      	str	r3, [r7, #8]
 8008586:	f3af 8000 	nop.w
 800858a:	4603      	mov	r3, r0
 800858c:	b2db      	uxtb	r3, r3
 800858e:	7023      	strb	r3, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008590:	697b      	ldr	r3, [r7, #20]
 8008592:	3301      	adds	r3, #1
 8008594:	617b      	str	r3, [r7, #20]
 8008596:	697a      	ldr	r2, [r7, #20]
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	429a      	cmp	r2, r3
 800859c:	dbf0      	blt.n	8008580 <_read+0x12>
	}

return len;
 800859e:	687b      	ldr	r3, [r7, #4]
}
 80085a0:	4618      	mov	r0, r3
 80085a2:	371c      	adds	r7, #28
 80085a4:	46bd      	mov	sp, r7
 80085a6:	bd90      	pop	{r4, r7, pc}

080085a8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80085a8:	b580      	push	{r7, lr}
 80085aa:	b086      	sub	sp, #24
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	60f8      	str	r0, [r7, #12]
 80085b0:	60b9      	str	r1, [r7, #8]
 80085b2:	607a      	str	r2, [r7, #4]
	int DataIdx;

		for (DataIdx = 0; DataIdx < len; DataIdx++)
 80085b4:	2300      	movs	r3, #0
 80085b6:	617b      	str	r3, [r7, #20]
 80085b8:	e009      	b.n	80085ce <_write+0x26>
		{
			ITM_SendChar(*ptr++);
 80085ba:	68bb      	ldr	r3, [r7, #8]
 80085bc:	1c5a      	adds	r2, r3, #1
 80085be:	60ba      	str	r2, [r7, #8]
 80085c0:	781b      	ldrb	r3, [r3, #0]
 80085c2:	4618      	mov	r0, r3
 80085c4:	f7ff ffac 	bl	8008520 <ITM_SendChar>
		for (DataIdx = 0; DataIdx < len; DataIdx++)
 80085c8:	697b      	ldr	r3, [r7, #20]
 80085ca:	3301      	adds	r3, #1
 80085cc:	617b      	str	r3, [r7, #20]
 80085ce:	697a      	ldr	r2, [r7, #20]
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	429a      	cmp	r2, r3
 80085d4:	dbf1      	blt.n	80085ba <_write+0x12>
		}
		return len;
 80085d6:	687b      	ldr	r3, [r7, #4]
}
 80085d8:	4618      	mov	r0, r3
 80085da:	3718      	adds	r7, #24
 80085dc:	46bd      	mov	sp, r7
 80085de:	bd80      	pop	{r7, pc}

080085e0 <_sbrk>:

caddr_t _sbrk(int incr)
{
 80085e0:	b580      	push	{r7, lr}
 80085e2:	b084      	sub	sp, #16
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80085e8:	4b11      	ldr	r3, [pc, #68]	; (8008630 <_sbrk+0x50>)
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d102      	bne.n	80085f6 <_sbrk+0x16>
		heap_end = &end;
 80085f0:	4b0f      	ldr	r3, [pc, #60]	; (8008630 <_sbrk+0x50>)
 80085f2:	4a10      	ldr	r2, [pc, #64]	; (8008634 <_sbrk+0x54>)
 80085f4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80085f6:	4b0e      	ldr	r3, [pc, #56]	; (8008630 <_sbrk+0x50>)
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80085fc:	4b0c      	ldr	r3, [pc, #48]	; (8008630 <_sbrk+0x50>)
 80085fe:	681a      	ldr	r2, [r3, #0]
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	4413      	add	r3, r2
 8008604:	466a      	mov	r2, sp
 8008606:	4293      	cmp	r3, r2
 8008608:	d907      	bls.n	800861a <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800860a:	f000 fb99 	bl	8008d40 <__errno>
 800860e:	4602      	mov	r2, r0
 8008610:	230c      	movs	r3, #12
 8008612:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8008614:	f04f 33ff 	mov.w	r3, #4294967295
 8008618:	e006      	b.n	8008628 <_sbrk+0x48>
	}

	heap_end += incr;
 800861a:	4b05      	ldr	r3, [pc, #20]	; (8008630 <_sbrk+0x50>)
 800861c:	681a      	ldr	r2, [r3, #0]
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	4413      	add	r3, r2
 8008622:	4a03      	ldr	r2, [pc, #12]	; (8008630 <_sbrk+0x50>)
 8008624:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8008626:	68fb      	ldr	r3, [r7, #12]
}
 8008628:	4618      	mov	r0, r3
 800862a:	3710      	adds	r7, #16
 800862c:	46bd      	mov	sp, r7
 800862e:	bd80      	pop	{r7, pc}
 8008630:	200004bc 	.word	0x200004bc
 8008634:	20000f20 	.word	0x20000f20

08008638 <_close>:

int _close(int file)
{
 8008638:	b480      	push	{r7}
 800863a:	b083      	sub	sp, #12
 800863c:	af00      	add	r7, sp, #0
 800863e:	6078      	str	r0, [r7, #4]
	return -1;
 8008640:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008644:	4618      	mov	r0, r3
 8008646:	370c      	adds	r7, #12
 8008648:	46bd      	mov	sp, r7
 800864a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864e:	4770      	bx	lr

08008650 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8008650:	b480      	push	{r7}
 8008652:	b083      	sub	sp, #12
 8008654:	af00      	add	r7, sp, #0
 8008656:	6078      	str	r0, [r7, #4]
 8008658:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800865a:	683b      	ldr	r3, [r7, #0]
 800865c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8008660:	605a      	str	r2, [r3, #4]
	return 0;
 8008662:	2300      	movs	r3, #0
}
 8008664:	4618      	mov	r0, r3
 8008666:	370c      	adds	r7, #12
 8008668:	46bd      	mov	sp, r7
 800866a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866e:	4770      	bx	lr

08008670 <_isatty>:

int _isatty(int file)
{
 8008670:	b480      	push	{r7}
 8008672:	b083      	sub	sp, #12
 8008674:	af00      	add	r7, sp, #0
 8008676:	6078      	str	r0, [r7, #4]
	return 1;
 8008678:	2301      	movs	r3, #1
}
 800867a:	4618      	mov	r0, r3
 800867c:	370c      	adds	r7, #12
 800867e:	46bd      	mov	sp, r7
 8008680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008684:	4770      	bx	lr

08008686 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8008686:	b480      	push	{r7}
 8008688:	b085      	sub	sp, #20
 800868a:	af00      	add	r7, sp, #0
 800868c:	60f8      	str	r0, [r7, #12]
 800868e:	60b9      	str	r1, [r7, #8]
 8008690:	607a      	str	r2, [r7, #4]
	return 0;
 8008692:	2300      	movs	r3, #0
}
 8008694:	4618      	mov	r0, r3
 8008696:	3714      	adds	r7, #20
 8008698:	46bd      	mov	sp, r7
 800869a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869e:	4770      	bx	lr

080086a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80086a0:	b480      	push	{r7}
 80086a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80086a4:	4a16      	ldr	r2, [pc, #88]	; (8008700 <SystemInit+0x60>)
 80086a6:	4b16      	ldr	r3, [pc, #88]	; (8008700 <SystemInit+0x60>)
 80086a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80086ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80086b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80086b4:	4a13      	ldr	r2, [pc, #76]	; (8008704 <SystemInit+0x64>)
 80086b6:	4b13      	ldr	r3, [pc, #76]	; (8008704 <SystemInit+0x64>)
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	f043 0301 	orr.w	r3, r3, #1
 80086be:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80086c0:	4b10      	ldr	r3, [pc, #64]	; (8008704 <SystemInit+0x64>)
 80086c2:	2200      	movs	r2, #0
 80086c4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80086c6:	4a0f      	ldr	r2, [pc, #60]	; (8008704 <SystemInit+0x64>)
 80086c8:	4b0e      	ldr	r3, [pc, #56]	; (8008704 <SystemInit+0x64>)
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80086d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80086d4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80086d6:	4b0b      	ldr	r3, [pc, #44]	; (8008704 <SystemInit+0x64>)
 80086d8:	4a0b      	ldr	r2, [pc, #44]	; (8008708 <SystemInit+0x68>)
 80086da:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80086dc:	4a09      	ldr	r2, [pc, #36]	; (8008704 <SystemInit+0x64>)
 80086de:	4b09      	ldr	r3, [pc, #36]	; (8008704 <SystemInit+0x64>)
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80086e6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80086e8:	4b06      	ldr	r3, [pc, #24]	; (8008704 <SystemInit+0x64>)
 80086ea:	2200      	movs	r2, #0
 80086ec:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80086ee:	4b04      	ldr	r3, [pc, #16]	; (8008700 <SystemInit+0x60>)
 80086f0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80086f4:	609a      	str	r2, [r3, #8]
#endif
}
 80086f6:	bf00      	nop
 80086f8:	46bd      	mov	sp, r7
 80086fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fe:	4770      	bx	lr
 8008700:	e000ed00 	.word	0xe000ed00
 8008704:	40023800 	.word	0x40023800
 8008708:	24003010 	.word	0x24003010

0800870c <MX_TIM2_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim12;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800870c:	b580      	push	{r7, lr}
 800870e:	b08c      	sub	sp, #48	; 0x30
 8008710:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8008712:	f107 030c 	add.w	r3, r7, #12
 8008716:	2224      	movs	r2, #36	; 0x24
 8008718:	2100      	movs	r1, #0
 800871a:	4618      	mov	r0, r3
 800871c:	f000 fb45 	bl	8008daa <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008720:	1d3b      	adds	r3, r7, #4
 8008722:	2200      	movs	r2, #0
 8008724:	601a      	str	r2, [r3, #0]
 8008726:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8008728:	4b21      	ldr	r3, [pc, #132]	; (80087b0 <MX_TIM2_Init+0xa4>)
 800872a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800872e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8008730:	4b1f      	ldr	r3, [pc, #124]	; (80087b0 <MX_TIM2_Init+0xa4>)
 8008732:	2200      	movs	r2, #0
 8008734:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008736:	4b1e      	ldr	r3, [pc, #120]	; (80087b0 <MX_TIM2_Init+0xa4>)
 8008738:	2200      	movs	r2, #0
 800873a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 800873c:	4b1c      	ldr	r3, [pc, #112]	; (80087b0 <MX_TIM2_Init+0xa4>)
 800873e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008742:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008744:	4b1a      	ldr	r3, [pc, #104]	; (80087b0 <MX_TIM2_Init+0xa4>)
 8008746:	2200      	movs	r2, #0
 8008748:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800874a:	4b19      	ldr	r3, [pc, #100]	; (80087b0 <MX_TIM2_Init+0xa4>)
 800874c:	2200      	movs	r2, #0
 800874e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8008750:	2303      	movs	r3, #3
 8008752:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8008754:	2300      	movs	r3, #0
 8008756:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8008758:	2301      	movs	r3, #1
 800875a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800875c:	2300      	movs	r3, #0
 800875e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8008760:	230f      	movs	r3, #15
 8008762:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8008764:	2300      	movs	r3, #0
 8008766:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8008768:	2301      	movs	r3, #1
 800876a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800876c:	2300      	movs	r3, #0
 800876e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 8008770:	230f      	movs	r3, #15
 8008772:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8008774:	f107 030c 	add.w	r3, r7, #12
 8008778:	4619      	mov	r1, r3
 800877a:	480d      	ldr	r0, [pc, #52]	; (80087b0 <MX_TIM2_Init+0xa4>)
 800877c:	f7fa ff0c 	bl	8003598 <HAL_TIM_Encoder_Init>
 8008780:	4603      	mov	r3, r0
 8008782:	2b00      	cmp	r3, #0
 8008784:	d001      	beq.n	800878a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8008786:	f7ff fc7d 	bl	8008084 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800878a:	2300      	movs	r3, #0
 800878c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800878e:	2300      	movs	r3, #0
 8008790:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8008792:	1d3b      	adds	r3, r7, #4
 8008794:	4619      	mov	r1, r3
 8008796:	4806      	ldr	r0, [pc, #24]	; (80087b0 <MX_TIM2_Init+0xa4>)
 8008798:	f7fb fd85 	bl	80042a6 <HAL_TIMEx_MasterConfigSynchronization>
 800879c:	4603      	mov	r3, r0
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d001      	beq.n	80087a6 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80087a2:	f7ff fc6f 	bl	8008084 <Error_Handler>
  }

}
 80087a6:	bf00      	nop
 80087a8:	3730      	adds	r7, #48	; 0x30
 80087aa:	46bd      	mov	sp, r7
 80087ac:	bd80      	pop	{r7, pc}
 80087ae:	bf00      	nop
 80087b0:	20000e5c 	.word	0x20000e5c

080087b4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80087b4:	b580      	push	{r7, lr}
 80087b6:	b08c      	sub	sp, #48	; 0x30
 80087b8:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 80087ba:	f107 030c 	add.w	r3, r7, #12
 80087be:	2224      	movs	r2, #36	; 0x24
 80087c0:	2100      	movs	r1, #0
 80087c2:	4618      	mov	r0, r3
 80087c4:	f000 faf1 	bl	8008daa <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80087c8:	1d3b      	adds	r3, r7, #4
 80087ca:	2200      	movs	r2, #0
 80087cc:	601a      	str	r2, [r3, #0]
 80087ce:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 80087d0:	4b20      	ldr	r3, [pc, #128]	; (8008854 <MX_TIM3_Init+0xa0>)
 80087d2:	4a21      	ldr	r2, [pc, #132]	; (8008858 <MX_TIM3_Init+0xa4>)
 80087d4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80087d6:	4b1f      	ldr	r3, [pc, #124]	; (8008854 <MX_TIM3_Init+0xa0>)
 80087d8:	2200      	movs	r2, #0
 80087da:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80087dc:	4b1d      	ldr	r3, [pc, #116]	; (8008854 <MX_TIM3_Init+0xa0>)
 80087de:	2200      	movs	r2, #0
 80087e0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 80087e2:	4b1c      	ldr	r3, [pc, #112]	; (8008854 <MX_TIM3_Init+0xa0>)
 80087e4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80087e8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80087ea:	4b1a      	ldr	r3, [pc, #104]	; (8008854 <MX_TIM3_Init+0xa0>)
 80087ec:	2200      	movs	r2, #0
 80087ee:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80087f0:	4b18      	ldr	r3, [pc, #96]	; (8008854 <MX_TIM3_Init+0xa0>)
 80087f2:	2200      	movs	r2, #0
 80087f4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80087f6:	2303      	movs	r3, #3
 80087f8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80087fa:	2300      	movs	r3, #0
 80087fc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80087fe:	2301      	movs	r3, #1
 8008800:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8008802:	2300      	movs	r3, #0
 8008804:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8008806:	230f      	movs	r3, #15
 8008808:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800880a:	2300      	movs	r3, #0
 800880c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800880e:	2301      	movs	r3, #1
 8008810:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8008812:	2300      	movs	r3, #0
 8008814:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 8008816:	230f      	movs	r3, #15
 8008818:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800881a:	f107 030c 	add.w	r3, r7, #12
 800881e:	4619      	mov	r1, r3
 8008820:	480c      	ldr	r0, [pc, #48]	; (8008854 <MX_TIM3_Init+0xa0>)
 8008822:	f7fa feb9 	bl	8003598 <HAL_TIM_Encoder_Init>
 8008826:	4603      	mov	r3, r0
 8008828:	2b00      	cmp	r3, #0
 800882a:	d001      	beq.n	8008830 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800882c:	f7ff fc2a 	bl	8008084 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008830:	2300      	movs	r3, #0
 8008832:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008834:	2300      	movs	r3, #0
 8008836:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8008838:	1d3b      	adds	r3, r7, #4
 800883a:	4619      	mov	r1, r3
 800883c:	4805      	ldr	r0, [pc, #20]	; (8008854 <MX_TIM3_Init+0xa0>)
 800883e:	f7fb fd32 	bl	80042a6 <HAL_TIMEx_MasterConfigSynchronization>
 8008842:	4603      	mov	r3, r0
 8008844:	2b00      	cmp	r3, #0
 8008846:	d001      	beq.n	800884c <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8008848:	f7ff fc1c 	bl	8008084 <Error_Handler>
  }

}
 800884c:	bf00      	nop
 800884e:	3730      	adds	r7, #48	; 0x30
 8008850:	46bd      	mov	sp, r7
 8008852:	bd80      	pop	{r7, pc}
 8008854:	20000e1c 	.word	0x20000e1c
 8008858:	40000400 	.word	0x40000400

0800885c <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 800885c:	b580      	push	{r7, lr}
 800885e:	b092      	sub	sp, #72	; 0x48
 8008860:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008862:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8008866:	2200      	movs	r2, #0
 8008868:	601a      	str	r2, [r3, #0]
 800886a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800886c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008870:	2200      	movs	r2, #0
 8008872:	601a      	str	r2, [r3, #0]
 8008874:	605a      	str	r2, [r3, #4]
 8008876:	609a      	str	r2, [r3, #8]
 8008878:	60da      	str	r2, [r3, #12]
 800887a:	611a      	str	r2, [r3, #16]
 800887c:	615a      	str	r2, [r3, #20]
 800887e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8008880:	1d3b      	adds	r3, r7, #4
 8008882:	2220      	movs	r2, #32
 8008884:	2100      	movs	r1, #0
 8008886:	4618      	mov	r0, r3
 8008888:	f000 fa8f 	bl	8008daa <memset>

  htim8.Instance = TIM8;
 800888c:	4b39      	ldr	r3, [pc, #228]	; (8008974 <MX_TIM8_Init+0x118>)
 800888e:	4a3a      	ldr	r2, [pc, #232]	; (8008978 <MX_TIM8_Init+0x11c>)
 8008890:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 45-1;
 8008892:	4b38      	ldr	r3, [pc, #224]	; (8008974 <MX_TIM8_Init+0x118>)
 8008894:	222c      	movs	r2, #44	; 0x2c
 8008896:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008898:	4b36      	ldr	r3, [pc, #216]	; (8008974 <MX_TIM8_Init+0x118>)
 800889a:	2200      	movs	r2, #0
 800889c:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 100;
 800889e:	4b35      	ldr	r3, [pc, #212]	; (8008974 <MX_TIM8_Init+0x118>)
 80088a0:	2264      	movs	r2, #100	; 0x64
 80088a2:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 80088a4:	4b33      	ldr	r3, [pc, #204]	; (8008974 <MX_TIM8_Init+0x118>)
 80088a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80088aa:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80088ac:	4b31      	ldr	r3, [pc, #196]	; (8008974 <MX_TIM8_Init+0x118>)
 80088ae:	2200      	movs	r2, #0
 80088b0:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80088b2:	4b30      	ldr	r3, [pc, #192]	; (8008974 <MX_TIM8_Init+0x118>)
 80088b4:	2280      	movs	r2, #128	; 0x80
 80088b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80088b8:	482e      	ldr	r0, [pc, #184]	; (8008974 <MX_TIM8_Init+0x118>)
 80088ba:	f7fa fe03 	bl	80034c4 <HAL_TIM_PWM_Init>
 80088be:	4603      	mov	r3, r0
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d001      	beq.n	80088c8 <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 80088c4:	f7ff fbde 	bl	8008084 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80088c8:	2300      	movs	r3, #0
 80088ca:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80088cc:	2300      	movs	r3, #0
 80088ce:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80088d0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80088d4:	4619      	mov	r1, r3
 80088d6:	4827      	ldr	r0, [pc, #156]	; (8008974 <MX_TIM8_Init+0x118>)
 80088d8:	f7fb fce5 	bl	80042a6 <HAL_TIMEx_MasterConfigSynchronization>
 80088dc:	4603      	mov	r3, r0
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d001      	beq.n	80088e6 <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 80088e2:	f7ff fbcf 	bl	8008084 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80088e6:	2360      	movs	r3, #96	; 0x60
 80088e8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 80;
 80088ea:	2350      	movs	r3, #80	; 0x50
 80088ec:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80088ee:	2300      	movs	r3, #0
 80088f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80088f2:	2300      	movs	r3, #0
 80088f4:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80088f6:	2300      	movs	r3, #0
 80088f8:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80088fa:	2300      	movs	r3, #0
 80088fc:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80088fe:	2300      	movs	r3, #0
 8008900:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008902:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008906:	2200      	movs	r2, #0
 8008908:	4619      	mov	r1, r3
 800890a:	481a      	ldr	r0, [pc, #104]	; (8008974 <MX_TIM8_Init+0x118>)
 800890c:	f7fb f816 	bl	800393c <HAL_TIM_PWM_ConfigChannel>
 8008910:	4603      	mov	r3, r0
 8008912:	2b00      	cmp	r3, #0
 8008914:	d001      	beq.n	800891a <MX_TIM8_Init+0xbe>
  {
    Error_Handler();
 8008916:	f7ff fbb5 	bl	8008084 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800891a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800891e:	2204      	movs	r2, #4
 8008920:	4619      	mov	r1, r3
 8008922:	4814      	ldr	r0, [pc, #80]	; (8008974 <MX_TIM8_Init+0x118>)
 8008924:	f7fb f80a 	bl	800393c <HAL_TIM_PWM_ConfigChannel>
 8008928:	4603      	mov	r3, r0
 800892a:	2b00      	cmp	r3, #0
 800892c:	d001      	beq.n	8008932 <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 800892e:	f7ff fba9 	bl	8008084 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8008932:	2300      	movs	r3, #0
 8008934:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8008936:	2300      	movs	r3, #0
 8008938:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800893a:	2300      	movs	r3, #0
 800893c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800893e:	2300      	movs	r3, #0
 8008940:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8008942:	2300      	movs	r3, #0
 8008944:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8008946:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800894a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800894c:	2300      	movs	r3, #0
 800894e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8008950:	1d3b      	adds	r3, r7, #4
 8008952:	4619      	mov	r1, r3
 8008954:	4807      	ldr	r0, [pc, #28]	; (8008974 <MX_TIM8_Init+0x118>)
 8008956:	f7fb fceb 	bl	8004330 <HAL_TIMEx_ConfigBreakDeadTime>
 800895a:	4603      	mov	r3, r0
 800895c:	2b00      	cmp	r3, #0
 800895e:	d001      	beq.n	8008964 <MX_TIM8_Init+0x108>
  {
    Error_Handler();
 8008960:	f7ff fb90 	bl	8008084 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim8);
 8008964:	4803      	ldr	r0, [pc, #12]	; (8008974 <MX_TIM8_Init+0x118>)
 8008966:	f000 f90d 	bl	8008b84 <HAL_TIM_MspPostInit>

}
 800896a:	bf00      	nop
 800896c:	3748      	adds	r7, #72	; 0x48
 800896e:	46bd      	mov	sp, r7
 8008970:	bd80      	pop	{r7, pc}
 8008972:	bf00      	nop
 8008974:	20000ddc 	.word	0x20000ddc
 8008978:	40010400 	.word	0x40010400

0800897c <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 800897c:	b580      	push	{r7, lr}
 800897e:	b084      	sub	sp, #16
 8008980:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008982:	463b      	mov	r3, r7
 8008984:	2200      	movs	r2, #0
 8008986:	601a      	str	r2, [r3, #0]
 8008988:	605a      	str	r2, [r3, #4]
 800898a:	609a      	str	r2, [r3, #8]
 800898c:	60da      	str	r2, [r3, #12]

  htim12.Instance = TIM12;
 800898e:	4b16      	ldr	r3, [pc, #88]	; (80089e8 <MX_TIM12_Init+0x6c>)
 8008990:	4a16      	ldr	r2, [pc, #88]	; (80089ec <MX_TIM12_Init+0x70>)
 8008992:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 40000-1;
 8008994:	4b14      	ldr	r3, [pc, #80]	; (80089e8 <MX_TIM12_Init+0x6c>)
 8008996:	f649 423f 	movw	r2, #39999	; 0x9c3f
 800899a:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 800899c:	4b12      	ldr	r3, [pc, #72]	; (80089e8 <MX_TIM12_Init+0x6c>)
 800899e:	2200      	movs	r2, #0
 80089a0:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 1;
 80089a2:	4b11      	ldr	r3, [pc, #68]	; (80089e8 <MX_TIM12_Init+0x6c>)
 80089a4:	2201      	movs	r2, #1
 80089a6:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 80089a8:	4b0f      	ldr	r3, [pc, #60]	; (80089e8 <MX_TIM12_Init+0x6c>)
 80089aa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80089ae:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80089b0:	4b0d      	ldr	r3, [pc, #52]	; (80089e8 <MX_TIM12_Init+0x6c>)
 80089b2:	2280      	movs	r2, #128	; 0x80
 80089b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 80089b6:	480c      	ldr	r0, [pc, #48]	; (80089e8 <MX_TIM12_Init+0x6c>)
 80089b8:	f7fa fd35 	bl	8003426 <HAL_TIM_Base_Init>
 80089bc:	4603      	mov	r3, r0
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d001      	beq.n	80089c6 <MX_TIM12_Init+0x4a>
  {
    Error_Handler();
 80089c2:	f7ff fb5f 	bl	8008084 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80089c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80089ca:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 80089cc:	463b      	mov	r3, r7
 80089ce:	4619      	mov	r1, r3
 80089d0:	4805      	ldr	r0, [pc, #20]	; (80089e8 <MX_TIM12_Init+0x6c>)
 80089d2:	f7fb f879 	bl	8003ac8 <HAL_TIM_ConfigClockSource>
 80089d6:	4603      	mov	r3, r0
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d001      	beq.n	80089e0 <MX_TIM12_Init+0x64>
  {
    Error_Handler();
 80089dc:	f7ff fb52 	bl	8008084 <Error_Handler>
  }

}
 80089e0:	bf00      	nop
 80089e2:	3710      	adds	r7, #16
 80089e4:	46bd      	mov	sp, r7
 80089e6:	bd80      	pop	{r7, pc}
 80089e8:	20000e9c 	.word	0x20000e9c
 80089ec:	40001800 	.word	0x40001800

080089f0 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80089f0:	b580      	push	{r7, lr}
 80089f2:	b08c      	sub	sp, #48	; 0x30
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80089f8:	f107 031c 	add.w	r3, r7, #28
 80089fc:	2200      	movs	r2, #0
 80089fe:	601a      	str	r2, [r3, #0]
 8008a00:	605a      	str	r2, [r3, #4]
 8008a02:	609a      	str	r2, [r3, #8]
 8008a04:	60da      	str	r2, [r3, #12]
 8008a06:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a10:	d12c      	bne.n	8008a6c <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8008a12:	2300      	movs	r3, #0
 8008a14:	61bb      	str	r3, [r7, #24]
 8008a16:	4a30      	ldr	r2, [pc, #192]	; (8008ad8 <HAL_TIM_Encoder_MspInit+0xe8>)
 8008a18:	4b2f      	ldr	r3, [pc, #188]	; (8008ad8 <HAL_TIM_Encoder_MspInit+0xe8>)
 8008a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a1c:	f043 0301 	orr.w	r3, r3, #1
 8008a20:	6413      	str	r3, [r2, #64]	; 0x40
 8008a22:	4b2d      	ldr	r3, [pc, #180]	; (8008ad8 <HAL_TIM_Encoder_MspInit+0xe8>)
 8008a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a26:	f003 0301 	and.w	r3, r3, #1
 8008a2a:	61bb      	str	r3, [r7, #24]
 8008a2c:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008a2e:	2300      	movs	r3, #0
 8008a30:	617b      	str	r3, [r7, #20]
 8008a32:	4a29      	ldr	r2, [pc, #164]	; (8008ad8 <HAL_TIM_Encoder_MspInit+0xe8>)
 8008a34:	4b28      	ldr	r3, [pc, #160]	; (8008ad8 <HAL_TIM_Encoder_MspInit+0xe8>)
 8008a36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a38:	f043 0301 	orr.w	r3, r3, #1
 8008a3c:	6313      	str	r3, [r2, #48]	; 0x30
 8008a3e:	4b26      	ldr	r3, [pc, #152]	; (8008ad8 <HAL_TIM_Encoder_MspInit+0xe8>)
 8008a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a42:	f003 0301 	and.w	r3, r3, #1
 8008a46:	617b      	str	r3, [r7, #20]
 8008a48:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration    
    PA0/WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8008a4a:	2303      	movs	r3, #3
 8008a4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008a4e:	2302      	movs	r3, #2
 8008a50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008a52:	2300      	movs	r3, #0
 8008a54:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008a56:	2300      	movs	r3, #0
 8008a58:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8008a5a:	2301      	movs	r3, #1
 8008a5c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008a5e:	f107 031c 	add.w	r3, r7, #28
 8008a62:	4619      	mov	r1, r3
 8008a64:	481d      	ldr	r0, [pc, #116]	; (8008adc <HAL_TIM_Encoder_MspInit+0xec>)
 8008a66:	f7f9 facf 	bl	8002008 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8008a6a:	e030      	b.n	8008ace <HAL_TIM_Encoder_MspInit+0xde>
  else if(tim_encoderHandle->Instance==TIM3)
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	4a1b      	ldr	r2, [pc, #108]	; (8008ae0 <HAL_TIM_Encoder_MspInit+0xf0>)
 8008a72:	4293      	cmp	r3, r2
 8008a74:	d12b      	bne.n	8008ace <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8008a76:	2300      	movs	r3, #0
 8008a78:	613b      	str	r3, [r7, #16]
 8008a7a:	4a17      	ldr	r2, [pc, #92]	; (8008ad8 <HAL_TIM_Encoder_MspInit+0xe8>)
 8008a7c:	4b16      	ldr	r3, [pc, #88]	; (8008ad8 <HAL_TIM_Encoder_MspInit+0xe8>)
 8008a7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a80:	f043 0302 	orr.w	r3, r3, #2
 8008a84:	6413      	str	r3, [r2, #64]	; 0x40
 8008a86:	4b14      	ldr	r3, [pc, #80]	; (8008ad8 <HAL_TIM_Encoder_MspInit+0xe8>)
 8008a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a8a:	f003 0302 	and.w	r3, r3, #2
 8008a8e:	613b      	str	r3, [r7, #16]
 8008a90:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008a92:	2300      	movs	r3, #0
 8008a94:	60fb      	str	r3, [r7, #12]
 8008a96:	4a10      	ldr	r2, [pc, #64]	; (8008ad8 <HAL_TIM_Encoder_MspInit+0xe8>)
 8008a98:	4b0f      	ldr	r3, [pc, #60]	; (8008ad8 <HAL_TIM_Encoder_MspInit+0xe8>)
 8008a9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a9c:	f043 0301 	orr.w	r3, r3, #1
 8008aa0:	6313      	str	r3, [r2, #48]	; 0x30
 8008aa2:	4b0d      	ldr	r3, [pc, #52]	; (8008ad8 <HAL_TIM_Encoder_MspInit+0xe8>)
 8008aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008aa6:	f003 0301 	and.w	r3, r3, #1
 8008aaa:	60fb      	str	r3, [r7, #12]
 8008aac:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8008aae:	23c0      	movs	r3, #192	; 0xc0
 8008ab0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008ab2:	2302      	movs	r3, #2
 8008ab4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008ab6:	2300      	movs	r3, #0
 8008ab8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008aba:	2300      	movs	r3, #0
 8008abc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8008abe:	2302      	movs	r3, #2
 8008ac0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008ac2:	f107 031c 	add.w	r3, r7, #28
 8008ac6:	4619      	mov	r1, r3
 8008ac8:	4804      	ldr	r0, [pc, #16]	; (8008adc <HAL_TIM_Encoder_MspInit+0xec>)
 8008aca:	f7f9 fa9d 	bl	8002008 <HAL_GPIO_Init>
}
 8008ace:	bf00      	nop
 8008ad0:	3730      	adds	r7, #48	; 0x30
 8008ad2:	46bd      	mov	sp, r7
 8008ad4:	bd80      	pop	{r7, pc}
 8008ad6:	bf00      	nop
 8008ad8:	40023800 	.word	0x40023800
 8008adc:	40020000 	.word	0x40020000
 8008ae0:	40000400 	.word	0x40000400

08008ae4 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8008ae4:	b580      	push	{r7, lr}
 8008ae6:	b084      	sub	sp, #16
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM8)
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	4a0e      	ldr	r2, [pc, #56]	; (8008b2c <HAL_TIM_PWM_MspInit+0x48>)
 8008af2:	4293      	cmp	r3, r2
 8008af4:	d115      	bne.n	8008b22 <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8008af6:	2300      	movs	r3, #0
 8008af8:	60fb      	str	r3, [r7, #12]
 8008afa:	4a0d      	ldr	r2, [pc, #52]	; (8008b30 <HAL_TIM_PWM_MspInit+0x4c>)
 8008afc:	4b0c      	ldr	r3, [pc, #48]	; (8008b30 <HAL_TIM_PWM_MspInit+0x4c>)
 8008afe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b00:	f043 0302 	orr.w	r3, r3, #2
 8008b04:	6453      	str	r3, [r2, #68]	; 0x44
 8008b06:	4b0a      	ldr	r3, [pc, #40]	; (8008b30 <HAL_TIM_PWM_MspInit+0x4c>)
 8008b08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b0a:	f003 0302 	and.w	r3, r3, #2
 8008b0e:	60fb      	str	r3, [r7, #12]
 8008b10:	68fb      	ldr	r3, [r7, #12]

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 8008b12:	2200      	movs	r2, #0
 8008b14:	2100      	movs	r1, #0
 8008b16:	202b      	movs	r0, #43	; 0x2b
 8008b18:	f7f8 fea7 	bl	800186a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8008b1c:	202b      	movs	r0, #43	; 0x2b
 8008b1e:	f7f8 fec0 	bl	80018a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8008b22:	bf00      	nop
 8008b24:	3710      	adds	r7, #16
 8008b26:	46bd      	mov	sp, r7
 8008b28:	bd80      	pop	{r7, pc}
 8008b2a:	bf00      	nop
 8008b2c:	40010400 	.word	0x40010400
 8008b30:	40023800 	.word	0x40023800

08008b34 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8008b34:	b580      	push	{r7, lr}
 8008b36:	b084      	sub	sp, #16
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM12)
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	4a0e      	ldr	r2, [pc, #56]	; (8008b7c <HAL_TIM_Base_MspInit+0x48>)
 8008b42:	4293      	cmp	r3, r2
 8008b44:	d115      	bne.n	8008b72 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM12_MspInit 0 */

  /* USER CODE END TIM12_MspInit 0 */
    /* TIM12 clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 8008b46:	2300      	movs	r3, #0
 8008b48:	60fb      	str	r3, [r7, #12]
 8008b4a:	4a0d      	ldr	r2, [pc, #52]	; (8008b80 <HAL_TIM_Base_MspInit+0x4c>)
 8008b4c:	4b0c      	ldr	r3, [pc, #48]	; (8008b80 <HAL_TIM_Base_MspInit+0x4c>)
 8008b4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b54:	6413      	str	r3, [r2, #64]	; 0x40
 8008b56:	4b0a      	ldr	r3, [pc, #40]	; (8008b80 <HAL_TIM_Base_MspInit+0x4c>)
 8008b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b5e:	60fb      	str	r3, [r7, #12]
 8008b60:	68fb      	ldr	r3, [r7, #12]

    /* TIM12 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 8008b62:	2200      	movs	r2, #0
 8008b64:	2100      	movs	r1, #0
 8008b66:	202b      	movs	r0, #43	; 0x2b
 8008b68:	f7f8 fe7f 	bl	800186a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8008b6c:	202b      	movs	r0, #43	; 0x2b
 8008b6e:	f7f8 fe98 	bl	80018a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 8008b72:	bf00      	nop
 8008b74:	3710      	adds	r7, #16
 8008b76:	46bd      	mov	sp, r7
 8008b78:	bd80      	pop	{r7, pc}
 8008b7a:	bf00      	nop
 8008b7c:	40001800 	.word	0x40001800
 8008b80:	40023800 	.word	0x40023800

08008b84 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8008b84:	b580      	push	{r7, lr}
 8008b86:	b088      	sub	sp, #32
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008b8c:	f107 030c 	add.w	r3, r7, #12
 8008b90:	2200      	movs	r2, #0
 8008b92:	601a      	str	r2, [r3, #0]
 8008b94:	605a      	str	r2, [r3, #4]
 8008b96:	609a      	str	r2, [r3, #8]
 8008b98:	60da      	str	r2, [r3, #12]
 8008b9a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM8)
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	4a12      	ldr	r2, [pc, #72]	; (8008bec <HAL_TIM_MspPostInit+0x68>)
 8008ba2:	4293      	cmp	r3, r2
 8008ba4:	d11d      	bne.n	8008be2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008ba6:	2300      	movs	r3, #0
 8008ba8:	60bb      	str	r3, [r7, #8]
 8008baa:	4a11      	ldr	r2, [pc, #68]	; (8008bf0 <HAL_TIM_MspPostInit+0x6c>)
 8008bac:	4b10      	ldr	r3, [pc, #64]	; (8008bf0 <HAL_TIM_MspPostInit+0x6c>)
 8008bae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bb0:	f043 0304 	orr.w	r3, r3, #4
 8008bb4:	6313      	str	r3, [r2, #48]	; 0x30
 8008bb6:	4b0e      	ldr	r3, [pc, #56]	; (8008bf0 <HAL_TIM_MspPostInit+0x6c>)
 8008bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bba:	f003 0304 	and.w	r3, r3, #4
 8008bbe:	60bb      	str	r3, [r7, #8]
 8008bc0:	68bb      	ldr	r3, [r7, #8]
    /**TIM8 GPIO Configuration    
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8008bc2:	23c0      	movs	r3, #192	; 0xc0
 8008bc4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008bc6:	2302      	movs	r3, #2
 8008bc8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008bca:	2300      	movs	r3, #0
 8008bcc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008bce:	2300      	movs	r3, #0
 8008bd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8008bd2:	2303      	movs	r3, #3
 8008bd4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008bd6:	f107 030c 	add.w	r3, r7, #12
 8008bda:	4619      	mov	r1, r3
 8008bdc:	4805      	ldr	r0, [pc, #20]	; (8008bf4 <HAL_TIM_MspPostInit+0x70>)
 8008bde:	f7f9 fa13 	bl	8002008 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8008be2:	bf00      	nop
 8008be4:	3720      	adds	r7, #32
 8008be6:	46bd      	mov	sp, r7
 8008be8:	bd80      	pop	{r7, pc}
 8008bea:	bf00      	nop
 8008bec:	40010400 	.word	0x40010400
 8008bf0:	40023800 	.word	0x40023800
 8008bf4:	40020800 	.word	0x40020800

08008bf8 <MX_UART7_Init>:

UART_HandleTypeDef huart7;

/* UART7 init function */
void MX_UART7_Init(void)
{
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	af00      	add	r7, sp, #0

  huart7.Instance = UART7;
 8008bfc:	4b11      	ldr	r3, [pc, #68]	; (8008c44 <MX_UART7_Init+0x4c>)
 8008bfe:	4a12      	ldr	r2, [pc, #72]	; (8008c48 <MX_UART7_Init+0x50>)
 8008c00:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 8008c02:	4b10      	ldr	r3, [pc, #64]	; (8008c44 <MX_UART7_Init+0x4c>)
 8008c04:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8008c08:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8008c0a:	4b0e      	ldr	r3, [pc, #56]	; (8008c44 <MX_UART7_Init+0x4c>)
 8008c0c:	2200      	movs	r2, #0
 8008c0e:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8008c10:	4b0c      	ldr	r3, [pc, #48]	; (8008c44 <MX_UART7_Init+0x4c>)
 8008c12:	2200      	movs	r2, #0
 8008c14:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8008c16:	4b0b      	ldr	r3, [pc, #44]	; (8008c44 <MX_UART7_Init+0x4c>)
 8008c18:	2200      	movs	r2, #0
 8008c1a:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8008c1c:	4b09      	ldr	r3, [pc, #36]	; (8008c44 <MX_UART7_Init+0x4c>)
 8008c1e:	220c      	movs	r2, #12
 8008c20:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008c22:	4b08      	ldr	r3, [pc, #32]	; (8008c44 <MX_UART7_Init+0x4c>)
 8008c24:	2200      	movs	r2, #0
 8008c26:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8008c28:	4b06      	ldr	r3, [pc, #24]	; (8008c44 <MX_UART7_Init+0x4c>)
 8008c2a:	2200      	movs	r2, #0
 8008c2c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8008c2e:	4805      	ldr	r0, [pc, #20]	; (8008c44 <MX_UART7_Init+0x4c>)
 8008c30:	f7fb fbe4 	bl	80043fc <HAL_UART_Init>
 8008c34:	4603      	mov	r3, r0
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d001      	beq.n	8008c3e <MX_UART7_Init+0x46>
  {
    Error_Handler();
 8008c3a:	f7ff fa23 	bl	8008084 <Error_Handler>
  }

}
 8008c3e:	bf00      	nop
 8008c40:	bd80      	pop	{r7, pc}
 8008c42:	bf00      	nop
 8008c44:	20000edc 	.word	0x20000edc
 8008c48:	40007800 	.word	0x40007800

08008c4c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8008c4c:	b580      	push	{r7, lr}
 8008c4e:	b08a      	sub	sp, #40	; 0x28
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008c54:	f107 0314 	add.w	r3, r7, #20
 8008c58:	2200      	movs	r2, #0
 8008c5a:	601a      	str	r2, [r3, #0]
 8008c5c:	605a      	str	r2, [r3, #4]
 8008c5e:	609a      	str	r2, [r3, #8]
 8008c60:	60da      	str	r2, [r3, #12]
 8008c62:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART7)
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	4a1d      	ldr	r2, [pc, #116]	; (8008ce0 <HAL_UART_MspInit+0x94>)
 8008c6a:	4293      	cmp	r3, r2
 8008c6c:	d134      	bne.n	8008cd8 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN UART7_MspInit 0 */

  /* USER CODE END UART7_MspInit 0 */
    /* UART7 clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 8008c6e:	2300      	movs	r3, #0
 8008c70:	613b      	str	r3, [r7, #16]
 8008c72:	4a1c      	ldr	r2, [pc, #112]	; (8008ce4 <HAL_UART_MspInit+0x98>)
 8008c74:	4b1b      	ldr	r3, [pc, #108]	; (8008ce4 <HAL_UART_MspInit+0x98>)
 8008c76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c78:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008c7c:	6413      	str	r3, [r2, #64]	; 0x40
 8008c7e:	4b19      	ldr	r3, [pc, #100]	; (8008ce4 <HAL_UART_MspInit+0x98>)
 8008c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c82:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008c86:	613b      	str	r3, [r7, #16]
 8008c88:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	60fb      	str	r3, [r7, #12]
 8008c8e:	4a15      	ldr	r2, [pc, #84]	; (8008ce4 <HAL_UART_MspInit+0x98>)
 8008c90:	4b14      	ldr	r3, [pc, #80]	; (8008ce4 <HAL_UART_MspInit+0x98>)
 8008c92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c94:	f043 0310 	orr.w	r3, r3, #16
 8008c98:	6313      	str	r3, [r2, #48]	; 0x30
 8008c9a:	4b12      	ldr	r3, [pc, #72]	; (8008ce4 <HAL_UART_MspInit+0x98>)
 8008c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c9e:	f003 0310 	and.w	r3, r3, #16
 8008ca2:	60fb      	str	r3, [r7, #12]
 8008ca4:	68fb      	ldr	r3, [r7, #12]
    /**UART7 GPIO Configuration    
    PE7     ------> UART7_RX
    PE8     ------> UART7_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8008ca6:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8008caa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008cac:	2302      	movs	r3, #2
 8008cae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008cb0:	2301      	movs	r3, #1
 8008cb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008cb4:	2303      	movs	r3, #3
 8008cb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8008cb8:	2308      	movs	r3, #8
 8008cba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008cbc:	f107 0314 	add.w	r3, r7, #20
 8008cc0:	4619      	mov	r1, r3
 8008cc2:	4809      	ldr	r0, [pc, #36]	; (8008ce8 <HAL_UART_MspInit+0x9c>)
 8008cc4:	f7f9 f9a0 	bl	8002008 <HAL_GPIO_Init>

    /* UART7 interrupt Init */
    HAL_NVIC_SetPriority(UART7_IRQn, 0, 0);
 8008cc8:	2200      	movs	r2, #0
 8008cca:	2100      	movs	r1, #0
 8008ccc:	2052      	movs	r0, #82	; 0x52
 8008cce:	f7f8 fdcc 	bl	800186a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART7_IRQn);
 8008cd2:	2052      	movs	r0, #82	; 0x52
 8008cd4:	f7f8 fde5 	bl	80018a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART7_MspInit 1 */

  /* USER CODE END UART7_MspInit 1 */
  }
}
 8008cd8:	bf00      	nop
 8008cda:	3728      	adds	r7, #40	; 0x28
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	bd80      	pop	{r7, pc}
 8008ce0:	40007800 	.word	0x40007800
 8008ce4:	40023800 	.word	0x40023800
 8008ce8:	40021000 	.word	0x40021000

08008cec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8008cec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8008d24 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8008cf0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8008cf2:	e003      	b.n	8008cfc <LoopCopyDataInit>

08008cf4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8008cf4:	4b0c      	ldr	r3, [pc, #48]	; (8008d28 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8008cf6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8008cf8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8008cfa:	3104      	adds	r1, #4

08008cfc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8008cfc:	480b      	ldr	r0, [pc, #44]	; (8008d2c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8008cfe:	4b0c      	ldr	r3, [pc, #48]	; (8008d30 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8008d00:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8008d02:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8008d04:	d3f6      	bcc.n	8008cf4 <CopyDataInit>
  ldr  r2, =_sbss
 8008d06:	4a0b      	ldr	r2, [pc, #44]	; (8008d34 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8008d08:	e002      	b.n	8008d10 <LoopFillZerobss>

08008d0a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8008d0a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8008d0c:	f842 3b04 	str.w	r3, [r2], #4

08008d10 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8008d10:	4b09      	ldr	r3, [pc, #36]	; (8008d38 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8008d12:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8008d14:	d3f9      	bcc.n	8008d0a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8008d16:	f7ff fcc3 	bl	80086a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8008d1a:	f000 f817 	bl	8008d4c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8008d1e:	f7fe fba1 	bl	8007464 <main>
  bx  lr    
 8008d22:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8008d24:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8008d28:	0800cb20 	.word	0x0800cb20
  ldr  r0, =_sdata
 8008d2c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8008d30:	20000090 	.word	0x20000090
  ldr  r2, =_sbss
 8008d34:	20000090 	.word	0x20000090
  ldr  r3, = _ebss
 8008d38:	20000f20 	.word	0x20000f20

08008d3c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8008d3c:	e7fe      	b.n	8008d3c <ADC_IRQHandler>
	...

08008d40 <__errno>:
 8008d40:	4b01      	ldr	r3, [pc, #4]	; (8008d48 <__errno+0x8>)
 8008d42:	6818      	ldr	r0, [r3, #0]
 8008d44:	4770      	bx	lr
 8008d46:	bf00      	nop
 8008d48:	2000002c 	.word	0x2000002c

08008d4c <__libc_init_array>:
 8008d4c:	b570      	push	{r4, r5, r6, lr}
 8008d4e:	4e0d      	ldr	r6, [pc, #52]	; (8008d84 <__libc_init_array+0x38>)
 8008d50:	4c0d      	ldr	r4, [pc, #52]	; (8008d88 <__libc_init_array+0x3c>)
 8008d52:	1ba4      	subs	r4, r4, r6
 8008d54:	10a4      	asrs	r4, r4, #2
 8008d56:	2500      	movs	r5, #0
 8008d58:	42a5      	cmp	r5, r4
 8008d5a:	d109      	bne.n	8008d70 <__libc_init_array+0x24>
 8008d5c:	4e0b      	ldr	r6, [pc, #44]	; (8008d8c <__libc_init_array+0x40>)
 8008d5e:	4c0c      	ldr	r4, [pc, #48]	; (8008d90 <__libc_init_array+0x44>)
 8008d60:	f001 f962 	bl	800a028 <_init>
 8008d64:	1ba4      	subs	r4, r4, r6
 8008d66:	10a4      	asrs	r4, r4, #2
 8008d68:	2500      	movs	r5, #0
 8008d6a:	42a5      	cmp	r5, r4
 8008d6c:	d105      	bne.n	8008d7a <__libc_init_array+0x2e>
 8008d6e:	bd70      	pop	{r4, r5, r6, pc}
 8008d70:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008d74:	4798      	blx	r3
 8008d76:	3501      	adds	r5, #1
 8008d78:	e7ee      	b.n	8008d58 <__libc_init_array+0xc>
 8008d7a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008d7e:	4798      	blx	r3
 8008d80:	3501      	adds	r5, #1
 8008d82:	e7f2      	b.n	8008d6a <__libc_init_array+0x1e>
 8008d84:	0800cb18 	.word	0x0800cb18
 8008d88:	0800cb18 	.word	0x0800cb18
 8008d8c:	0800cb18 	.word	0x0800cb18
 8008d90:	0800cb1c 	.word	0x0800cb1c

08008d94 <memcpy>:
 8008d94:	b510      	push	{r4, lr}
 8008d96:	1e43      	subs	r3, r0, #1
 8008d98:	440a      	add	r2, r1
 8008d9a:	4291      	cmp	r1, r2
 8008d9c:	d100      	bne.n	8008da0 <memcpy+0xc>
 8008d9e:	bd10      	pop	{r4, pc}
 8008da0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008da4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008da8:	e7f7      	b.n	8008d9a <memcpy+0x6>

08008daa <memset>:
 8008daa:	4402      	add	r2, r0
 8008dac:	4603      	mov	r3, r0
 8008dae:	4293      	cmp	r3, r2
 8008db0:	d100      	bne.n	8008db4 <memset+0xa>
 8008db2:	4770      	bx	lr
 8008db4:	f803 1b01 	strb.w	r1, [r3], #1
 8008db8:	e7f9      	b.n	8008dae <memset+0x4>
	...

08008dbc <iprintf>:
 8008dbc:	b40f      	push	{r0, r1, r2, r3}
 8008dbe:	4b0a      	ldr	r3, [pc, #40]	; (8008de8 <iprintf+0x2c>)
 8008dc0:	b513      	push	{r0, r1, r4, lr}
 8008dc2:	681c      	ldr	r4, [r3, #0]
 8008dc4:	b124      	cbz	r4, 8008dd0 <iprintf+0x14>
 8008dc6:	69a3      	ldr	r3, [r4, #24]
 8008dc8:	b913      	cbnz	r3, 8008dd0 <iprintf+0x14>
 8008dca:	4620      	mov	r0, r4
 8008dcc:	f000 fa64 	bl	8009298 <__sinit>
 8008dd0:	ab05      	add	r3, sp, #20
 8008dd2:	9a04      	ldr	r2, [sp, #16]
 8008dd4:	68a1      	ldr	r1, [r4, #8]
 8008dd6:	9301      	str	r3, [sp, #4]
 8008dd8:	4620      	mov	r0, r4
 8008dda:	f000 fd71 	bl	80098c0 <_vfiprintf_r>
 8008dde:	b002      	add	sp, #8
 8008de0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008de4:	b004      	add	sp, #16
 8008de6:	4770      	bx	lr
 8008de8:	2000002c 	.word	0x2000002c

08008dec <_puts_r>:
 8008dec:	b570      	push	{r4, r5, r6, lr}
 8008dee:	460e      	mov	r6, r1
 8008df0:	4605      	mov	r5, r0
 8008df2:	b118      	cbz	r0, 8008dfc <_puts_r+0x10>
 8008df4:	6983      	ldr	r3, [r0, #24]
 8008df6:	b90b      	cbnz	r3, 8008dfc <_puts_r+0x10>
 8008df8:	f000 fa4e 	bl	8009298 <__sinit>
 8008dfc:	69ab      	ldr	r3, [r5, #24]
 8008dfe:	68ac      	ldr	r4, [r5, #8]
 8008e00:	b913      	cbnz	r3, 8008e08 <_puts_r+0x1c>
 8008e02:	4628      	mov	r0, r5
 8008e04:	f000 fa48 	bl	8009298 <__sinit>
 8008e08:	4b23      	ldr	r3, [pc, #140]	; (8008e98 <_puts_r+0xac>)
 8008e0a:	429c      	cmp	r4, r3
 8008e0c:	d117      	bne.n	8008e3e <_puts_r+0x52>
 8008e0e:	686c      	ldr	r4, [r5, #4]
 8008e10:	89a3      	ldrh	r3, [r4, #12]
 8008e12:	071b      	lsls	r3, r3, #28
 8008e14:	d51d      	bpl.n	8008e52 <_puts_r+0x66>
 8008e16:	6923      	ldr	r3, [r4, #16]
 8008e18:	b1db      	cbz	r3, 8008e52 <_puts_r+0x66>
 8008e1a:	3e01      	subs	r6, #1
 8008e1c:	68a3      	ldr	r3, [r4, #8]
 8008e1e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008e22:	3b01      	subs	r3, #1
 8008e24:	60a3      	str	r3, [r4, #8]
 8008e26:	b9e9      	cbnz	r1, 8008e64 <_puts_r+0x78>
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	da2e      	bge.n	8008e8a <_puts_r+0x9e>
 8008e2c:	4622      	mov	r2, r4
 8008e2e:	210a      	movs	r1, #10
 8008e30:	4628      	mov	r0, r5
 8008e32:	f000 f87f 	bl	8008f34 <__swbuf_r>
 8008e36:	3001      	adds	r0, #1
 8008e38:	d011      	beq.n	8008e5e <_puts_r+0x72>
 8008e3a:	200a      	movs	r0, #10
 8008e3c:	bd70      	pop	{r4, r5, r6, pc}
 8008e3e:	4b17      	ldr	r3, [pc, #92]	; (8008e9c <_puts_r+0xb0>)
 8008e40:	429c      	cmp	r4, r3
 8008e42:	d101      	bne.n	8008e48 <_puts_r+0x5c>
 8008e44:	68ac      	ldr	r4, [r5, #8]
 8008e46:	e7e3      	b.n	8008e10 <_puts_r+0x24>
 8008e48:	4b15      	ldr	r3, [pc, #84]	; (8008ea0 <_puts_r+0xb4>)
 8008e4a:	429c      	cmp	r4, r3
 8008e4c:	bf08      	it	eq
 8008e4e:	68ec      	ldreq	r4, [r5, #12]
 8008e50:	e7de      	b.n	8008e10 <_puts_r+0x24>
 8008e52:	4621      	mov	r1, r4
 8008e54:	4628      	mov	r0, r5
 8008e56:	f000 f8bf 	bl	8008fd8 <__swsetup_r>
 8008e5a:	2800      	cmp	r0, #0
 8008e5c:	d0dd      	beq.n	8008e1a <_puts_r+0x2e>
 8008e5e:	f04f 30ff 	mov.w	r0, #4294967295
 8008e62:	bd70      	pop	{r4, r5, r6, pc}
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	da04      	bge.n	8008e72 <_puts_r+0x86>
 8008e68:	69a2      	ldr	r2, [r4, #24]
 8008e6a:	4293      	cmp	r3, r2
 8008e6c:	db06      	blt.n	8008e7c <_puts_r+0x90>
 8008e6e:	290a      	cmp	r1, #10
 8008e70:	d004      	beq.n	8008e7c <_puts_r+0x90>
 8008e72:	6823      	ldr	r3, [r4, #0]
 8008e74:	1c5a      	adds	r2, r3, #1
 8008e76:	6022      	str	r2, [r4, #0]
 8008e78:	7019      	strb	r1, [r3, #0]
 8008e7a:	e7cf      	b.n	8008e1c <_puts_r+0x30>
 8008e7c:	4622      	mov	r2, r4
 8008e7e:	4628      	mov	r0, r5
 8008e80:	f000 f858 	bl	8008f34 <__swbuf_r>
 8008e84:	3001      	adds	r0, #1
 8008e86:	d1c9      	bne.n	8008e1c <_puts_r+0x30>
 8008e88:	e7e9      	b.n	8008e5e <_puts_r+0x72>
 8008e8a:	6823      	ldr	r3, [r4, #0]
 8008e8c:	200a      	movs	r0, #10
 8008e8e:	1c5a      	adds	r2, r3, #1
 8008e90:	6022      	str	r2, [r4, #0]
 8008e92:	7018      	strb	r0, [r3, #0]
 8008e94:	bd70      	pop	{r4, r5, r6, pc}
 8008e96:	bf00      	nop
 8008e98:	0800ca9c 	.word	0x0800ca9c
 8008e9c:	0800cabc 	.word	0x0800cabc
 8008ea0:	0800ca7c 	.word	0x0800ca7c

08008ea4 <puts>:
 8008ea4:	4b02      	ldr	r3, [pc, #8]	; (8008eb0 <puts+0xc>)
 8008ea6:	4601      	mov	r1, r0
 8008ea8:	6818      	ldr	r0, [r3, #0]
 8008eaa:	f7ff bf9f 	b.w	8008dec <_puts_r>
 8008eae:	bf00      	nop
 8008eb0:	2000002c 	.word	0x2000002c

08008eb4 <siprintf>:
 8008eb4:	b40e      	push	{r1, r2, r3}
 8008eb6:	b500      	push	{lr}
 8008eb8:	b09c      	sub	sp, #112	; 0x70
 8008eba:	f44f 7102 	mov.w	r1, #520	; 0x208
 8008ebe:	ab1d      	add	r3, sp, #116	; 0x74
 8008ec0:	f8ad 1014 	strh.w	r1, [sp, #20]
 8008ec4:	9002      	str	r0, [sp, #8]
 8008ec6:	9006      	str	r0, [sp, #24]
 8008ec8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008ecc:	480a      	ldr	r0, [pc, #40]	; (8008ef8 <siprintf+0x44>)
 8008ece:	9104      	str	r1, [sp, #16]
 8008ed0:	9107      	str	r1, [sp, #28]
 8008ed2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8008ed6:	f853 2b04 	ldr.w	r2, [r3], #4
 8008eda:	f8ad 1016 	strh.w	r1, [sp, #22]
 8008ede:	6800      	ldr	r0, [r0, #0]
 8008ee0:	9301      	str	r3, [sp, #4]
 8008ee2:	a902      	add	r1, sp, #8
 8008ee4:	f000 fbce 	bl	8009684 <_svfiprintf_r>
 8008ee8:	9b02      	ldr	r3, [sp, #8]
 8008eea:	2200      	movs	r2, #0
 8008eec:	701a      	strb	r2, [r3, #0]
 8008eee:	b01c      	add	sp, #112	; 0x70
 8008ef0:	f85d eb04 	ldr.w	lr, [sp], #4
 8008ef4:	b003      	add	sp, #12
 8008ef6:	4770      	bx	lr
 8008ef8:	2000002c 	.word	0x2000002c

08008efc <strstr>:
 8008efc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008efe:	7803      	ldrb	r3, [r0, #0]
 8008f00:	b133      	cbz	r3, 8008f10 <strstr+0x14>
 8008f02:	4603      	mov	r3, r0
 8008f04:	4618      	mov	r0, r3
 8008f06:	1c5e      	adds	r6, r3, #1
 8008f08:	781b      	ldrb	r3, [r3, #0]
 8008f0a:	b933      	cbnz	r3, 8008f1a <strstr+0x1e>
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f10:	780b      	ldrb	r3, [r1, #0]
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	bf18      	it	ne
 8008f16:	2000      	movne	r0, #0
 8008f18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f1a:	1e4d      	subs	r5, r1, #1
 8008f1c:	1e44      	subs	r4, r0, #1
 8008f1e:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 8008f22:	2a00      	cmp	r2, #0
 8008f24:	d0f3      	beq.n	8008f0e <strstr+0x12>
 8008f26:	f814 7f01 	ldrb.w	r7, [r4, #1]!
 8008f2a:	4297      	cmp	r7, r2
 8008f2c:	4633      	mov	r3, r6
 8008f2e:	d0f6      	beq.n	8008f1e <strstr+0x22>
 8008f30:	e7e8      	b.n	8008f04 <strstr+0x8>
	...

08008f34 <__swbuf_r>:
 8008f34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f36:	460e      	mov	r6, r1
 8008f38:	4614      	mov	r4, r2
 8008f3a:	4605      	mov	r5, r0
 8008f3c:	b118      	cbz	r0, 8008f46 <__swbuf_r+0x12>
 8008f3e:	6983      	ldr	r3, [r0, #24]
 8008f40:	b90b      	cbnz	r3, 8008f46 <__swbuf_r+0x12>
 8008f42:	f000 f9a9 	bl	8009298 <__sinit>
 8008f46:	4b21      	ldr	r3, [pc, #132]	; (8008fcc <__swbuf_r+0x98>)
 8008f48:	429c      	cmp	r4, r3
 8008f4a:	d12a      	bne.n	8008fa2 <__swbuf_r+0x6e>
 8008f4c:	686c      	ldr	r4, [r5, #4]
 8008f4e:	69a3      	ldr	r3, [r4, #24]
 8008f50:	60a3      	str	r3, [r4, #8]
 8008f52:	89a3      	ldrh	r3, [r4, #12]
 8008f54:	071a      	lsls	r2, r3, #28
 8008f56:	d52e      	bpl.n	8008fb6 <__swbuf_r+0x82>
 8008f58:	6923      	ldr	r3, [r4, #16]
 8008f5a:	b363      	cbz	r3, 8008fb6 <__swbuf_r+0x82>
 8008f5c:	6923      	ldr	r3, [r4, #16]
 8008f5e:	6820      	ldr	r0, [r4, #0]
 8008f60:	1ac0      	subs	r0, r0, r3
 8008f62:	6963      	ldr	r3, [r4, #20]
 8008f64:	b2f6      	uxtb	r6, r6
 8008f66:	4298      	cmp	r0, r3
 8008f68:	4637      	mov	r7, r6
 8008f6a:	db04      	blt.n	8008f76 <__swbuf_r+0x42>
 8008f6c:	4621      	mov	r1, r4
 8008f6e:	4628      	mov	r0, r5
 8008f70:	f000 f928 	bl	80091c4 <_fflush_r>
 8008f74:	bb28      	cbnz	r0, 8008fc2 <__swbuf_r+0x8e>
 8008f76:	68a3      	ldr	r3, [r4, #8]
 8008f78:	3b01      	subs	r3, #1
 8008f7a:	60a3      	str	r3, [r4, #8]
 8008f7c:	6823      	ldr	r3, [r4, #0]
 8008f7e:	1c5a      	adds	r2, r3, #1
 8008f80:	6022      	str	r2, [r4, #0]
 8008f82:	701e      	strb	r6, [r3, #0]
 8008f84:	6963      	ldr	r3, [r4, #20]
 8008f86:	3001      	adds	r0, #1
 8008f88:	4298      	cmp	r0, r3
 8008f8a:	d004      	beq.n	8008f96 <__swbuf_r+0x62>
 8008f8c:	89a3      	ldrh	r3, [r4, #12]
 8008f8e:	07db      	lsls	r3, r3, #31
 8008f90:	d519      	bpl.n	8008fc6 <__swbuf_r+0x92>
 8008f92:	2e0a      	cmp	r6, #10
 8008f94:	d117      	bne.n	8008fc6 <__swbuf_r+0x92>
 8008f96:	4621      	mov	r1, r4
 8008f98:	4628      	mov	r0, r5
 8008f9a:	f000 f913 	bl	80091c4 <_fflush_r>
 8008f9e:	b190      	cbz	r0, 8008fc6 <__swbuf_r+0x92>
 8008fa0:	e00f      	b.n	8008fc2 <__swbuf_r+0x8e>
 8008fa2:	4b0b      	ldr	r3, [pc, #44]	; (8008fd0 <__swbuf_r+0x9c>)
 8008fa4:	429c      	cmp	r4, r3
 8008fa6:	d101      	bne.n	8008fac <__swbuf_r+0x78>
 8008fa8:	68ac      	ldr	r4, [r5, #8]
 8008faa:	e7d0      	b.n	8008f4e <__swbuf_r+0x1a>
 8008fac:	4b09      	ldr	r3, [pc, #36]	; (8008fd4 <__swbuf_r+0xa0>)
 8008fae:	429c      	cmp	r4, r3
 8008fb0:	bf08      	it	eq
 8008fb2:	68ec      	ldreq	r4, [r5, #12]
 8008fb4:	e7cb      	b.n	8008f4e <__swbuf_r+0x1a>
 8008fb6:	4621      	mov	r1, r4
 8008fb8:	4628      	mov	r0, r5
 8008fba:	f000 f80d 	bl	8008fd8 <__swsetup_r>
 8008fbe:	2800      	cmp	r0, #0
 8008fc0:	d0cc      	beq.n	8008f5c <__swbuf_r+0x28>
 8008fc2:	f04f 37ff 	mov.w	r7, #4294967295
 8008fc6:	4638      	mov	r0, r7
 8008fc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008fca:	bf00      	nop
 8008fcc:	0800ca9c 	.word	0x0800ca9c
 8008fd0:	0800cabc 	.word	0x0800cabc
 8008fd4:	0800ca7c 	.word	0x0800ca7c

08008fd8 <__swsetup_r>:
 8008fd8:	4b32      	ldr	r3, [pc, #200]	; (80090a4 <__swsetup_r+0xcc>)
 8008fda:	b570      	push	{r4, r5, r6, lr}
 8008fdc:	681d      	ldr	r5, [r3, #0]
 8008fde:	4606      	mov	r6, r0
 8008fe0:	460c      	mov	r4, r1
 8008fe2:	b125      	cbz	r5, 8008fee <__swsetup_r+0x16>
 8008fe4:	69ab      	ldr	r3, [r5, #24]
 8008fe6:	b913      	cbnz	r3, 8008fee <__swsetup_r+0x16>
 8008fe8:	4628      	mov	r0, r5
 8008fea:	f000 f955 	bl	8009298 <__sinit>
 8008fee:	4b2e      	ldr	r3, [pc, #184]	; (80090a8 <__swsetup_r+0xd0>)
 8008ff0:	429c      	cmp	r4, r3
 8008ff2:	d10f      	bne.n	8009014 <__swsetup_r+0x3c>
 8008ff4:	686c      	ldr	r4, [r5, #4]
 8008ff6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ffa:	b29a      	uxth	r2, r3
 8008ffc:	0715      	lsls	r5, r2, #28
 8008ffe:	d42c      	bmi.n	800905a <__swsetup_r+0x82>
 8009000:	06d0      	lsls	r0, r2, #27
 8009002:	d411      	bmi.n	8009028 <__swsetup_r+0x50>
 8009004:	2209      	movs	r2, #9
 8009006:	6032      	str	r2, [r6, #0]
 8009008:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800900c:	81a3      	strh	r3, [r4, #12]
 800900e:	f04f 30ff 	mov.w	r0, #4294967295
 8009012:	bd70      	pop	{r4, r5, r6, pc}
 8009014:	4b25      	ldr	r3, [pc, #148]	; (80090ac <__swsetup_r+0xd4>)
 8009016:	429c      	cmp	r4, r3
 8009018:	d101      	bne.n	800901e <__swsetup_r+0x46>
 800901a:	68ac      	ldr	r4, [r5, #8]
 800901c:	e7eb      	b.n	8008ff6 <__swsetup_r+0x1e>
 800901e:	4b24      	ldr	r3, [pc, #144]	; (80090b0 <__swsetup_r+0xd8>)
 8009020:	429c      	cmp	r4, r3
 8009022:	bf08      	it	eq
 8009024:	68ec      	ldreq	r4, [r5, #12]
 8009026:	e7e6      	b.n	8008ff6 <__swsetup_r+0x1e>
 8009028:	0751      	lsls	r1, r2, #29
 800902a:	d512      	bpl.n	8009052 <__swsetup_r+0x7a>
 800902c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800902e:	b141      	cbz	r1, 8009042 <__swsetup_r+0x6a>
 8009030:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009034:	4299      	cmp	r1, r3
 8009036:	d002      	beq.n	800903e <__swsetup_r+0x66>
 8009038:	4630      	mov	r0, r6
 800903a:	f000 fa1b 	bl	8009474 <_free_r>
 800903e:	2300      	movs	r3, #0
 8009040:	6363      	str	r3, [r4, #52]	; 0x34
 8009042:	89a3      	ldrh	r3, [r4, #12]
 8009044:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009048:	81a3      	strh	r3, [r4, #12]
 800904a:	2300      	movs	r3, #0
 800904c:	6063      	str	r3, [r4, #4]
 800904e:	6923      	ldr	r3, [r4, #16]
 8009050:	6023      	str	r3, [r4, #0]
 8009052:	89a3      	ldrh	r3, [r4, #12]
 8009054:	f043 0308 	orr.w	r3, r3, #8
 8009058:	81a3      	strh	r3, [r4, #12]
 800905a:	6923      	ldr	r3, [r4, #16]
 800905c:	b94b      	cbnz	r3, 8009072 <__swsetup_r+0x9a>
 800905e:	89a3      	ldrh	r3, [r4, #12]
 8009060:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009064:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009068:	d003      	beq.n	8009072 <__swsetup_r+0x9a>
 800906a:	4621      	mov	r1, r4
 800906c:	4630      	mov	r0, r6
 800906e:	f000 f9c1 	bl	80093f4 <__smakebuf_r>
 8009072:	89a2      	ldrh	r2, [r4, #12]
 8009074:	f012 0301 	ands.w	r3, r2, #1
 8009078:	d00c      	beq.n	8009094 <__swsetup_r+0xbc>
 800907a:	2300      	movs	r3, #0
 800907c:	60a3      	str	r3, [r4, #8]
 800907e:	6963      	ldr	r3, [r4, #20]
 8009080:	425b      	negs	r3, r3
 8009082:	61a3      	str	r3, [r4, #24]
 8009084:	6923      	ldr	r3, [r4, #16]
 8009086:	b953      	cbnz	r3, 800909e <__swsetup_r+0xc6>
 8009088:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800908c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8009090:	d1ba      	bne.n	8009008 <__swsetup_r+0x30>
 8009092:	bd70      	pop	{r4, r5, r6, pc}
 8009094:	0792      	lsls	r2, r2, #30
 8009096:	bf58      	it	pl
 8009098:	6963      	ldrpl	r3, [r4, #20]
 800909a:	60a3      	str	r3, [r4, #8]
 800909c:	e7f2      	b.n	8009084 <__swsetup_r+0xac>
 800909e:	2000      	movs	r0, #0
 80090a0:	e7f7      	b.n	8009092 <__swsetup_r+0xba>
 80090a2:	bf00      	nop
 80090a4:	2000002c 	.word	0x2000002c
 80090a8:	0800ca9c 	.word	0x0800ca9c
 80090ac:	0800cabc 	.word	0x0800cabc
 80090b0:	0800ca7c 	.word	0x0800ca7c

080090b4 <__sflush_r>:
 80090b4:	898a      	ldrh	r2, [r1, #12]
 80090b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80090ba:	4605      	mov	r5, r0
 80090bc:	0710      	lsls	r0, r2, #28
 80090be:	460c      	mov	r4, r1
 80090c0:	d45a      	bmi.n	8009178 <__sflush_r+0xc4>
 80090c2:	684b      	ldr	r3, [r1, #4]
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	dc05      	bgt.n	80090d4 <__sflush_r+0x20>
 80090c8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	dc02      	bgt.n	80090d4 <__sflush_r+0x20>
 80090ce:	2000      	movs	r0, #0
 80090d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80090d4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80090d6:	2e00      	cmp	r6, #0
 80090d8:	d0f9      	beq.n	80090ce <__sflush_r+0x1a>
 80090da:	2300      	movs	r3, #0
 80090dc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80090e0:	682f      	ldr	r7, [r5, #0]
 80090e2:	602b      	str	r3, [r5, #0]
 80090e4:	d033      	beq.n	800914e <__sflush_r+0x9a>
 80090e6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80090e8:	89a3      	ldrh	r3, [r4, #12]
 80090ea:	075a      	lsls	r2, r3, #29
 80090ec:	d505      	bpl.n	80090fa <__sflush_r+0x46>
 80090ee:	6863      	ldr	r3, [r4, #4]
 80090f0:	1ac0      	subs	r0, r0, r3
 80090f2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80090f4:	b10b      	cbz	r3, 80090fa <__sflush_r+0x46>
 80090f6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80090f8:	1ac0      	subs	r0, r0, r3
 80090fa:	2300      	movs	r3, #0
 80090fc:	4602      	mov	r2, r0
 80090fe:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009100:	6a21      	ldr	r1, [r4, #32]
 8009102:	4628      	mov	r0, r5
 8009104:	47b0      	blx	r6
 8009106:	1c43      	adds	r3, r0, #1
 8009108:	89a3      	ldrh	r3, [r4, #12]
 800910a:	d106      	bne.n	800911a <__sflush_r+0x66>
 800910c:	6829      	ldr	r1, [r5, #0]
 800910e:	291d      	cmp	r1, #29
 8009110:	d84b      	bhi.n	80091aa <__sflush_r+0xf6>
 8009112:	4a2b      	ldr	r2, [pc, #172]	; (80091c0 <__sflush_r+0x10c>)
 8009114:	40ca      	lsrs	r2, r1
 8009116:	07d6      	lsls	r6, r2, #31
 8009118:	d547      	bpl.n	80091aa <__sflush_r+0xf6>
 800911a:	2200      	movs	r2, #0
 800911c:	6062      	str	r2, [r4, #4]
 800911e:	04d9      	lsls	r1, r3, #19
 8009120:	6922      	ldr	r2, [r4, #16]
 8009122:	6022      	str	r2, [r4, #0]
 8009124:	d504      	bpl.n	8009130 <__sflush_r+0x7c>
 8009126:	1c42      	adds	r2, r0, #1
 8009128:	d101      	bne.n	800912e <__sflush_r+0x7a>
 800912a:	682b      	ldr	r3, [r5, #0]
 800912c:	b903      	cbnz	r3, 8009130 <__sflush_r+0x7c>
 800912e:	6560      	str	r0, [r4, #84]	; 0x54
 8009130:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009132:	602f      	str	r7, [r5, #0]
 8009134:	2900      	cmp	r1, #0
 8009136:	d0ca      	beq.n	80090ce <__sflush_r+0x1a>
 8009138:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800913c:	4299      	cmp	r1, r3
 800913e:	d002      	beq.n	8009146 <__sflush_r+0x92>
 8009140:	4628      	mov	r0, r5
 8009142:	f000 f997 	bl	8009474 <_free_r>
 8009146:	2000      	movs	r0, #0
 8009148:	6360      	str	r0, [r4, #52]	; 0x34
 800914a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800914e:	6a21      	ldr	r1, [r4, #32]
 8009150:	2301      	movs	r3, #1
 8009152:	4628      	mov	r0, r5
 8009154:	47b0      	blx	r6
 8009156:	1c41      	adds	r1, r0, #1
 8009158:	d1c6      	bne.n	80090e8 <__sflush_r+0x34>
 800915a:	682b      	ldr	r3, [r5, #0]
 800915c:	2b00      	cmp	r3, #0
 800915e:	d0c3      	beq.n	80090e8 <__sflush_r+0x34>
 8009160:	2b1d      	cmp	r3, #29
 8009162:	d001      	beq.n	8009168 <__sflush_r+0xb4>
 8009164:	2b16      	cmp	r3, #22
 8009166:	d101      	bne.n	800916c <__sflush_r+0xb8>
 8009168:	602f      	str	r7, [r5, #0]
 800916a:	e7b0      	b.n	80090ce <__sflush_r+0x1a>
 800916c:	89a3      	ldrh	r3, [r4, #12]
 800916e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009172:	81a3      	strh	r3, [r4, #12]
 8009174:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009178:	690f      	ldr	r7, [r1, #16]
 800917a:	2f00      	cmp	r7, #0
 800917c:	d0a7      	beq.n	80090ce <__sflush_r+0x1a>
 800917e:	0793      	lsls	r3, r2, #30
 8009180:	680e      	ldr	r6, [r1, #0]
 8009182:	bf08      	it	eq
 8009184:	694b      	ldreq	r3, [r1, #20]
 8009186:	600f      	str	r7, [r1, #0]
 8009188:	bf18      	it	ne
 800918a:	2300      	movne	r3, #0
 800918c:	eba6 0807 	sub.w	r8, r6, r7
 8009190:	608b      	str	r3, [r1, #8]
 8009192:	f1b8 0f00 	cmp.w	r8, #0
 8009196:	dd9a      	ble.n	80090ce <__sflush_r+0x1a>
 8009198:	4643      	mov	r3, r8
 800919a:	463a      	mov	r2, r7
 800919c:	6a21      	ldr	r1, [r4, #32]
 800919e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80091a0:	4628      	mov	r0, r5
 80091a2:	47b0      	blx	r6
 80091a4:	2800      	cmp	r0, #0
 80091a6:	dc07      	bgt.n	80091b8 <__sflush_r+0x104>
 80091a8:	89a3      	ldrh	r3, [r4, #12]
 80091aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80091ae:	81a3      	strh	r3, [r4, #12]
 80091b0:	f04f 30ff 	mov.w	r0, #4294967295
 80091b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80091b8:	4407      	add	r7, r0
 80091ba:	eba8 0800 	sub.w	r8, r8, r0
 80091be:	e7e8      	b.n	8009192 <__sflush_r+0xde>
 80091c0:	20400001 	.word	0x20400001

080091c4 <_fflush_r>:
 80091c4:	b538      	push	{r3, r4, r5, lr}
 80091c6:	690b      	ldr	r3, [r1, #16]
 80091c8:	4605      	mov	r5, r0
 80091ca:	460c      	mov	r4, r1
 80091cc:	b1db      	cbz	r3, 8009206 <_fflush_r+0x42>
 80091ce:	b118      	cbz	r0, 80091d8 <_fflush_r+0x14>
 80091d0:	6983      	ldr	r3, [r0, #24]
 80091d2:	b90b      	cbnz	r3, 80091d8 <_fflush_r+0x14>
 80091d4:	f000 f860 	bl	8009298 <__sinit>
 80091d8:	4b0c      	ldr	r3, [pc, #48]	; (800920c <_fflush_r+0x48>)
 80091da:	429c      	cmp	r4, r3
 80091dc:	d109      	bne.n	80091f2 <_fflush_r+0x2e>
 80091de:	686c      	ldr	r4, [r5, #4]
 80091e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091e4:	b17b      	cbz	r3, 8009206 <_fflush_r+0x42>
 80091e6:	4621      	mov	r1, r4
 80091e8:	4628      	mov	r0, r5
 80091ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80091ee:	f7ff bf61 	b.w	80090b4 <__sflush_r>
 80091f2:	4b07      	ldr	r3, [pc, #28]	; (8009210 <_fflush_r+0x4c>)
 80091f4:	429c      	cmp	r4, r3
 80091f6:	d101      	bne.n	80091fc <_fflush_r+0x38>
 80091f8:	68ac      	ldr	r4, [r5, #8]
 80091fa:	e7f1      	b.n	80091e0 <_fflush_r+0x1c>
 80091fc:	4b05      	ldr	r3, [pc, #20]	; (8009214 <_fflush_r+0x50>)
 80091fe:	429c      	cmp	r4, r3
 8009200:	bf08      	it	eq
 8009202:	68ec      	ldreq	r4, [r5, #12]
 8009204:	e7ec      	b.n	80091e0 <_fflush_r+0x1c>
 8009206:	2000      	movs	r0, #0
 8009208:	bd38      	pop	{r3, r4, r5, pc}
 800920a:	bf00      	nop
 800920c:	0800ca9c 	.word	0x0800ca9c
 8009210:	0800cabc 	.word	0x0800cabc
 8009214:	0800ca7c 	.word	0x0800ca7c

08009218 <_cleanup_r>:
 8009218:	4901      	ldr	r1, [pc, #4]	; (8009220 <_cleanup_r+0x8>)
 800921a:	f000 b8a9 	b.w	8009370 <_fwalk_reent>
 800921e:	bf00      	nop
 8009220:	080091c5 	.word	0x080091c5

08009224 <std.isra.0>:
 8009224:	2300      	movs	r3, #0
 8009226:	b510      	push	{r4, lr}
 8009228:	4604      	mov	r4, r0
 800922a:	6003      	str	r3, [r0, #0]
 800922c:	6043      	str	r3, [r0, #4]
 800922e:	6083      	str	r3, [r0, #8]
 8009230:	8181      	strh	r1, [r0, #12]
 8009232:	6643      	str	r3, [r0, #100]	; 0x64
 8009234:	81c2      	strh	r2, [r0, #14]
 8009236:	6103      	str	r3, [r0, #16]
 8009238:	6143      	str	r3, [r0, #20]
 800923a:	6183      	str	r3, [r0, #24]
 800923c:	4619      	mov	r1, r3
 800923e:	2208      	movs	r2, #8
 8009240:	305c      	adds	r0, #92	; 0x5c
 8009242:	f7ff fdb2 	bl	8008daa <memset>
 8009246:	4b05      	ldr	r3, [pc, #20]	; (800925c <std.isra.0+0x38>)
 8009248:	6263      	str	r3, [r4, #36]	; 0x24
 800924a:	4b05      	ldr	r3, [pc, #20]	; (8009260 <std.isra.0+0x3c>)
 800924c:	62a3      	str	r3, [r4, #40]	; 0x28
 800924e:	4b05      	ldr	r3, [pc, #20]	; (8009264 <std.isra.0+0x40>)
 8009250:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009252:	4b05      	ldr	r3, [pc, #20]	; (8009268 <std.isra.0+0x44>)
 8009254:	6224      	str	r4, [r4, #32]
 8009256:	6323      	str	r3, [r4, #48]	; 0x30
 8009258:	bd10      	pop	{r4, pc}
 800925a:	bf00      	nop
 800925c:	08009e39 	.word	0x08009e39
 8009260:	08009e5b 	.word	0x08009e5b
 8009264:	08009e93 	.word	0x08009e93
 8009268:	08009eb7 	.word	0x08009eb7

0800926c <__sfmoreglue>:
 800926c:	b570      	push	{r4, r5, r6, lr}
 800926e:	1e4a      	subs	r2, r1, #1
 8009270:	2568      	movs	r5, #104	; 0x68
 8009272:	4355      	muls	r5, r2
 8009274:	460e      	mov	r6, r1
 8009276:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800927a:	f000 f949 	bl	8009510 <_malloc_r>
 800927e:	4604      	mov	r4, r0
 8009280:	b140      	cbz	r0, 8009294 <__sfmoreglue+0x28>
 8009282:	2100      	movs	r1, #0
 8009284:	e880 0042 	stmia.w	r0, {r1, r6}
 8009288:	300c      	adds	r0, #12
 800928a:	60a0      	str	r0, [r4, #8]
 800928c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009290:	f7ff fd8b 	bl	8008daa <memset>
 8009294:	4620      	mov	r0, r4
 8009296:	bd70      	pop	{r4, r5, r6, pc}

08009298 <__sinit>:
 8009298:	6983      	ldr	r3, [r0, #24]
 800929a:	b510      	push	{r4, lr}
 800929c:	4604      	mov	r4, r0
 800929e:	bb33      	cbnz	r3, 80092ee <__sinit+0x56>
 80092a0:	6483      	str	r3, [r0, #72]	; 0x48
 80092a2:	64c3      	str	r3, [r0, #76]	; 0x4c
 80092a4:	6503      	str	r3, [r0, #80]	; 0x50
 80092a6:	4b12      	ldr	r3, [pc, #72]	; (80092f0 <__sinit+0x58>)
 80092a8:	4a12      	ldr	r2, [pc, #72]	; (80092f4 <__sinit+0x5c>)
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	6282      	str	r2, [r0, #40]	; 0x28
 80092ae:	4298      	cmp	r0, r3
 80092b0:	bf04      	itt	eq
 80092b2:	2301      	moveq	r3, #1
 80092b4:	6183      	streq	r3, [r0, #24]
 80092b6:	f000 f81f 	bl	80092f8 <__sfp>
 80092ba:	6060      	str	r0, [r4, #4]
 80092bc:	4620      	mov	r0, r4
 80092be:	f000 f81b 	bl	80092f8 <__sfp>
 80092c2:	60a0      	str	r0, [r4, #8]
 80092c4:	4620      	mov	r0, r4
 80092c6:	f000 f817 	bl	80092f8 <__sfp>
 80092ca:	2200      	movs	r2, #0
 80092cc:	60e0      	str	r0, [r4, #12]
 80092ce:	2104      	movs	r1, #4
 80092d0:	6860      	ldr	r0, [r4, #4]
 80092d2:	f7ff ffa7 	bl	8009224 <std.isra.0>
 80092d6:	2201      	movs	r2, #1
 80092d8:	2109      	movs	r1, #9
 80092da:	68a0      	ldr	r0, [r4, #8]
 80092dc:	f7ff ffa2 	bl	8009224 <std.isra.0>
 80092e0:	2202      	movs	r2, #2
 80092e2:	2112      	movs	r1, #18
 80092e4:	68e0      	ldr	r0, [r4, #12]
 80092e6:	f7ff ff9d 	bl	8009224 <std.isra.0>
 80092ea:	2301      	movs	r3, #1
 80092ec:	61a3      	str	r3, [r4, #24]
 80092ee:	bd10      	pop	{r4, pc}
 80092f0:	0800ca78 	.word	0x0800ca78
 80092f4:	08009219 	.word	0x08009219

080092f8 <__sfp>:
 80092f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092fa:	4b1c      	ldr	r3, [pc, #112]	; (800936c <__sfp+0x74>)
 80092fc:	681e      	ldr	r6, [r3, #0]
 80092fe:	69b3      	ldr	r3, [r6, #24]
 8009300:	4607      	mov	r7, r0
 8009302:	b913      	cbnz	r3, 800930a <__sfp+0x12>
 8009304:	4630      	mov	r0, r6
 8009306:	f7ff ffc7 	bl	8009298 <__sinit>
 800930a:	3648      	adds	r6, #72	; 0x48
 800930c:	68b4      	ldr	r4, [r6, #8]
 800930e:	6873      	ldr	r3, [r6, #4]
 8009310:	3b01      	subs	r3, #1
 8009312:	d503      	bpl.n	800931c <__sfp+0x24>
 8009314:	6833      	ldr	r3, [r6, #0]
 8009316:	b133      	cbz	r3, 8009326 <__sfp+0x2e>
 8009318:	6836      	ldr	r6, [r6, #0]
 800931a:	e7f7      	b.n	800930c <__sfp+0x14>
 800931c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009320:	b16d      	cbz	r5, 800933e <__sfp+0x46>
 8009322:	3468      	adds	r4, #104	; 0x68
 8009324:	e7f4      	b.n	8009310 <__sfp+0x18>
 8009326:	2104      	movs	r1, #4
 8009328:	4638      	mov	r0, r7
 800932a:	f7ff ff9f 	bl	800926c <__sfmoreglue>
 800932e:	6030      	str	r0, [r6, #0]
 8009330:	2800      	cmp	r0, #0
 8009332:	d1f1      	bne.n	8009318 <__sfp+0x20>
 8009334:	230c      	movs	r3, #12
 8009336:	603b      	str	r3, [r7, #0]
 8009338:	4604      	mov	r4, r0
 800933a:	4620      	mov	r0, r4
 800933c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800933e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009342:	81e3      	strh	r3, [r4, #14]
 8009344:	2301      	movs	r3, #1
 8009346:	81a3      	strh	r3, [r4, #12]
 8009348:	6665      	str	r5, [r4, #100]	; 0x64
 800934a:	6025      	str	r5, [r4, #0]
 800934c:	60a5      	str	r5, [r4, #8]
 800934e:	6065      	str	r5, [r4, #4]
 8009350:	6125      	str	r5, [r4, #16]
 8009352:	6165      	str	r5, [r4, #20]
 8009354:	61a5      	str	r5, [r4, #24]
 8009356:	2208      	movs	r2, #8
 8009358:	4629      	mov	r1, r5
 800935a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800935e:	f7ff fd24 	bl	8008daa <memset>
 8009362:	6365      	str	r5, [r4, #52]	; 0x34
 8009364:	63a5      	str	r5, [r4, #56]	; 0x38
 8009366:	64a5      	str	r5, [r4, #72]	; 0x48
 8009368:	64e5      	str	r5, [r4, #76]	; 0x4c
 800936a:	e7e6      	b.n	800933a <__sfp+0x42>
 800936c:	0800ca78 	.word	0x0800ca78

08009370 <_fwalk_reent>:
 8009370:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009374:	4680      	mov	r8, r0
 8009376:	4689      	mov	r9, r1
 8009378:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800937c:	2600      	movs	r6, #0
 800937e:	b914      	cbnz	r4, 8009386 <_fwalk_reent+0x16>
 8009380:	4630      	mov	r0, r6
 8009382:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009386:	68a5      	ldr	r5, [r4, #8]
 8009388:	6867      	ldr	r7, [r4, #4]
 800938a:	3f01      	subs	r7, #1
 800938c:	d501      	bpl.n	8009392 <_fwalk_reent+0x22>
 800938e:	6824      	ldr	r4, [r4, #0]
 8009390:	e7f5      	b.n	800937e <_fwalk_reent+0xe>
 8009392:	89ab      	ldrh	r3, [r5, #12]
 8009394:	2b01      	cmp	r3, #1
 8009396:	d907      	bls.n	80093a8 <_fwalk_reent+0x38>
 8009398:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800939c:	3301      	adds	r3, #1
 800939e:	d003      	beq.n	80093a8 <_fwalk_reent+0x38>
 80093a0:	4629      	mov	r1, r5
 80093a2:	4640      	mov	r0, r8
 80093a4:	47c8      	blx	r9
 80093a6:	4306      	orrs	r6, r0
 80093a8:	3568      	adds	r5, #104	; 0x68
 80093aa:	e7ee      	b.n	800938a <_fwalk_reent+0x1a>

080093ac <__swhatbuf_r>:
 80093ac:	b570      	push	{r4, r5, r6, lr}
 80093ae:	460e      	mov	r6, r1
 80093b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093b4:	2900      	cmp	r1, #0
 80093b6:	b090      	sub	sp, #64	; 0x40
 80093b8:	4614      	mov	r4, r2
 80093ba:	461d      	mov	r5, r3
 80093bc:	da07      	bge.n	80093ce <__swhatbuf_r+0x22>
 80093be:	2300      	movs	r3, #0
 80093c0:	602b      	str	r3, [r5, #0]
 80093c2:	89b3      	ldrh	r3, [r6, #12]
 80093c4:	061a      	lsls	r2, r3, #24
 80093c6:	d410      	bmi.n	80093ea <__swhatbuf_r+0x3e>
 80093c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80093cc:	e00e      	b.n	80093ec <__swhatbuf_r+0x40>
 80093ce:	aa01      	add	r2, sp, #4
 80093d0:	f000 fd98 	bl	8009f04 <_fstat_r>
 80093d4:	2800      	cmp	r0, #0
 80093d6:	dbf2      	blt.n	80093be <__swhatbuf_r+0x12>
 80093d8:	9a02      	ldr	r2, [sp, #8]
 80093da:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80093de:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80093e2:	425a      	negs	r2, r3
 80093e4:	415a      	adcs	r2, r3
 80093e6:	602a      	str	r2, [r5, #0]
 80093e8:	e7ee      	b.n	80093c8 <__swhatbuf_r+0x1c>
 80093ea:	2340      	movs	r3, #64	; 0x40
 80093ec:	2000      	movs	r0, #0
 80093ee:	6023      	str	r3, [r4, #0]
 80093f0:	b010      	add	sp, #64	; 0x40
 80093f2:	bd70      	pop	{r4, r5, r6, pc}

080093f4 <__smakebuf_r>:
 80093f4:	898b      	ldrh	r3, [r1, #12]
 80093f6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80093f8:	079d      	lsls	r5, r3, #30
 80093fa:	4606      	mov	r6, r0
 80093fc:	460c      	mov	r4, r1
 80093fe:	d507      	bpl.n	8009410 <__smakebuf_r+0x1c>
 8009400:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009404:	6023      	str	r3, [r4, #0]
 8009406:	6123      	str	r3, [r4, #16]
 8009408:	2301      	movs	r3, #1
 800940a:	6163      	str	r3, [r4, #20]
 800940c:	b002      	add	sp, #8
 800940e:	bd70      	pop	{r4, r5, r6, pc}
 8009410:	ab01      	add	r3, sp, #4
 8009412:	466a      	mov	r2, sp
 8009414:	f7ff ffca 	bl	80093ac <__swhatbuf_r>
 8009418:	9900      	ldr	r1, [sp, #0]
 800941a:	4605      	mov	r5, r0
 800941c:	4630      	mov	r0, r6
 800941e:	f000 f877 	bl	8009510 <_malloc_r>
 8009422:	b948      	cbnz	r0, 8009438 <__smakebuf_r+0x44>
 8009424:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009428:	059a      	lsls	r2, r3, #22
 800942a:	d4ef      	bmi.n	800940c <__smakebuf_r+0x18>
 800942c:	f023 0303 	bic.w	r3, r3, #3
 8009430:	f043 0302 	orr.w	r3, r3, #2
 8009434:	81a3      	strh	r3, [r4, #12]
 8009436:	e7e3      	b.n	8009400 <__smakebuf_r+0xc>
 8009438:	4b0d      	ldr	r3, [pc, #52]	; (8009470 <__smakebuf_r+0x7c>)
 800943a:	62b3      	str	r3, [r6, #40]	; 0x28
 800943c:	89a3      	ldrh	r3, [r4, #12]
 800943e:	6020      	str	r0, [r4, #0]
 8009440:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009444:	81a3      	strh	r3, [r4, #12]
 8009446:	9b00      	ldr	r3, [sp, #0]
 8009448:	6163      	str	r3, [r4, #20]
 800944a:	9b01      	ldr	r3, [sp, #4]
 800944c:	6120      	str	r0, [r4, #16]
 800944e:	b15b      	cbz	r3, 8009468 <__smakebuf_r+0x74>
 8009450:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009454:	4630      	mov	r0, r6
 8009456:	f000 fd67 	bl	8009f28 <_isatty_r>
 800945a:	b128      	cbz	r0, 8009468 <__smakebuf_r+0x74>
 800945c:	89a3      	ldrh	r3, [r4, #12]
 800945e:	f023 0303 	bic.w	r3, r3, #3
 8009462:	f043 0301 	orr.w	r3, r3, #1
 8009466:	81a3      	strh	r3, [r4, #12]
 8009468:	89a3      	ldrh	r3, [r4, #12]
 800946a:	431d      	orrs	r5, r3
 800946c:	81a5      	strh	r5, [r4, #12]
 800946e:	e7cd      	b.n	800940c <__smakebuf_r+0x18>
 8009470:	08009219 	.word	0x08009219

08009474 <_free_r>:
 8009474:	b538      	push	{r3, r4, r5, lr}
 8009476:	4605      	mov	r5, r0
 8009478:	2900      	cmp	r1, #0
 800947a:	d045      	beq.n	8009508 <_free_r+0x94>
 800947c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009480:	1f0c      	subs	r4, r1, #4
 8009482:	2b00      	cmp	r3, #0
 8009484:	bfb8      	it	lt
 8009486:	18e4      	addlt	r4, r4, r3
 8009488:	f000 fd8a 	bl	8009fa0 <__malloc_lock>
 800948c:	4a1f      	ldr	r2, [pc, #124]	; (800950c <_free_r+0x98>)
 800948e:	6813      	ldr	r3, [r2, #0]
 8009490:	4610      	mov	r0, r2
 8009492:	b933      	cbnz	r3, 80094a2 <_free_r+0x2e>
 8009494:	6063      	str	r3, [r4, #4]
 8009496:	6014      	str	r4, [r2, #0]
 8009498:	4628      	mov	r0, r5
 800949a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800949e:	f000 bd80 	b.w	8009fa2 <__malloc_unlock>
 80094a2:	42a3      	cmp	r3, r4
 80094a4:	d90c      	bls.n	80094c0 <_free_r+0x4c>
 80094a6:	6821      	ldr	r1, [r4, #0]
 80094a8:	1862      	adds	r2, r4, r1
 80094aa:	4293      	cmp	r3, r2
 80094ac:	bf04      	itt	eq
 80094ae:	681a      	ldreq	r2, [r3, #0]
 80094b0:	685b      	ldreq	r3, [r3, #4]
 80094b2:	6063      	str	r3, [r4, #4]
 80094b4:	bf04      	itt	eq
 80094b6:	1852      	addeq	r2, r2, r1
 80094b8:	6022      	streq	r2, [r4, #0]
 80094ba:	6004      	str	r4, [r0, #0]
 80094bc:	e7ec      	b.n	8009498 <_free_r+0x24>
 80094be:	4613      	mov	r3, r2
 80094c0:	685a      	ldr	r2, [r3, #4]
 80094c2:	b10a      	cbz	r2, 80094c8 <_free_r+0x54>
 80094c4:	42a2      	cmp	r2, r4
 80094c6:	d9fa      	bls.n	80094be <_free_r+0x4a>
 80094c8:	6819      	ldr	r1, [r3, #0]
 80094ca:	1858      	adds	r0, r3, r1
 80094cc:	42a0      	cmp	r0, r4
 80094ce:	d10b      	bne.n	80094e8 <_free_r+0x74>
 80094d0:	6820      	ldr	r0, [r4, #0]
 80094d2:	4401      	add	r1, r0
 80094d4:	1858      	adds	r0, r3, r1
 80094d6:	4282      	cmp	r2, r0
 80094d8:	6019      	str	r1, [r3, #0]
 80094da:	d1dd      	bne.n	8009498 <_free_r+0x24>
 80094dc:	6810      	ldr	r0, [r2, #0]
 80094de:	6852      	ldr	r2, [r2, #4]
 80094e0:	605a      	str	r2, [r3, #4]
 80094e2:	4401      	add	r1, r0
 80094e4:	6019      	str	r1, [r3, #0]
 80094e6:	e7d7      	b.n	8009498 <_free_r+0x24>
 80094e8:	d902      	bls.n	80094f0 <_free_r+0x7c>
 80094ea:	230c      	movs	r3, #12
 80094ec:	602b      	str	r3, [r5, #0]
 80094ee:	e7d3      	b.n	8009498 <_free_r+0x24>
 80094f0:	6820      	ldr	r0, [r4, #0]
 80094f2:	1821      	adds	r1, r4, r0
 80094f4:	428a      	cmp	r2, r1
 80094f6:	bf04      	itt	eq
 80094f8:	6811      	ldreq	r1, [r2, #0]
 80094fa:	6852      	ldreq	r2, [r2, #4]
 80094fc:	6062      	str	r2, [r4, #4]
 80094fe:	bf04      	itt	eq
 8009500:	1809      	addeq	r1, r1, r0
 8009502:	6021      	streq	r1, [r4, #0]
 8009504:	605c      	str	r4, [r3, #4]
 8009506:	e7c7      	b.n	8009498 <_free_r+0x24>
 8009508:	bd38      	pop	{r3, r4, r5, pc}
 800950a:	bf00      	nop
 800950c:	200004c0 	.word	0x200004c0

08009510 <_malloc_r>:
 8009510:	b570      	push	{r4, r5, r6, lr}
 8009512:	1ccd      	adds	r5, r1, #3
 8009514:	f025 0503 	bic.w	r5, r5, #3
 8009518:	3508      	adds	r5, #8
 800951a:	2d0c      	cmp	r5, #12
 800951c:	bf38      	it	cc
 800951e:	250c      	movcc	r5, #12
 8009520:	2d00      	cmp	r5, #0
 8009522:	4606      	mov	r6, r0
 8009524:	db01      	blt.n	800952a <_malloc_r+0x1a>
 8009526:	42a9      	cmp	r1, r5
 8009528:	d903      	bls.n	8009532 <_malloc_r+0x22>
 800952a:	230c      	movs	r3, #12
 800952c:	6033      	str	r3, [r6, #0]
 800952e:	2000      	movs	r0, #0
 8009530:	bd70      	pop	{r4, r5, r6, pc}
 8009532:	f000 fd35 	bl	8009fa0 <__malloc_lock>
 8009536:	4a23      	ldr	r2, [pc, #140]	; (80095c4 <_malloc_r+0xb4>)
 8009538:	6814      	ldr	r4, [r2, #0]
 800953a:	4621      	mov	r1, r4
 800953c:	b991      	cbnz	r1, 8009564 <_malloc_r+0x54>
 800953e:	4c22      	ldr	r4, [pc, #136]	; (80095c8 <_malloc_r+0xb8>)
 8009540:	6823      	ldr	r3, [r4, #0]
 8009542:	b91b      	cbnz	r3, 800954c <_malloc_r+0x3c>
 8009544:	4630      	mov	r0, r6
 8009546:	f000 fc67 	bl	8009e18 <_sbrk_r>
 800954a:	6020      	str	r0, [r4, #0]
 800954c:	4629      	mov	r1, r5
 800954e:	4630      	mov	r0, r6
 8009550:	f000 fc62 	bl	8009e18 <_sbrk_r>
 8009554:	1c43      	adds	r3, r0, #1
 8009556:	d126      	bne.n	80095a6 <_malloc_r+0x96>
 8009558:	230c      	movs	r3, #12
 800955a:	6033      	str	r3, [r6, #0]
 800955c:	4630      	mov	r0, r6
 800955e:	f000 fd20 	bl	8009fa2 <__malloc_unlock>
 8009562:	e7e4      	b.n	800952e <_malloc_r+0x1e>
 8009564:	680b      	ldr	r3, [r1, #0]
 8009566:	1b5b      	subs	r3, r3, r5
 8009568:	d41a      	bmi.n	80095a0 <_malloc_r+0x90>
 800956a:	2b0b      	cmp	r3, #11
 800956c:	d90f      	bls.n	800958e <_malloc_r+0x7e>
 800956e:	600b      	str	r3, [r1, #0]
 8009570:	50cd      	str	r5, [r1, r3]
 8009572:	18cc      	adds	r4, r1, r3
 8009574:	4630      	mov	r0, r6
 8009576:	f000 fd14 	bl	8009fa2 <__malloc_unlock>
 800957a:	f104 000b 	add.w	r0, r4, #11
 800957e:	1d23      	adds	r3, r4, #4
 8009580:	f020 0007 	bic.w	r0, r0, #7
 8009584:	1ac3      	subs	r3, r0, r3
 8009586:	d01b      	beq.n	80095c0 <_malloc_r+0xb0>
 8009588:	425a      	negs	r2, r3
 800958a:	50e2      	str	r2, [r4, r3]
 800958c:	bd70      	pop	{r4, r5, r6, pc}
 800958e:	428c      	cmp	r4, r1
 8009590:	bf0d      	iteet	eq
 8009592:	6863      	ldreq	r3, [r4, #4]
 8009594:	684b      	ldrne	r3, [r1, #4]
 8009596:	6063      	strne	r3, [r4, #4]
 8009598:	6013      	streq	r3, [r2, #0]
 800959a:	bf18      	it	ne
 800959c:	460c      	movne	r4, r1
 800959e:	e7e9      	b.n	8009574 <_malloc_r+0x64>
 80095a0:	460c      	mov	r4, r1
 80095a2:	6849      	ldr	r1, [r1, #4]
 80095a4:	e7ca      	b.n	800953c <_malloc_r+0x2c>
 80095a6:	1cc4      	adds	r4, r0, #3
 80095a8:	f024 0403 	bic.w	r4, r4, #3
 80095ac:	42a0      	cmp	r0, r4
 80095ae:	d005      	beq.n	80095bc <_malloc_r+0xac>
 80095b0:	1a21      	subs	r1, r4, r0
 80095b2:	4630      	mov	r0, r6
 80095b4:	f000 fc30 	bl	8009e18 <_sbrk_r>
 80095b8:	3001      	adds	r0, #1
 80095ba:	d0cd      	beq.n	8009558 <_malloc_r+0x48>
 80095bc:	6025      	str	r5, [r4, #0]
 80095be:	e7d9      	b.n	8009574 <_malloc_r+0x64>
 80095c0:	bd70      	pop	{r4, r5, r6, pc}
 80095c2:	bf00      	nop
 80095c4:	200004c0 	.word	0x200004c0
 80095c8:	200004c4 	.word	0x200004c4

080095cc <__ssputs_r>:
 80095cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095d0:	688e      	ldr	r6, [r1, #8]
 80095d2:	429e      	cmp	r6, r3
 80095d4:	4682      	mov	sl, r0
 80095d6:	460c      	mov	r4, r1
 80095d8:	4691      	mov	r9, r2
 80095da:	4698      	mov	r8, r3
 80095dc:	d835      	bhi.n	800964a <__ssputs_r+0x7e>
 80095de:	898a      	ldrh	r2, [r1, #12]
 80095e0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80095e4:	d031      	beq.n	800964a <__ssputs_r+0x7e>
 80095e6:	6825      	ldr	r5, [r4, #0]
 80095e8:	6909      	ldr	r1, [r1, #16]
 80095ea:	1a6f      	subs	r7, r5, r1
 80095ec:	6965      	ldr	r5, [r4, #20]
 80095ee:	2302      	movs	r3, #2
 80095f0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80095f4:	fb95 f5f3 	sdiv	r5, r5, r3
 80095f8:	f108 0301 	add.w	r3, r8, #1
 80095fc:	443b      	add	r3, r7
 80095fe:	429d      	cmp	r5, r3
 8009600:	bf38      	it	cc
 8009602:	461d      	movcc	r5, r3
 8009604:	0553      	lsls	r3, r2, #21
 8009606:	d531      	bpl.n	800966c <__ssputs_r+0xa0>
 8009608:	4629      	mov	r1, r5
 800960a:	f7ff ff81 	bl	8009510 <_malloc_r>
 800960e:	4606      	mov	r6, r0
 8009610:	b950      	cbnz	r0, 8009628 <__ssputs_r+0x5c>
 8009612:	230c      	movs	r3, #12
 8009614:	f8ca 3000 	str.w	r3, [sl]
 8009618:	89a3      	ldrh	r3, [r4, #12]
 800961a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800961e:	81a3      	strh	r3, [r4, #12]
 8009620:	f04f 30ff 	mov.w	r0, #4294967295
 8009624:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009628:	463a      	mov	r2, r7
 800962a:	6921      	ldr	r1, [r4, #16]
 800962c:	f7ff fbb2 	bl	8008d94 <memcpy>
 8009630:	89a3      	ldrh	r3, [r4, #12]
 8009632:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009636:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800963a:	81a3      	strh	r3, [r4, #12]
 800963c:	6126      	str	r6, [r4, #16]
 800963e:	6165      	str	r5, [r4, #20]
 8009640:	443e      	add	r6, r7
 8009642:	1bed      	subs	r5, r5, r7
 8009644:	6026      	str	r6, [r4, #0]
 8009646:	60a5      	str	r5, [r4, #8]
 8009648:	4646      	mov	r6, r8
 800964a:	4546      	cmp	r6, r8
 800964c:	bf28      	it	cs
 800964e:	4646      	movcs	r6, r8
 8009650:	4632      	mov	r2, r6
 8009652:	4649      	mov	r1, r9
 8009654:	6820      	ldr	r0, [r4, #0]
 8009656:	f000 fc89 	bl	8009f6c <memmove>
 800965a:	68a3      	ldr	r3, [r4, #8]
 800965c:	1b9b      	subs	r3, r3, r6
 800965e:	60a3      	str	r3, [r4, #8]
 8009660:	6823      	ldr	r3, [r4, #0]
 8009662:	441e      	add	r6, r3
 8009664:	6026      	str	r6, [r4, #0]
 8009666:	2000      	movs	r0, #0
 8009668:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800966c:	462a      	mov	r2, r5
 800966e:	f000 fc99 	bl	8009fa4 <_realloc_r>
 8009672:	4606      	mov	r6, r0
 8009674:	2800      	cmp	r0, #0
 8009676:	d1e1      	bne.n	800963c <__ssputs_r+0x70>
 8009678:	6921      	ldr	r1, [r4, #16]
 800967a:	4650      	mov	r0, sl
 800967c:	f7ff fefa 	bl	8009474 <_free_r>
 8009680:	e7c7      	b.n	8009612 <__ssputs_r+0x46>
	...

08009684 <_svfiprintf_r>:
 8009684:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009688:	b09d      	sub	sp, #116	; 0x74
 800968a:	4680      	mov	r8, r0
 800968c:	9303      	str	r3, [sp, #12]
 800968e:	898b      	ldrh	r3, [r1, #12]
 8009690:	061c      	lsls	r4, r3, #24
 8009692:	460d      	mov	r5, r1
 8009694:	4616      	mov	r6, r2
 8009696:	d50f      	bpl.n	80096b8 <_svfiprintf_r+0x34>
 8009698:	690b      	ldr	r3, [r1, #16]
 800969a:	b96b      	cbnz	r3, 80096b8 <_svfiprintf_r+0x34>
 800969c:	2140      	movs	r1, #64	; 0x40
 800969e:	f7ff ff37 	bl	8009510 <_malloc_r>
 80096a2:	6028      	str	r0, [r5, #0]
 80096a4:	6128      	str	r0, [r5, #16]
 80096a6:	b928      	cbnz	r0, 80096b4 <_svfiprintf_r+0x30>
 80096a8:	230c      	movs	r3, #12
 80096aa:	f8c8 3000 	str.w	r3, [r8]
 80096ae:	f04f 30ff 	mov.w	r0, #4294967295
 80096b2:	e0c5      	b.n	8009840 <_svfiprintf_r+0x1bc>
 80096b4:	2340      	movs	r3, #64	; 0x40
 80096b6:	616b      	str	r3, [r5, #20]
 80096b8:	2300      	movs	r3, #0
 80096ba:	9309      	str	r3, [sp, #36]	; 0x24
 80096bc:	2320      	movs	r3, #32
 80096be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80096c2:	2330      	movs	r3, #48	; 0x30
 80096c4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80096c8:	f04f 0b01 	mov.w	fp, #1
 80096cc:	4637      	mov	r7, r6
 80096ce:	463c      	mov	r4, r7
 80096d0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d13c      	bne.n	8009752 <_svfiprintf_r+0xce>
 80096d8:	ebb7 0a06 	subs.w	sl, r7, r6
 80096dc:	d00b      	beq.n	80096f6 <_svfiprintf_r+0x72>
 80096de:	4653      	mov	r3, sl
 80096e0:	4632      	mov	r2, r6
 80096e2:	4629      	mov	r1, r5
 80096e4:	4640      	mov	r0, r8
 80096e6:	f7ff ff71 	bl	80095cc <__ssputs_r>
 80096ea:	3001      	adds	r0, #1
 80096ec:	f000 80a3 	beq.w	8009836 <_svfiprintf_r+0x1b2>
 80096f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096f2:	4453      	add	r3, sl
 80096f4:	9309      	str	r3, [sp, #36]	; 0x24
 80096f6:	783b      	ldrb	r3, [r7, #0]
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	f000 809c 	beq.w	8009836 <_svfiprintf_r+0x1b2>
 80096fe:	2300      	movs	r3, #0
 8009700:	f04f 32ff 	mov.w	r2, #4294967295
 8009704:	9304      	str	r3, [sp, #16]
 8009706:	9307      	str	r3, [sp, #28]
 8009708:	9205      	str	r2, [sp, #20]
 800970a:	9306      	str	r3, [sp, #24]
 800970c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009710:	931a      	str	r3, [sp, #104]	; 0x68
 8009712:	2205      	movs	r2, #5
 8009714:	7821      	ldrb	r1, [r4, #0]
 8009716:	4850      	ldr	r0, [pc, #320]	; (8009858 <_svfiprintf_r+0x1d4>)
 8009718:	f7f6 fd72 	bl	8000200 <memchr>
 800971c:	1c67      	adds	r7, r4, #1
 800971e:	9b04      	ldr	r3, [sp, #16]
 8009720:	b9d8      	cbnz	r0, 800975a <_svfiprintf_r+0xd6>
 8009722:	06d9      	lsls	r1, r3, #27
 8009724:	bf44      	itt	mi
 8009726:	2220      	movmi	r2, #32
 8009728:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800972c:	071a      	lsls	r2, r3, #28
 800972e:	bf44      	itt	mi
 8009730:	222b      	movmi	r2, #43	; 0x2b
 8009732:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009736:	7822      	ldrb	r2, [r4, #0]
 8009738:	2a2a      	cmp	r2, #42	; 0x2a
 800973a:	d016      	beq.n	800976a <_svfiprintf_r+0xe6>
 800973c:	9a07      	ldr	r2, [sp, #28]
 800973e:	2100      	movs	r1, #0
 8009740:	200a      	movs	r0, #10
 8009742:	4627      	mov	r7, r4
 8009744:	3401      	adds	r4, #1
 8009746:	783b      	ldrb	r3, [r7, #0]
 8009748:	3b30      	subs	r3, #48	; 0x30
 800974a:	2b09      	cmp	r3, #9
 800974c:	d951      	bls.n	80097f2 <_svfiprintf_r+0x16e>
 800974e:	b1c9      	cbz	r1, 8009784 <_svfiprintf_r+0x100>
 8009750:	e011      	b.n	8009776 <_svfiprintf_r+0xf2>
 8009752:	2b25      	cmp	r3, #37	; 0x25
 8009754:	d0c0      	beq.n	80096d8 <_svfiprintf_r+0x54>
 8009756:	4627      	mov	r7, r4
 8009758:	e7b9      	b.n	80096ce <_svfiprintf_r+0x4a>
 800975a:	4a3f      	ldr	r2, [pc, #252]	; (8009858 <_svfiprintf_r+0x1d4>)
 800975c:	1a80      	subs	r0, r0, r2
 800975e:	fa0b f000 	lsl.w	r0, fp, r0
 8009762:	4318      	orrs	r0, r3
 8009764:	9004      	str	r0, [sp, #16]
 8009766:	463c      	mov	r4, r7
 8009768:	e7d3      	b.n	8009712 <_svfiprintf_r+0x8e>
 800976a:	9a03      	ldr	r2, [sp, #12]
 800976c:	1d11      	adds	r1, r2, #4
 800976e:	6812      	ldr	r2, [r2, #0]
 8009770:	9103      	str	r1, [sp, #12]
 8009772:	2a00      	cmp	r2, #0
 8009774:	db01      	blt.n	800977a <_svfiprintf_r+0xf6>
 8009776:	9207      	str	r2, [sp, #28]
 8009778:	e004      	b.n	8009784 <_svfiprintf_r+0x100>
 800977a:	4252      	negs	r2, r2
 800977c:	f043 0302 	orr.w	r3, r3, #2
 8009780:	9207      	str	r2, [sp, #28]
 8009782:	9304      	str	r3, [sp, #16]
 8009784:	783b      	ldrb	r3, [r7, #0]
 8009786:	2b2e      	cmp	r3, #46	; 0x2e
 8009788:	d10e      	bne.n	80097a8 <_svfiprintf_r+0x124>
 800978a:	787b      	ldrb	r3, [r7, #1]
 800978c:	2b2a      	cmp	r3, #42	; 0x2a
 800978e:	f107 0101 	add.w	r1, r7, #1
 8009792:	d132      	bne.n	80097fa <_svfiprintf_r+0x176>
 8009794:	9b03      	ldr	r3, [sp, #12]
 8009796:	1d1a      	adds	r2, r3, #4
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	9203      	str	r2, [sp, #12]
 800979c:	2b00      	cmp	r3, #0
 800979e:	bfb8      	it	lt
 80097a0:	f04f 33ff 	movlt.w	r3, #4294967295
 80097a4:	3702      	adds	r7, #2
 80097a6:	9305      	str	r3, [sp, #20]
 80097a8:	4c2c      	ldr	r4, [pc, #176]	; (800985c <_svfiprintf_r+0x1d8>)
 80097aa:	7839      	ldrb	r1, [r7, #0]
 80097ac:	2203      	movs	r2, #3
 80097ae:	4620      	mov	r0, r4
 80097b0:	f7f6 fd26 	bl	8000200 <memchr>
 80097b4:	b138      	cbz	r0, 80097c6 <_svfiprintf_r+0x142>
 80097b6:	2340      	movs	r3, #64	; 0x40
 80097b8:	1b00      	subs	r0, r0, r4
 80097ba:	fa03 f000 	lsl.w	r0, r3, r0
 80097be:	9b04      	ldr	r3, [sp, #16]
 80097c0:	4303      	orrs	r3, r0
 80097c2:	9304      	str	r3, [sp, #16]
 80097c4:	3701      	adds	r7, #1
 80097c6:	7839      	ldrb	r1, [r7, #0]
 80097c8:	4825      	ldr	r0, [pc, #148]	; (8009860 <_svfiprintf_r+0x1dc>)
 80097ca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80097ce:	2206      	movs	r2, #6
 80097d0:	1c7e      	adds	r6, r7, #1
 80097d2:	f7f6 fd15 	bl	8000200 <memchr>
 80097d6:	2800      	cmp	r0, #0
 80097d8:	d035      	beq.n	8009846 <_svfiprintf_r+0x1c2>
 80097da:	4b22      	ldr	r3, [pc, #136]	; (8009864 <_svfiprintf_r+0x1e0>)
 80097dc:	b9fb      	cbnz	r3, 800981e <_svfiprintf_r+0x19a>
 80097de:	9b03      	ldr	r3, [sp, #12]
 80097e0:	3307      	adds	r3, #7
 80097e2:	f023 0307 	bic.w	r3, r3, #7
 80097e6:	3308      	adds	r3, #8
 80097e8:	9303      	str	r3, [sp, #12]
 80097ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097ec:	444b      	add	r3, r9
 80097ee:	9309      	str	r3, [sp, #36]	; 0x24
 80097f0:	e76c      	b.n	80096cc <_svfiprintf_r+0x48>
 80097f2:	fb00 3202 	mla	r2, r0, r2, r3
 80097f6:	2101      	movs	r1, #1
 80097f8:	e7a3      	b.n	8009742 <_svfiprintf_r+0xbe>
 80097fa:	2300      	movs	r3, #0
 80097fc:	9305      	str	r3, [sp, #20]
 80097fe:	4618      	mov	r0, r3
 8009800:	240a      	movs	r4, #10
 8009802:	460f      	mov	r7, r1
 8009804:	3101      	adds	r1, #1
 8009806:	783a      	ldrb	r2, [r7, #0]
 8009808:	3a30      	subs	r2, #48	; 0x30
 800980a:	2a09      	cmp	r2, #9
 800980c:	d903      	bls.n	8009816 <_svfiprintf_r+0x192>
 800980e:	2b00      	cmp	r3, #0
 8009810:	d0ca      	beq.n	80097a8 <_svfiprintf_r+0x124>
 8009812:	9005      	str	r0, [sp, #20]
 8009814:	e7c8      	b.n	80097a8 <_svfiprintf_r+0x124>
 8009816:	fb04 2000 	mla	r0, r4, r0, r2
 800981a:	2301      	movs	r3, #1
 800981c:	e7f1      	b.n	8009802 <_svfiprintf_r+0x17e>
 800981e:	ab03      	add	r3, sp, #12
 8009820:	9300      	str	r3, [sp, #0]
 8009822:	462a      	mov	r2, r5
 8009824:	4b10      	ldr	r3, [pc, #64]	; (8009868 <_svfiprintf_r+0x1e4>)
 8009826:	a904      	add	r1, sp, #16
 8009828:	4640      	mov	r0, r8
 800982a:	f3af 8000 	nop.w
 800982e:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009832:	4681      	mov	r9, r0
 8009834:	d1d9      	bne.n	80097ea <_svfiprintf_r+0x166>
 8009836:	89ab      	ldrh	r3, [r5, #12]
 8009838:	065b      	lsls	r3, r3, #25
 800983a:	f53f af38 	bmi.w	80096ae <_svfiprintf_r+0x2a>
 800983e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009840:	b01d      	add	sp, #116	; 0x74
 8009842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009846:	ab03      	add	r3, sp, #12
 8009848:	9300      	str	r3, [sp, #0]
 800984a:	462a      	mov	r2, r5
 800984c:	4b06      	ldr	r3, [pc, #24]	; (8009868 <_svfiprintf_r+0x1e4>)
 800984e:	a904      	add	r1, sp, #16
 8009850:	4640      	mov	r0, r8
 8009852:	f000 f9c1 	bl	8009bd8 <_printf_i>
 8009856:	e7ea      	b.n	800982e <_svfiprintf_r+0x1aa>
 8009858:	0800cadc 	.word	0x0800cadc
 800985c:	0800cae2 	.word	0x0800cae2
 8009860:	0800cae6 	.word	0x0800cae6
 8009864:	00000000 	.word	0x00000000
 8009868:	080095cd 	.word	0x080095cd

0800986c <__sfputc_r>:
 800986c:	6893      	ldr	r3, [r2, #8]
 800986e:	3b01      	subs	r3, #1
 8009870:	2b00      	cmp	r3, #0
 8009872:	b410      	push	{r4}
 8009874:	6093      	str	r3, [r2, #8]
 8009876:	da09      	bge.n	800988c <__sfputc_r+0x20>
 8009878:	6994      	ldr	r4, [r2, #24]
 800987a:	42a3      	cmp	r3, r4
 800987c:	db02      	blt.n	8009884 <__sfputc_r+0x18>
 800987e:	b2cb      	uxtb	r3, r1
 8009880:	2b0a      	cmp	r3, #10
 8009882:	d103      	bne.n	800988c <__sfputc_r+0x20>
 8009884:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009888:	f7ff bb54 	b.w	8008f34 <__swbuf_r>
 800988c:	6813      	ldr	r3, [r2, #0]
 800988e:	1c58      	adds	r0, r3, #1
 8009890:	6010      	str	r0, [r2, #0]
 8009892:	7019      	strb	r1, [r3, #0]
 8009894:	b2c8      	uxtb	r0, r1
 8009896:	f85d 4b04 	ldr.w	r4, [sp], #4
 800989a:	4770      	bx	lr

0800989c <__sfputs_r>:
 800989c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800989e:	4606      	mov	r6, r0
 80098a0:	460f      	mov	r7, r1
 80098a2:	4614      	mov	r4, r2
 80098a4:	18d5      	adds	r5, r2, r3
 80098a6:	42ac      	cmp	r4, r5
 80098a8:	d101      	bne.n	80098ae <__sfputs_r+0x12>
 80098aa:	2000      	movs	r0, #0
 80098ac:	e007      	b.n	80098be <__sfputs_r+0x22>
 80098ae:	463a      	mov	r2, r7
 80098b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098b4:	4630      	mov	r0, r6
 80098b6:	f7ff ffd9 	bl	800986c <__sfputc_r>
 80098ba:	1c43      	adds	r3, r0, #1
 80098bc:	d1f3      	bne.n	80098a6 <__sfputs_r+0xa>
 80098be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080098c0 <_vfiprintf_r>:
 80098c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098c4:	b09d      	sub	sp, #116	; 0x74
 80098c6:	460c      	mov	r4, r1
 80098c8:	4617      	mov	r7, r2
 80098ca:	9303      	str	r3, [sp, #12]
 80098cc:	4606      	mov	r6, r0
 80098ce:	b118      	cbz	r0, 80098d8 <_vfiprintf_r+0x18>
 80098d0:	6983      	ldr	r3, [r0, #24]
 80098d2:	b90b      	cbnz	r3, 80098d8 <_vfiprintf_r+0x18>
 80098d4:	f7ff fce0 	bl	8009298 <__sinit>
 80098d8:	4b7c      	ldr	r3, [pc, #496]	; (8009acc <_vfiprintf_r+0x20c>)
 80098da:	429c      	cmp	r4, r3
 80098dc:	d157      	bne.n	800998e <_vfiprintf_r+0xce>
 80098de:	6874      	ldr	r4, [r6, #4]
 80098e0:	89a3      	ldrh	r3, [r4, #12]
 80098e2:	0718      	lsls	r0, r3, #28
 80098e4:	d55d      	bpl.n	80099a2 <_vfiprintf_r+0xe2>
 80098e6:	6923      	ldr	r3, [r4, #16]
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d05a      	beq.n	80099a2 <_vfiprintf_r+0xe2>
 80098ec:	2300      	movs	r3, #0
 80098ee:	9309      	str	r3, [sp, #36]	; 0x24
 80098f0:	2320      	movs	r3, #32
 80098f2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80098f6:	2330      	movs	r3, #48	; 0x30
 80098f8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80098fc:	f04f 0b01 	mov.w	fp, #1
 8009900:	46b8      	mov	r8, r7
 8009902:	4645      	mov	r5, r8
 8009904:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009908:	2b00      	cmp	r3, #0
 800990a:	d155      	bne.n	80099b8 <_vfiprintf_r+0xf8>
 800990c:	ebb8 0a07 	subs.w	sl, r8, r7
 8009910:	d00b      	beq.n	800992a <_vfiprintf_r+0x6a>
 8009912:	4653      	mov	r3, sl
 8009914:	463a      	mov	r2, r7
 8009916:	4621      	mov	r1, r4
 8009918:	4630      	mov	r0, r6
 800991a:	f7ff ffbf 	bl	800989c <__sfputs_r>
 800991e:	3001      	adds	r0, #1
 8009920:	f000 80c4 	beq.w	8009aac <_vfiprintf_r+0x1ec>
 8009924:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009926:	4453      	add	r3, sl
 8009928:	9309      	str	r3, [sp, #36]	; 0x24
 800992a:	f898 3000 	ldrb.w	r3, [r8]
 800992e:	2b00      	cmp	r3, #0
 8009930:	f000 80bc 	beq.w	8009aac <_vfiprintf_r+0x1ec>
 8009934:	2300      	movs	r3, #0
 8009936:	f04f 32ff 	mov.w	r2, #4294967295
 800993a:	9304      	str	r3, [sp, #16]
 800993c:	9307      	str	r3, [sp, #28]
 800993e:	9205      	str	r2, [sp, #20]
 8009940:	9306      	str	r3, [sp, #24]
 8009942:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009946:	931a      	str	r3, [sp, #104]	; 0x68
 8009948:	2205      	movs	r2, #5
 800994a:	7829      	ldrb	r1, [r5, #0]
 800994c:	4860      	ldr	r0, [pc, #384]	; (8009ad0 <_vfiprintf_r+0x210>)
 800994e:	f7f6 fc57 	bl	8000200 <memchr>
 8009952:	f105 0801 	add.w	r8, r5, #1
 8009956:	9b04      	ldr	r3, [sp, #16]
 8009958:	2800      	cmp	r0, #0
 800995a:	d131      	bne.n	80099c0 <_vfiprintf_r+0x100>
 800995c:	06d9      	lsls	r1, r3, #27
 800995e:	bf44      	itt	mi
 8009960:	2220      	movmi	r2, #32
 8009962:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009966:	071a      	lsls	r2, r3, #28
 8009968:	bf44      	itt	mi
 800996a:	222b      	movmi	r2, #43	; 0x2b
 800996c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009970:	782a      	ldrb	r2, [r5, #0]
 8009972:	2a2a      	cmp	r2, #42	; 0x2a
 8009974:	d02c      	beq.n	80099d0 <_vfiprintf_r+0x110>
 8009976:	9a07      	ldr	r2, [sp, #28]
 8009978:	2100      	movs	r1, #0
 800997a:	200a      	movs	r0, #10
 800997c:	46a8      	mov	r8, r5
 800997e:	3501      	adds	r5, #1
 8009980:	f898 3000 	ldrb.w	r3, [r8]
 8009984:	3b30      	subs	r3, #48	; 0x30
 8009986:	2b09      	cmp	r3, #9
 8009988:	d96d      	bls.n	8009a66 <_vfiprintf_r+0x1a6>
 800998a:	b371      	cbz	r1, 80099ea <_vfiprintf_r+0x12a>
 800998c:	e026      	b.n	80099dc <_vfiprintf_r+0x11c>
 800998e:	4b51      	ldr	r3, [pc, #324]	; (8009ad4 <_vfiprintf_r+0x214>)
 8009990:	429c      	cmp	r4, r3
 8009992:	d101      	bne.n	8009998 <_vfiprintf_r+0xd8>
 8009994:	68b4      	ldr	r4, [r6, #8]
 8009996:	e7a3      	b.n	80098e0 <_vfiprintf_r+0x20>
 8009998:	4b4f      	ldr	r3, [pc, #316]	; (8009ad8 <_vfiprintf_r+0x218>)
 800999a:	429c      	cmp	r4, r3
 800999c:	bf08      	it	eq
 800999e:	68f4      	ldreq	r4, [r6, #12]
 80099a0:	e79e      	b.n	80098e0 <_vfiprintf_r+0x20>
 80099a2:	4621      	mov	r1, r4
 80099a4:	4630      	mov	r0, r6
 80099a6:	f7ff fb17 	bl	8008fd8 <__swsetup_r>
 80099aa:	2800      	cmp	r0, #0
 80099ac:	d09e      	beq.n	80098ec <_vfiprintf_r+0x2c>
 80099ae:	f04f 30ff 	mov.w	r0, #4294967295
 80099b2:	b01d      	add	sp, #116	; 0x74
 80099b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099b8:	2b25      	cmp	r3, #37	; 0x25
 80099ba:	d0a7      	beq.n	800990c <_vfiprintf_r+0x4c>
 80099bc:	46a8      	mov	r8, r5
 80099be:	e7a0      	b.n	8009902 <_vfiprintf_r+0x42>
 80099c0:	4a43      	ldr	r2, [pc, #268]	; (8009ad0 <_vfiprintf_r+0x210>)
 80099c2:	1a80      	subs	r0, r0, r2
 80099c4:	fa0b f000 	lsl.w	r0, fp, r0
 80099c8:	4318      	orrs	r0, r3
 80099ca:	9004      	str	r0, [sp, #16]
 80099cc:	4645      	mov	r5, r8
 80099ce:	e7bb      	b.n	8009948 <_vfiprintf_r+0x88>
 80099d0:	9a03      	ldr	r2, [sp, #12]
 80099d2:	1d11      	adds	r1, r2, #4
 80099d4:	6812      	ldr	r2, [r2, #0]
 80099d6:	9103      	str	r1, [sp, #12]
 80099d8:	2a00      	cmp	r2, #0
 80099da:	db01      	blt.n	80099e0 <_vfiprintf_r+0x120>
 80099dc:	9207      	str	r2, [sp, #28]
 80099de:	e004      	b.n	80099ea <_vfiprintf_r+0x12a>
 80099e0:	4252      	negs	r2, r2
 80099e2:	f043 0302 	orr.w	r3, r3, #2
 80099e6:	9207      	str	r2, [sp, #28]
 80099e8:	9304      	str	r3, [sp, #16]
 80099ea:	f898 3000 	ldrb.w	r3, [r8]
 80099ee:	2b2e      	cmp	r3, #46	; 0x2e
 80099f0:	d110      	bne.n	8009a14 <_vfiprintf_r+0x154>
 80099f2:	f898 3001 	ldrb.w	r3, [r8, #1]
 80099f6:	2b2a      	cmp	r3, #42	; 0x2a
 80099f8:	f108 0101 	add.w	r1, r8, #1
 80099fc:	d137      	bne.n	8009a6e <_vfiprintf_r+0x1ae>
 80099fe:	9b03      	ldr	r3, [sp, #12]
 8009a00:	1d1a      	adds	r2, r3, #4
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	9203      	str	r2, [sp, #12]
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	bfb8      	it	lt
 8009a0a:	f04f 33ff 	movlt.w	r3, #4294967295
 8009a0e:	f108 0802 	add.w	r8, r8, #2
 8009a12:	9305      	str	r3, [sp, #20]
 8009a14:	4d31      	ldr	r5, [pc, #196]	; (8009adc <_vfiprintf_r+0x21c>)
 8009a16:	f898 1000 	ldrb.w	r1, [r8]
 8009a1a:	2203      	movs	r2, #3
 8009a1c:	4628      	mov	r0, r5
 8009a1e:	f7f6 fbef 	bl	8000200 <memchr>
 8009a22:	b140      	cbz	r0, 8009a36 <_vfiprintf_r+0x176>
 8009a24:	2340      	movs	r3, #64	; 0x40
 8009a26:	1b40      	subs	r0, r0, r5
 8009a28:	fa03 f000 	lsl.w	r0, r3, r0
 8009a2c:	9b04      	ldr	r3, [sp, #16]
 8009a2e:	4303      	orrs	r3, r0
 8009a30:	9304      	str	r3, [sp, #16]
 8009a32:	f108 0801 	add.w	r8, r8, #1
 8009a36:	f898 1000 	ldrb.w	r1, [r8]
 8009a3a:	4829      	ldr	r0, [pc, #164]	; (8009ae0 <_vfiprintf_r+0x220>)
 8009a3c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009a40:	2206      	movs	r2, #6
 8009a42:	f108 0701 	add.w	r7, r8, #1
 8009a46:	f7f6 fbdb 	bl	8000200 <memchr>
 8009a4a:	2800      	cmp	r0, #0
 8009a4c:	d034      	beq.n	8009ab8 <_vfiprintf_r+0x1f8>
 8009a4e:	4b25      	ldr	r3, [pc, #148]	; (8009ae4 <_vfiprintf_r+0x224>)
 8009a50:	bb03      	cbnz	r3, 8009a94 <_vfiprintf_r+0x1d4>
 8009a52:	9b03      	ldr	r3, [sp, #12]
 8009a54:	3307      	adds	r3, #7
 8009a56:	f023 0307 	bic.w	r3, r3, #7
 8009a5a:	3308      	adds	r3, #8
 8009a5c:	9303      	str	r3, [sp, #12]
 8009a5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a60:	444b      	add	r3, r9
 8009a62:	9309      	str	r3, [sp, #36]	; 0x24
 8009a64:	e74c      	b.n	8009900 <_vfiprintf_r+0x40>
 8009a66:	fb00 3202 	mla	r2, r0, r2, r3
 8009a6a:	2101      	movs	r1, #1
 8009a6c:	e786      	b.n	800997c <_vfiprintf_r+0xbc>
 8009a6e:	2300      	movs	r3, #0
 8009a70:	9305      	str	r3, [sp, #20]
 8009a72:	4618      	mov	r0, r3
 8009a74:	250a      	movs	r5, #10
 8009a76:	4688      	mov	r8, r1
 8009a78:	3101      	adds	r1, #1
 8009a7a:	f898 2000 	ldrb.w	r2, [r8]
 8009a7e:	3a30      	subs	r2, #48	; 0x30
 8009a80:	2a09      	cmp	r2, #9
 8009a82:	d903      	bls.n	8009a8c <_vfiprintf_r+0x1cc>
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d0c5      	beq.n	8009a14 <_vfiprintf_r+0x154>
 8009a88:	9005      	str	r0, [sp, #20]
 8009a8a:	e7c3      	b.n	8009a14 <_vfiprintf_r+0x154>
 8009a8c:	fb05 2000 	mla	r0, r5, r0, r2
 8009a90:	2301      	movs	r3, #1
 8009a92:	e7f0      	b.n	8009a76 <_vfiprintf_r+0x1b6>
 8009a94:	ab03      	add	r3, sp, #12
 8009a96:	9300      	str	r3, [sp, #0]
 8009a98:	4622      	mov	r2, r4
 8009a9a:	4b13      	ldr	r3, [pc, #76]	; (8009ae8 <_vfiprintf_r+0x228>)
 8009a9c:	a904      	add	r1, sp, #16
 8009a9e:	4630      	mov	r0, r6
 8009aa0:	f3af 8000 	nop.w
 8009aa4:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009aa8:	4681      	mov	r9, r0
 8009aaa:	d1d8      	bne.n	8009a5e <_vfiprintf_r+0x19e>
 8009aac:	89a3      	ldrh	r3, [r4, #12]
 8009aae:	065b      	lsls	r3, r3, #25
 8009ab0:	f53f af7d 	bmi.w	80099ae <_vfiprintf_r+0xee>
 8009ab4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009ab6:	e77c      	b.n	80099b2 <_vfiprintf_r+0xf2>
 8009ab8:	ab03      	add	r3, sp, #12
 8009aba:	9300      	str	r3, [sp, #0]
 8009abc:	4622      	mov	r2, r4
 8009abe:	4b0a      	ldr	r3, [pc, #40]	; (8009ae8 <_vfiprintf_r+0x228>)
 8009ac0:	a904      	add	r1, sp, #16
 8009ac2:	4630      	mov	r0, r6
 8009ac4:	f000 f888 	bl	8009bd8 <_printf_i>
 8009ac8:	e7ec      	b.n	8009aa4 <_vfiprintf_r+0x1e4>
 8009aca:	bf00      	nop
 8009acc:	0800ca9c 	.word	0x0800ca9c
 8009ad0:	0800cadc 	.word	0x0800cadc
 8009ad4:	0800cabc 	.word	0x0800cabc
 8009ad8:	0800ca7c 	.word	0x0800ca7c
 8009adc:	0800cae2 	.word	0x0800cae2
 8009ae0:	0800cae6 	.word	0x0800cae6
 8009ae4:	00000000 	.word	0x00000000
 8009ae8:	0800989d 	.word	0x0800989d

08009aec <_printf_common>:
 8009aec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009af0:	4691      	mov	r9, r2
 8009af2:	461f      	mov	r7, r3
 8009af4:	688a      	ldr	r2, [r1, #8]
 8009af6:	690b      	ldr	r3, [r1, #16]
 8009af8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009afc:	4293      	cmp	r3, r2
 8009afe:	bfb8      	it	lt
 8009b00:	4613      	movlt	r3, r2
 8009b02:	f8c9 3000 	str.w	r3, [r9]
 8009b06:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009b0a:	4606      	mov	r6, r0
 8009b0c:	460c      	mov	r4, r1
 8009b0e:	b112      	cbz	r2, 8009b16 <_printf_common+0x2a>
 8009b10:	3301      	adds	r3, #1
 8009b12:	f8c9 3000 	str.w	r3, [r9]
 8009b16:	6823      	ldr	r3, [r4, #0]
 8009b18:	0699      	lsls	r1, r3, #26
 8009b1a:	bf42      	ittt	mi
 8009b1c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8009b20:	3302      	addmi	r3, #2
 8009b22:	f8c9 3000 	strmi.w	r3, [r9]
 8009b26:	6825      	ldr	r5, [r4, #0]
 8009b28:	f015 0506 	ands.w	r5, r5, #6
 8009b2c:	d107      	bne.n	8009b3e <_printf_common+0x52>
 8009b2e:	f104 0a19 	add.w	sl, r4, #25
 8009b32:	68e3      	ldr	r3, [r4, #12]
 8009b34:	f8d9 2000 	ldr.w	r2, [r9]
 8009b38:	1a9b      	subs	r3, r3, r2
 8009b3a:	429d      	cmp	r5, r3
 8009b3c:	db29      	blt.n	8009b92 <_printf_common+0xa6>
 8009b3e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8009b42:	6822      	ldr	r2, [r4, #0]
 8009b44:	3300      	adds	r3, #0
 8009b46:	bf18      	it	ne
 8009b48:	2301      	movne	r3, #1
 8009b4a:	0692      	lsls	r2, r2, #26
 8009b4c:	d42e      	bmi.n	8009bac <_printf_common+0xc0>
 8009b4e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009b52:	4639      	mov	r1, r7
 8009b54:	4630      	mov	r0, r6
 8009b56:	47c0      	blx	r8
 8009b58:	3001      	adds	r0, #1
 8009b5a:	d021      	beq.n	8009ba0 <_printf_common+0xb4>
 8009b5c:	6823      	ldr	r3, [r4, #0]
 8009b5e:	68e5      	ldr	r5, [r4, #12]
 8009b60:	f8d9 2000 	ldr.w	r2, [r9]
 8009b64:	f003 0306 	and.w	r3, r3, #6
 8009b68:	2b04      	cmp	r3, #4
 8009b6a:	bf08      	it	eq
 8009b6c:	1aad      	subeq	r5, r5, r2
 8009b6e:	68a3      	ldr	r3, [r4, #8]
 8009b70:	6922      	ldr	r2, [r4, #16]
 8009b72:	bf0c      	ite	eq
 8009b74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009b78:	2500      	movne	r5, #0
 8009b7a:	4293      	cmp	r3, r2
 8009b7c:	bfc4      	itt	gt
 8009b7e:	1a9b      	subgt	r3, r3, r2
 8009b80:	18ed      	addgt	r5, r5, r3
 8009b82:	f04f 0900 	mov.w	r9, #0
 8009b86:	341a      	adds	r4, #26
 8009b88:	454d      	cmp	r5, r9
 8009b8a:	d11b      	bne.n	8009bc4 <_printf_common+0xd8>
 8009b8c:	2000      	movs	r0, #0
 8009b8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b92:	2301      	movs	r3, #1
 8009b94:	4652      	mov	r2, sl
 8009b96:	4639      	mov	r1, r7
 8009b98:	4630      	mov	r0, r6
 8009b9a:	47c0      	blx	r8
 8009b9c:	3001      	adds	r0, #1
 8009b9e:	d103      	bne.n	8009ba8 <_printf_common+0xbc>
 8009ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8009ba4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ba8:	3501      	adds	r5, #1
 8009baa:	e7c2      	b.n	8009b32 <_printf_common+0x46>
 8009bac:	18e1      	adds	r1, r4, r3
 8009bae:	1c5a      	adds	r2, r3, #1
 8009bb0:	2030      	movs	r0, #48	; 0x30
 8009bb2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009bb6:	4422      	add	r2, r4
 8009bb8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009bbc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009bc0:	3302      	adds	r3, #2
 8009bc2:	e7c4      	b.n	8009b4e <_printf_common+0x62>
 8009bc4:	2301      	movs	r3, #1
 8009bc6:	4622      	mov	r2, r4
 8009bc8:	4639      	mov	r1, r7
 8009bca:	4630      	mov	r0, r6
 8009bcc:	47c0      	blx	r8
 8009bce:	3001      	adds	r0, #1
 8009bd0:	d0e6      	beq.n	8009ba0 <_printf_common+0xb4>
 8009bd2:	f109 0901 	add.w	r9, r9, #1
 8009bd6:	e7d7      	b.n	8009b88 <_printf_common+0x9c>

08009bd8 <_printf_i>:
 8009bd8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009bdc:	4617      	mov	r7, r2
 8009bde:	7e0a      	ldrb	r2, [r1, #24]
 8009be0:	b085      	sub	sp, #20
 8009be2:	2a6e      	cmp	r2, #110	; 0x6e
 8009be4:	4698      	mov	r8, r3
 8009be6:	4606      	mov	r6, r0
 8009be8:	460c      	mov	r4, r1
 8009bea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009bec:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8009bf0:	f000 80bc 	beq.w	8009d6c <_printf_i+0x194>
 8009bf4:	d81a      	bhi.n	8009c2c <_printf_i+0x54>
 8009bf6:	2a63      	cmp	r2, #99	; 0x63
 8009bf8:	d02e      	beq.n	8009c58 <_printf_i+0x80>
 8009bfa:	d80a      	bhi.n	8009c12 <_printf_i+0x3a>
 8009bfc:	2a00      	cmp	r2, #0
 8009bfe:	f000 80c8 	beq.w	8009d92 <_printf_i+0x1ba>
 8009c02:	2a58      	cmp	r2, #88	; 0x58
 8009c04:	f000 808a 	beq.w	8009d1c <_printf_i+0x144>
 8009c08:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009c0c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8009c10:	e02a      	b.n	8009c68 <_printf_i+0x90>
 8009c12:	2a64      	cmp	r2, #100	; 0x64
 8009c14:	d001      	beq.n	8009c1a <_printf_i+0x42>
 8009c16:	2a69      	cmp	r2, #105	; 0x69
 8009c18:	d1f6      	bne.n	8009c08 <_printf_i+0x30>
 8009c1a:	6821      	ldr	r1, [r4, #0]
 8009c1c:	681a      	ldr	r2, [r3, #0]
 8009c1e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8009c22:	d023      	beq.n	8009c6c <_printf_i+0x94>
 8009c24:	1d11      	adds	r1, r2, #4
 8009c26:	6019      	str	r1, [r3, #0]
 8009c28:	6813      	ldr	r3, [r2, #0]
 8009c2a:	e027      	b.n	8009c7c <_printf_i+0xa4>
 8009c2c:	2a73      	cmp	r2, #115	; 0x73
 8009c2e:	f000 80b4 	beq.w	8009d9a <_printf_i+0x1c2>
 8009c32:	d808      	bhi.n	8009c46 <_printf_i+0x6e>
 8009c34:	2a6f      	cmp	r2, #111	; 0x6f
 8009c36:	d02a      	beq.n	8009c8e <_printf_i+0xb6>
 8009c38:	2a70      	cmp	r2, #112	; 0x70
 8009c3a:	d1e5      	bne.n	8009c08 <_printf_i+0x30>
 8009c3c:	680a      	ldr	r2, [r1, #0]
 8009c3e:	f042 0220 	orr.w	r2, r2, #32
 8009c42:	600a      	str	r2, [r1, #0]
 8009c44:	e003      	b.n	8009c4e <_printf_i+0x76>
 8009c46:	2a75      	cmp	r2, #117	; 0x75
 8009c48:	d021      	beq.n	8009c8e <_printf_i+0xb6>
 8009c4a:	2a78      	cmp	r2, #120	; 0x78
 8009c4c:	d1dc      	bne.n	8009c08 <_printf_i+0x30>
 8009c4e:	2278      	movs	r2, #120	; 0x78
 8009c50:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8009c54:	496e      	ldr	r1, [pc, #440]	; (8009e10 <_printf_i+0x238>)
 8009c56:	e064      	b.n	8009d22 <_printf_i+0x14a>
 8009c58:	681a      	ldr	r2, [r3, #0]
 8009c5a:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8009c5e:	1d11      	adds	r1, r2, #4
 8009c60:	6019      	str	r1, [r3, #0]
 8009c62:	6813      	ldr	r3, [r2, #0]
 8009c64:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009c68:	2301      	movs	r3, #1
 8009c6a:	e0a3      	b.n	8009db4 <_printf_i+0x1dc>
 8009c6c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8009c70:	f102 0104 	add.w	r1, r2, #4
 8009c74:	6019      	str	r1, [r3, #0]
 8009c76:	d0d7      	beq.n	8009c28 <_printf_i+0x50>
 8009c78:	f9b2 3000 	ldrsh.w	r3, [r2]
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	da03      	bge.n	8009c88 <_printf_i+0xb0>
 8009c80:	222d      	movs	r2, #45	; 0x2d
 8009c82:	425b      	negs	r3, r3
 8009c84:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8009c88:	4962      	ldr	r1, [pc, #392]	; (8009e14 <_printf_i+0x23c>)
 8009c8a:	220a      	movs	r2, #10
 8009c8c:	e017      	b.n	8009cbe <_printf_i+0xe6>
 8009c8e:	6820      	ldr	r0, [r4, #0]
 8009c90:	6819      	ldr	r1, [r3, #0]
 8009c92:	f010 0f80 	tst.w	r0, #128	; 0x80
 8009c96:	d003      	beq.n	8009ca0 <_printf_i+0xc8>
 8009c98:	1d08      	adds	r0, r1, #4
 8009c9a:	6018      	str	r0, [r3, #0]
 8009c9c:	680b      	ldr	r3, [r1, #0]
 8009c9e:	e006      	b.n	8009cae <_printf_i+0xd6>
 8009ca0:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009ca4:	f101 0004 	add.w	r0, r1, #4
 8009ca8:	6018      	str	r0, [r3, #0]
 8009caa:	d0f7      	beq.n	8009c9c <_printf_i+0xc4>
 8009cac:	880b      	ldrh	r3, [r1, #0]
 8009cae:	4959      	ldr	r1, [pc, #356]	; (8009e14 <_printf_i+0x23c>)
 8009cb0:	2a6f      	cmp	r2, #111	; 0x6f
 8009cb2:	bf14      	ite	ne
 8009cb4:	220a      	movne	r2, #10
 8009cb6:	2208      	moveq	r2, #8
 8009cb8:	2000      	movs	r0, #0
 8009cba:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8009cbe:	6865      	ldr	r5, [r4, #4]
 8009cc0:	60a5      	str	r5, [r4, #8]
 8009cc2:	2d00      	cmp	r5, #0
 8009cc4:	f2c0 809c 	blt.w	8009e00 <_printf_i+0x228>
 8009cc8:	6820      	ldr	r0, [r4, #0]
 8009cca:	f020 0004 	bic.w	r0, r0, #4
 8009cce:	6020      	str	r0, [r4, #0]
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d13f      	bne.n	8009d54 <_printf_i+0x17c>
 8009cd4:	2d00      	cmp	r5, #0
 8009cd6:	f040 8095 	bne.w	8009e04 <_printf_i+0x22c>
 8009cda:	4675      	mov	r5, lr
 8009cdc:	2a08      	cmp	r2, #8
 8009cde:	d10b      	bne.n	8009cf8 <_printf_i+0x120>
 8009ce0:	6823      	ldr	r3, [r4, #0]
 8009ce2:	07da      	lsls	r2, r3, #31
 8009ce4:	d508      	bpl.n	8009cf8 <_printf_i+0x120>
 8009ce6:	6923      	ldr	r3, [r4, #16]
 8009ce8:	6862      	ldr	r2, [r4, #4]
 8009cea:	429a      	cmp	r2, r3
 8009cec:	bfde      	ittt	le
 8009cee:	2330      	movle	r3, #48	; 0x30
 8009cf0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009cf4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009cf8:	ebae 0305 	sub.w	r3, lr, r5
 8009cfc:	6123      	str	r3, [r4, #16]
 8009cfe:	f8cd 8000 	str.w	r8, [sp]
 8009d02:	463b      	mov	r3, r7
 8009d04:	aa03      	add	r2, sp, #12
 8009d06:	4621      	mov	r1, r4
 8009d08:	4630      	mov	r0, r6
 8009d0a:	f7ff feef 	bl	8009aec <_printf_common>
 8009d0e:	3001      	adds	r0, #1
 8009d10:	d155      	bne.n	8009dbe <_printf_i+0x1e6>
 8009d12:	f04f 30ff 	mov.w	r0, #4294967295
 8009d16:	b005      	add	sp, #20
 8009d18:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009d1c:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8009d20:	493c      	ldr	r1, [pc, #240]	; (8009e14 <_printf_i+0x23c>)
 8009d22:	6822      	ldr	r2, [r4, #0]
 8009d24:	6818      	ldr	r0, [r3, #0]
 8009d26:	f012 0f80 	tst.w	r2, #128	; 0x80
 8009d2a:	f100 0504 	add.w	r5, r0, #4
 8009d2e:	601d      	str	r5, [r3, #0]
 8009d30:	d001      	beq.n	8009d36 <_printf_i+0x15e>
 8009d32:	6803      	ldr	r3, [r0, #0]
 8009d34:	e002      	b.n	8009d3c <_printf_i+0x164>
 8009d36:	0655      	lsls	r5, r2, #25
 8009d38:	d5fb      	bpl.n	8009d32 <_printf_i+0x15a>
 8009d3a:	8803      	ldrh	r3, [r0, #0]
 8009d3c:	07d0      	lsls	r0, r2, #31
 8009d3e:	bf44      	itt	mi
 8009d40:	f042 0220 	orrmi.w	r2, r2, #32
 8009d44:	6022      	strmi	r2, [r4, #0]
 8009d46:	b91b      	cbnz	r3, 8009d50 <_printf_i+0x178>
 8009d48:	6822      	ldr	r2, [r4, #0]
 8009d4a:	f022 0220 	bic.w	r2, r2, #32
 8009d4e:	6022      	str	r2, [r4, #0]
 8009d50:	2210      	movs	r2, #16
 8009d52:	e7b1      	b.n	8009cb8 <_printf_i+0xe0>
 8009d54:	4675      	mov	r5, lr
 8009d56:	fbb3 f0f2 	udiv	r0, r3, r2
 8009d5a:	fb02 3310 	mls	r3, r2, r0, r3
 8009d5e:	5ccb      	ldrb	r3, [r1, r3]
 8009d60:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8009d64:	4603      	mov	r3, r0
 8009d66:	2800      	cmp	r0, #0
 8009d68:	d1f5      	bne.n	8009d56 <_printf_i+0x17e>
 8009d6a:	e7b7      	b.n	8009cdc <_printf_i+0x104>
 8009d6c:	6808      	ldr	r0, [r1, #0]
 8009d6e:	681a      	ldr	r2, [r3, #0]
 8009d70:	6949      	ldr	r1, [r1, #20]
 8009d72:	f010 0f80 	tst.w	r0, #128	; 0x80
 8009d76:	d004      	beq.n	8009d82 <_printf_i+0x1aa>
 8009d78:	1d10      	adds	r0, r2, #4
 8009d7a:	6018      	str	r0, [r3, #0]
 8009d7c:	6813      	ldr	r3, [r2, #0]
 8009d7e:	6019      	str	r1, [r3, #0]
 8009d80:	e007      	b.n	8009d92 <_printf_i+0x1ba>
 8009d82:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009d86:	f102 0004 	add.w	r0, r2, #4
 8009d8a:	6018      	str	r0, [r3, #0]
 8009d8c:	6813      	ldr	r3, [r2, #0]
 8009d8e:	d0f6      	beq.n	8009d7e <_printf_i+0x1a6>
 8009d90:	8019      	strh	r1, [r3, #0]
 8009d92:	2300      	movs	r3, #0
 8009d94:	6123      	str	r3, [r4, #16]
 8009d96:	4675      	mov	r5, lr
 8009d98:	e7b1      	b.n	8009cfe <_printf_i+0x126>
 8009d9a:	681a      	ldr	r2, [r3, #0]
 8009d9c:	1d11      	adds	r1, r2, #4
 8009d9e:	6019      	str	r1, [r3, #0]
 8009da0:	6815      	ldr	r5, [r2, #0]
 8009da2:	6862      	ldr	r2, [r4, #4]
 8009da4:	2100      	movs	r1, #0
 8009da6:	4628      	mov	r0, r5
 8009da8:	f7f6 fa2a 	bl	8000200 <memchr>
 8009dac:	b108      	cbz	r0, 8009db2 <_printf_i+0x1da>
 8009dae:	1b40      	subs	r0, r0, r5
 8009db0:	6060      	str	r0, [r4, #4]
 8009db2:	6863      	ldr	r3, [r4, #4]
 8009db4:	6123      	str	r3, [r4, #16]
 8009db6:	2300      	movs	r3, #0
 8009db8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009dbc:	e79f      	b.n	8009cfe <_printf_i+0x126>
 8009dbe:	6923      	ldr	r3, [r4, #16]
 8009dc0:	462a      	mov	r2, r5
 8009dc2:	4639      	mov	r1, r7
 8009dc4:	4630      	mov	r0, r6
 8009dc6:	47c0      	blx	r8
 8009dc8:	3001      	adds	r0, #1
 8009dca:	d0a2      	beq.n	8009d12 <_printf_i+0x13a>
 8009dcc:	6823      	ldr	r3, [r4, #0]
 8009dce:	079b      	lsls	r3, r3, #30
 8009dd0:	d507      	bpl.n	8009de2 <_printf_i+0x20a>
 8009dd2:	2500      	movs	r5, #0
 8009dd4:	f104 0919 	add.w	r9, r4, #25
 8009dd8:	68e3      	ldr	r3, [r4, #12]
 8009dda:	9a03      	ldr	r2, [sp, #12]
 8009ddc:	1a9b      	subs	r3, r3, r2
 8009dde:	429d      	cmp	r5, r3
 8009de0:	db05      	blt.n	8009dee <_printf_i+0x216>
 8009de2:	68e0      	ldr	r0, [r4, #12]
 8009de4:	9b03      	ldr	r3, [sp, #12]
 8009de6:	4298      	cmp	r0, r3
 8009de8:	bfb8      	it	lt
 8009dea:	4618      	movlt	r0, r3
 8009dec:	e793      	b.n	8009d16 <_printf_i+0x13e>
 8009dee:	2301      	movs	r3, #1
 8009df0:	464a      	mov	r2, r9
 8009df2:	4639      	mov	r1, r7
 8009df4:	4630      	mov	r0, r6
 8009df6:	47c0      	blx	r8
 8009df8:	3001      	adds	r0, #1
 8009dfa:	d08a      	beq.n	8009d12 <_printf_i+0x13a>
 8009dfc:	3501      	adds	r5, #1
 8009dfe:	e7eb      	b.n	8009dd8 <_printf_i+0x200>
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d1a7      	bne.n	8009d54 <_printf_i+0x17c>
 8009e04:	780b      	ldrb	r3, [r1, #0]
 8009e06:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009e0a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009e0e:	e765      	b.n	8009cdc <_printf_i+0x104>
 8009e10:	0800cafe 	.word	0x0800cafe
 8009e14:	0800caed 	.word	0x0800caed

08009e18 <_sbrk_r>:
 8009e18:	b538      	push	{r3, r4, r5, lr}
 8009e1a:	4c06      	ldr	r4, [pc, #24]	; (8009e34 <_sbrk_r+0x1c>)
 8009e1c:	2300      	movs	r3, #0
 8009e1e:	4605      	mov	r5, r0
 8009e20:	4608      	mov	r0, r1
 8009e22:	6023      	str	r3, [r4, #0]
 8009e24:	f7fe fbdc 	bl	80085e0 <_sbrk>
 8009e28:	1c43      	adds	r3, r0, #1
 8009e2a:	d102      	bne.n	8009e32 <_sbrk_r+0x1a>
 8009e2c:	6823      	ldr	r3, [r4, #0]
 8009e2e:	b103      	cbz	r3, 8009e32 <_sbrk_r+0x1a>
 8009e30:	602b      	str	r3, [r5, #0]
 8009e32:	bd38      	pop	{r3, r4, r5, pc}
 8009e34:	20000f1c 	.word	0x20000f1c

08009e38 <__sread>:
 8009e38:	b510      	push	{r4, lr}
 8009e3a:	460c      	mov	r4, r1
 8009e3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e40:	f000 f8d6 	bl	8009ff0 <_read_r>
 8009e44:	2800      	cmp	r0, #0
 8009e46:	bfab      	itete	ge
 8009e48:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009e4a:	89a3      	ldrhlt	r3, [r4, #12]
 8009e4c:	181b      	addge	r3, r3, r0
 8009e4e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009e52:	bfac      	ite	ge
 8009e54:	6563      	strge	r3, [r4, #84]	; 0x54
 8009e56:	81a3      	strhlt	r3, [r4, #12]
 8009e58:	bd10      	pop	{r4, pc}

08009e5a <__swrite>:
 8009e5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e5e:	461f      	mov	r7, r3
 8009e60:	898b      	ldrh	r3, [r1, #12]
 8009e62:	05db      	lsls	r3, r3, #23
 8009e64:	4605      	mov	r5, r0
 8009e66:	460c      	mov	r4, r1
 8009e68:	4616      	mov	r6, r2
 8009e6a:	d505      	bpl.n	8009e78 <__swrite+0x1e>
 8009e6c:	2302      	movs	r3, #2
 8009e6e:	2200      	movs	r2, #0
 8009e70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e74:	f000 f868 	bl	8009f48 <_lseek_r>
 8009e78:	89a3      	ldrh	r3, [r4, #12]
 8009e7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009e7e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009e82:	81a3      	strh	r3, [r4, #12]
 8009e84:	4632      	mov	r2, r6
 8009e86:	463b      	mov	r3, r7
 8009e88:	4628      	mov	r0, r5
 8009e8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009e8e:	f000 b817 	b.w	8009ec0 <_write_r>

08009e92 <__sseek>:
 8009e92:	b510      	push	{r4, lr}
 8009e94:	460c      	mov	r4, r1
 8009e96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e9a:	f000 f855 	bl	8009f48 <_lseek_r>
 8009e9e:	1c43      	adds	r3, r0, #1
 8009ea0:	89a3      	ldrh	r3, [r4, #12]
 8009ea2:	bf15      	itete	ne
 8009ea4:	6560      	strne	r0, [r4, #84]	; 0x54
 8009ea6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009eaa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009eae:	81a3      	strheq	r3, [r4, #12]
 8009eb0:	bf18      	it	ne
 8009eb2:	81a3      	strhne	r3, [r4, #12]
 8009eb4:	bd10      	pop	{r4, pc}

08009eb6 <__sclose>:
 8009eb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009eba:	f000 b813 	b.w	8009ee4 <_close_r>
	...

08009ec0 <_write_r>:
 8009ec0:	b538      	push	{r3, r4, r5, lr}
 8009ec2:	4c07      	ldr	r4, [pc, #28]	; (8009ee0 <_write_r+0x20>)
 8009ec4:	4605      	mov	r5, r0
 8009ec6:	4608      	mov	r0, r1
 8009ec8:	4611      	mov	r1, r2
 8009eca:	2200      	movs	r2, #0
 8009ecc:	6022      	str	r2, [r4, #0]
 8009ece:	461a      	mov	r2, r3
 8009ed0:	f7fe fb6a 	bl	80085a8 <_write>
 8009ed4:	1c43      	adds	r3, r0, #1
 8009ed6:	d102      	bne.n	8009ede <_write_r+0x1e>
 8009ed8:	6823      	ldr	r3, [r4, #0]
 8009eda:	b103      	cbz	r3, 8009ede <_write_r+0x1e>
 8009edc:	602b      	str	r3, [r5, #0]
 8009ede:	bd38      	pop	{r3, r4, r5, pc}
 8009ee0:	20000f1c 	.word	0x20000f1c

08009ee4 <_close_r>:
 8009ee4:	b538      	push	{r3, r4, r5, lr}
 8009ee6:	4c06      	ldr	r4, [pc, #24]	; (8009f00 <_close_r+0x1c>)
 8009ee8:	2300      	movs	r3, #0
 8009eea:	4605      	mov	r5, r0
 8009eec:	4608      	mov	r0, r1
 8009eee:	6023      	str	r3, [r4, #0]
 8009ef0:	f7fe fba2 	bl	8008638 <_close>
 8009ef4:	1c43      	adds	r3, r0, #1
 8009ef6:	d102      	bne.n	8009efe <_close_r+0x1a>
 8009ef8:	6823      	ldr	r3, [r4, #0]
 8009efa:	b103      	cbz	r3, 8009efe <_close_r+0x1a>
 8009efc:	602b      	str	r3, [r5, #0]
 8009efe:	bd38      	pop	{r3, r4, r5, pc}
 8009f00:	20000f1c 	.word	0x20000f1c

08009f04 <_fstat_r>:
 8009f04:	b538      	push	{r3, r4, r5, lr}
 8009f06:	4c07      	ldr	r4, [pc, #28]	; (8009f24 <_fstat_r+0x20>)
 8009f08:	2300      	movs	r3, #0
 8009f0a:	4605      	mov	r5, r0
 8009f0c:	4608      	mov	r0, r1
 8009f0e:	4611      	mov	r1, r2
 8009f10:	6023      	str	r3, [r4, #0]
 8009f12:	f7fe fb9d 	bl	8008650 <_fstat>
 8009f16:	1c43      	adds	r3, r0, #1
 8009f18:	d102      	bne.n	8009f20 <_fstat_r+0x1c>
 8009f1a:	6823      	ldr	r3, [r4, #0]
 8009f1c:	b103      	cbz	r3, 8009f20 <_fstat_r+0x1c>
 8009f1e:	602b      	str	r3, [r5, #0]
 8009f20:	bd38      	pop	{r3, r4, r5, pc}
 8009f22:	bf00      	nop
 8009f24:	20000f1c 	.word	0x20000f1c

08009f28 <_isatty_r>:
 8009f28:	b538      	push	{r3, r4, r5, lr}
 8009f2a:	4c06      	ldr	r4, [pc, #24]	; (8009f44 <_isatty_r+0x1c>)
 8009f2c:	2300      	movs	r3, #0
 8009f2e:	4605      	mov	r5, r0
 8009f30:	4608      	mov	r0, r1
 8009f32:	6023      	str	r3, [r4, #0]
 8009f34:	f7fe fb9c 	bl	8008670 <_isatty>
 8009f38:	1c43      	adds	r3, r0, #1
 8009f3a:	d102      	bne.n	8009f42 <_isatty_r+0x1a>
 8009f3c:	6823      	ldr	r3, [r4, #0]
 8009f3e:	b103      	cbz	r3, 8009f42 <_isatty_r+0x1a>
 8009f40:	602b      	str	r3, [r5, #0]
 8009f42:	bd38      	pop	{r3, r4, r5, pc}
 8009f44:	20000f1c 	.word	0x20000f1c

08009f48 <_lseek_r>:
 8009f48:	b538      	push	{r3, r4, r5, lr}
 8009f4a:	4c07      	ldr	r4, [pc, #28]	; (8009f68 <_lseek_r+0x20>)
 8009f4c:	4605      	mov	r5, r0
 8009f4e:	4608      	mov	r0, r1
 8009f50:	4611      	mov	r1, r2
 8009f52:	2200      	movs	r2, #0
 8009f54:	6022      	str	r2, [r4, #0]
 8009f56:	461a      	mov	r2, r3
 8009f58:	f7fe fb95 	bl	8008686 <_lseek>
 8009f5c:	1c43      	adds	r3, r0, #1
 8009f5e:	d102      	bne.n	8009f66 <_lseek_r+0x1e>
 8009f60:	6823      	ldr	r3, [r4, #0]
 8009f62:	b103      	cbz	r3, 8009f66 <_lseek_r+0x1e>
 8009f64:	602b      	str	r3, [r5, #0]
 8009f66:	bd38      	pop	{r3, r4, r5, pc}
 8009f68:	20000f1c 	.word	0x20000f1c

08009f6c <memmove>:
 8009f6c:	4288      	cmp	r0, r1
 8009f6e:	b510      	push	{r4, lr}
 8009f70:	eb01 0302 	add.w	r3, r1, r2
 8009f74:	d803      	bhi.n	8009f7e <memmove+0x12>
 8009f76:	1e42      	subs	r2, r0, #1
 8009f78:	4299      	cmp	r1, r3
 8009f7a:	d10c      	bne.n	8009f96 <memmove+0x2a>
 8009f7c:	bd10      	pop	{r4, pc}
 8009f7e:	4298      	cmp	r0, r3
 8009f80:	d2f9      	bcs.n	8009f76 <memmove+0xa>
 8009f82:	1881      	adds	r1, r0, r2
 8009f84:	1ad2      	subs	r2, r2, r3
 8009f86:	42d3      	cmn	r3, r2
 8009f88:	d100      	bne.n	8009f8c <memmove+0x20>
 8009f8a:	bd10      	pop	{r4, pc}
 8009f8c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009f90:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8009f94:	e7f7      	b.n	8009f86 <memmove+0x1a>
 8009f96:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009f9a:	f802 4f01 	strb.w	r4, [r2, #1]!
 8009f9e:	e7eb      	b.n	8009f78 <memmove+0xc>

08009fa0 <__malloc_lock>:
 8009fa0:	4770      	bx	lr

08009fa2 <__malloc_unlock>:
 8009fa2:	4770      	bx	lr

08009fa4 <_realloc_r>:
 8009fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fa6:	4607      	mov	r7, r0
 8009fa8:	4614      	mov	r4, r2
 8009faa:	460e      	mov	r6, r1
 8009fac:	b921      	cbnz	r1, 8009fb8 <_realloc_r+0x14>
 8009fae:	4611      	mov	r1, r2
 8009fb0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009fb4:	f7ff baac 	b.w	8009510 <_malloc_r>
 8009fb8:	b922      	cbnz	r2, 8009fc4 <_realloc_r+0x20>
 8009fba:	f7ff fa5b 	bl	8009474 <_free_r>
 8009fbe:	4625      	mov	r5, r4
 8009fc0:	4628      	mov	r0, r5
 8009fc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009fc4:	f000 f826 	bl	800a014 <_malloc_usable_size_r>
 8009fc8:	4284      	cmp	r4, r0
 8009fca:	d90f      	bls.n	8009fec <_realloc_r+0x48>
 8009fcc:	4621      	mov	r1, r4
 8009fce:	4638      	mov	r0, r7
 8009fd0:	f7ff fa9e 	bl	8009510 <_malloc_r>
 8009fd4:	4605      	mov	r5, r0
 8009fd6:	2800      	cmp	r0, #0
 8009fd8:	d0f2      	beq.n	8009fc0 <_realloc_r+0x1c>
 8009fda:	4631      	mov	r1, r6
 8009fdc:	4622      	mov	r2, r4
 8009fde:	f7fe fed9 	bl	8008d94 <memcpy>
 8009fe2:	4631      	mov	r1, r6
 8009fe4:	4638      	mov	r0, r7
 8009fe6:	f7ff fa45 	bl	8009474 <_free_r>
 8009fea:	e7e9      	b.n	8009fc0 <_realloc_r+0x1c>
 8009fec:	4635      	mov	r5, r6
 8009fee:	e7e7      	b.n	8009fc0 <_realloc_r+0x1c>

08009ff0 <_read_r>:
 8009ff0:	b538      	push	{r3, r4, r5, lr}
 8009ff2:	4c07      	ldr	r4, [pc, #28]	; (800a010 <_read_r+0x20>)
 8009ff4:	4605      	mov	r5, r0
 8009ff6:	4608      	mov	r0, r1
 8009ff8:	4611      	mov	r1, r2
 8009ffa:	2200      	movs	r2, #0
 8009ffc:	6022      	str	r2, [r4, #0]
 8009ffe:	461a      	mov	r2, r3
 800a000:	f7fe fab5 	bl	800856e <_read>
 800a004:	1c43      	adds	r3, r0, #1
 800a006:	d102      	bne.n	800a00e <_read_r+0x1e>
 800a008:	6823      	ldr	r3, [r4, #0]
 800a00a:	b103      	cbz	r3, 800a00e <_read_r+0x1e>
 800a00c:	602b      	str	r3, [r5, #0]
 800a00e:	bd38      	pop	{r3, r4, r5, pc}
 800a010:	20000f1c 	.word	0x20000f1c

0800a014 <_malloc_usable_size_r>:
 800a014:	f851 0c04 	ldr.w	r0, [r1, #-4]
 800a018:	2800      	cmp	r0, #0
 800a01a:	f1a0 0004 	sub.w	r0, r0, #4
 800a01e:	bfbc      	itt	lt
 800a020:	580b      	ldrlt	r3, [r1, r0]
 800a022:	18c0      	addlt	r0, r0, r3
 800a024:	4770      	bx	lr
	...

0800a028 <_init>:
 800a028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a02a:	bf00      	nop
 800a02c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a02e:	bc08      	pop	{r3}
 800a030:	469e      	mov	lr, r3
 800a032:	4770      	bx	lr

0800a034 <_fini>:
 800a034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a036:	bf00      	nop
 800a038:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a03a:	bc08      	pop	{r3}
 800a03c:	469e      	mov	lr, r3
 800a03e:	4770      	bx	lr
