C_EVENTS__BREAK_PT2_ACTIVE_MASK 0x400
#define RCU_UC_EVENTS__BREAK_PT2_ACTIVE__SHIFT 0xa
#define RCU_UC_EVENTS__FCH_HALT_MASK 0x800
#define RCU_UC_EVENTS__FCH_HALT__SHIFT 0xb
#define RCU_UC_EVENTS__RCU_GIO_fch_lockdown_MASK 0x2000
#define RCU_UC_EVENTS__RCU_GIO_fch_lockdown__SHIFT 0xd
#define RCU_UC_EVENTS__INTERRUPTS_ENABLED_MASK 0x10000
#define RCU_UC_EVENTS__INTERRUPTS_ENABLED__SHIFT 0x10
#define RCU_UC_EVENTS__RCU_DtmCnt0_Done_MASK 0x20000
#define RCU_UC_EVENTS__RCU_DtmCnt0_Done__SHIFT 0x11
#define RCU_UC_EVENTS__RCU_DtmCnt1_Done_MASK 0x40000
#define RCU_UC_EVENTS__RCU_DtmCnt1_Done__SHIFT 0x12
#define RCU_UC_EVENTS__RCU_DtmCnt2_Done_MASK 0x80000
#define RCU_UC_EVENTS__RCU_DtmCnt2_Done__SHIFT 0x13
#define RCU_UC_EVENTS__irq31_sel_MASK 0x3000000
#define RCU_UC_EVENTS__irq31_sel__SHIFT 0x18
#define RCU_MISC_CTRL__REG_DRV_RST_MODE_MASK 0x2
#define RCU_MISC_CTRL__REG_DRV_RST_MODE__SHIFT 0x1
#define RCU_MISC_CTRL__REG_RCU_MEMREP_DIS_MASK 0x8
#define RCU_MISC_CTRL__REG_RCU_MEMREP_DIS__SHIFT 0x3
#define RCU_MISC_CTRL__REG_CC_FUSE_DISABLE_MASK 0x10
#define RCU_MISC_CTRL__REG_CC_FUSE_DISABLE__SHIFT 0x4
#define RCU_MISC_CTRL__REG_SAMU_FUSE_DISABLE_MASK 0x20
#define RCU_MISC_CTRL__REG_SAMU_FUSE_DISABLE__SHIFT 0x5
#define RCU_MISC_CTRL__REG_CC_SRBM_RD_DISABLE_MASK 0x100
#define RCU_MISC_CTRL__REG_CC_SRBM_RD_DISABLE__SHIFT 0x8
#define RCU_MISC_CTRL__BREAK_PT1_DONE_MASK 0x10000
#define RCU_MISC_CTRL__BREAK_PT1_DONE__SHIFT 0x10
#define RCU_MISC_CTRL__BREAK_PT2_DONE_MASK 0x20000
#define RCU_MISC_CTRL__BREAK_PT2_DONE__SHIFT 0x11
#define RCU_MISC_CTRL__SAMU_START_MASK 0x400000
#define RCU_MISC_CTRL__SAMU_START__SHIFT 0x16
#define RCU_MISC_CTRL__RST_PULSE_WIDTH_MASK 0xff800000
#define RCU_MISC_CTRL__RST_PULSE_WIDTH__SHIFT 0x17
#define RCU_VIRT_RESET_REQ__VF_MASK 0xffff
#define RCU_VIRT_RESET_REQ__VF__SHIFT 0x0
#define RCU_VIRT_RESET_REQ__PF_MASK 0x80000000
#define RCU_VIRT_RESET_REQ__PF__SHIFT 0x1f
#define CC_RCU_FUSES__GPU_DIS_MASK 0x2
#define CC_RCU_FUSES__GPU_DIS__SHIFT 0x1
#define CC_RCU_FUSES__DEBUG_DISABLE_MASK 0x4
#define CC_RCU_FUSES__DEBUG_DISABLE__SHIFT 0x2
#define CC_RCU_FUSES__EFUSE_RD_DISABLE_MASK 0x10
#define CC_RCU_FUSES__EFUSE_RD_DISABLE__SHIFT 0x4
#define CC_RCU_FUSES__CG_RST_GLB_REQ_DIS_MASK 0x20
#define CC_RCU_FUSES__CG_RST_GLB_REQ_DIS__SHIFT 0x5
#define CC_RCU_FUSES__DRV_RST_MODE_MASK 0x40
#define CC_RCU_FUSES__DRV_RST_MODE__SHIFT 0x6
#define CC_RCU_FUSES__ROM_DIS_MASK 0x80
#define CC_RCU_FUSES__ROM_DIS__SHIFT 0x7
#define CC_RCU_FUSES__JPC_REP_DISABLE_MASK 0x100
#define CC_RCU_FUSES__JPC_REP_DISABLE__SHIFT 0x8
#define CC_RCU_FUSES__RCU_BREAK_POINT1_MASK 0x200
#define CC_RCU_FUSES__RCU_BREAK_POINT1__SHIFT 0x9
#define CC_RCU_FUSES__RCU_BREAK_POINT2_MASK 0x400
#define CC_RCU_FUSES__RCU_BREAK_POINT2__SHIFT 0xa
#define CC_RCU_FUSES__SMU_IOC_MST_DISABLE_MASK 0x4000
#define CC_RCU_FUSES__SMU_IOC_MST_DISABLE__SHIFT 0xe
#define CC_RCU_FUSES__FCH_LOCKOUT_ENABLE_MASK 0x8000
#define CC_RCU_FUSES__FCH_LOCKOUT_ENABLE__SHIFT 0xf
#define CC_RCU_FUSES__FCH_XFIRE_FILTER_ENABLE_MASK 0x10000
#define CC_RCU_FUSES__FCH_XFIRE_FILTER_ENABLE__SHIFT 0x10
#define CC_RCU_FUSES__XFIRE_DISABLE_MASK 0x20000
#define CC_RCU_FUSES__XFIRE_DISABLE__SHIFT 0x11
#define CC_RCU_FUSES__SAMU_FUSE_DISABLE_MASK 0x40000
#define CC_RCU_FUSES__SAMU_FUSE_DISABLE__SHIFT 0x12
#define CC_RCU_FUSES__BIF_RST_POLLING_DISABLE_MASK 0x80000
#define CC_RCU_FUSES__BIF_RST_POLLING_DISABLE__SHIFT 0x13
#define CC_RCU_FUSES__MEM_HARDREP_EN_MASK 0x200000
#define CC_RCU_FUSES__MEM_HARDREP_EN__SHIFT 0x15
#define CC_RCU_FUSES__PCIE_INIT_DISABLE_MASK 0x400000
#define CC_RCU_FUSES__PCIE_INIT_DISABLE__SHIFT 0x16
#define CC_RCU_FUSES__DSMU_DISABLE_MASK 0x800000
#define CC_RCU_FUSES__DSMU_DISABLE__SHIFT 0x17
#define CC_RCU_FUSES__WRP_FUSE_VALID_MASK 0x1000000
#define CC_RCU_FUSES__WRP_FUSE_VALID__SHIFT 0x18
#define CC_RCU_FUSES__PHY_FUSE_VALID_MASK 0x2000000
#define CC_RCU_FUSES__PHY_FUSE_VALID__SHIFT 0x19
#define CC_RCU_FUSES__RCU_SPARE_MASK 0xfc000000
#define CC_R