Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Tue Nov 19 21:41:06 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt testled_impl_1.tw1 testled_impl_1_map.udb -gui

-----------------------------------------
Design:          Pong
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock clk_in
        2.2  Clock clk
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
            4.1.2  Setup Path Details For Constraint: create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
            4.2.2  Hold Path Details For Constraint: create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
[IGNORED:]create_clock -name {mypll/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]
create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "clk_in"
=======================
create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
              Clock clk_in              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk_in                            |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
              Clock clk_in              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "clk"
=======================
create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          49.441 ns |         20.226 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk_in                            |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 98.4457%

3.1.2  Timing Errors
---------------------
Timing Errors: 10 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 44.463 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {clk_in} -period 83.                                                                                                    
3333333333333 [get_ports clk_in]        |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {clk} -sou                                                                                                    
rce [get_pins {mypll/lscc_pll_inst/u_PL                                                                                                    
L_B/REFERENCECLK}] -multiply_by 67 -div                                                                                                    
ide_by 32 [get_pins {mypll/lscc_pll_ins                                                                                                    
t/u_PLL_B/OUTGLOBAL }]                  |   39.800 ns |   -9.641 ns |   20   |   49.442 ns |  20.226 MHz |       442      |       10       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_ctrl/rgb__i2/D                       |   -9.641 ns 
vga_ctrl/rgb__i3/SR                      |   -7.393 ns 
vga_ctrl/rgb__i3/D                       |   -7.089 ns 
vga_ctrl/rgb__i1/D                       |   -7.089 ns 
col_ctrl/buzzcount_1002__i0/SR           |   -2.566 ns 
col_ctrl/buzzcount_1002__i2/SR           |   -2.566 ns 
col_ctrl/buzzcount_1002__i1/SR           |   -2.566 ns 
col_ctrl/buzzcount_1002__i4/SR           |   -2.566 ns 
col_ctrl/buzzcount_1002__i3/SR           |   -2.566 ns 
rst_gen_inst/rst_cnt__i25/D              |   -0.421 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|          10 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {clk_in} -period 83.                                                                                                    
3333333333333 [get_ports clk_in]        |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {clk} -sou                                                                                                    
rce [get_pins {mypll/lscc_pll_inst/u_PL                                                                                                    
L_B/REFERENCECLK}] -multiply_by 67 -div                                                                                                    
ide_by 32 [get_pins {mypll/lscc_pll_ins                                                                                                    
t/u_PLL_B/OUTGLOBAL }]                  |    0.000 ns |    5.541 ns |    1   |        ---- |        ---- |       442      |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
col_ctrl/x_ball_i0_i9/SP                 |    5.541 ns 
{col_ctrl/x_ball_i0_i7/SP   col_ctrl/x_ball_i0_i8/SP}              
                                         |    5.541 ns 
{col_ctrl/x_ball_i0_i5/SP   col_ctrl/x_ball_i0_i6/SP}              
                                         |    5.541 ns 
{col_ctrl/x_ball_i0_i3/SP   col_ctrl/x_ball_i0_i4/SP}              
                                         |    5.541 ns 
{col_ctrl/x_ball_i0_i1/SP   col_ctrl/x_ball_i0_i2/SP}              
                                         |    5.541 ns 
col_ctrl/x_ball_i0_i0/SP                 |    5.541 ns 
{col_ctrl/powercount_1009__i14/SP   col_ctrl/powercount_1009__i15/SP}              
                                         |    5.541 ns 
{col_ctrl/powercount_1009__i12/SP   col_ctrl/powercount_1009__i13/SP}              
                                         |    5.541 ns 
{col_ctrl/powercount_1009__i10/SP   col_ctrl/powercount_1009__i11/SP}              
                                         |    5.541 ns 
{col_ctrl/powercount_1009__i8/SP   col_ctrl/powercount_1009__i9/SP}              
                                         |    5.541 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 5 Start Points         |           Type           
-------------------------------------------------------------------
vga_ctrl/rgb__i2/Q                      |          No required time
vga_ctrl/rgb__i1/Q                      |          No required time
vga_ctrl/vsync/Q                        |          No required time
vga_ctrl/hsync/Q                        |          No required time
vga_ctrl/rgb__i3/Q                      |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         5
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{enable_gen/countergmv_1001__i22/SP   enable_gen/countergmv_1001__i23/SP}                           
                                        |           No arrival time
{enable_gen/countergmv_1001__i20/SP   enable_gen/countergmv_1001__i21/SP}                           
                                        |           No arrival time
{enable_gen/countergmv_1001__i18/SP   enable_gen/countergmv_1001__i19/SP}                           
                                        |           No arrival time
{enable_gen/countergmv_1001__i16/SP   enable_gen/countergmv_1001__i17/SP}                           
                                        |           No arrival time
{enable_gen/countergmv_1001__i14/SP   enable_gen/countergmv_1001__i15/SP}                           
                                        |           No arrival time
{enable_gen/countergmv_1001__i12/SP   enable_gen/countergmv_1001__i13/SP}                           
                                        |           No arrival time
{enable_gen/countergmv_1001__i10/SP   enable_gen/countergmv_1001__i11/SP}                           
                                        |           No arrival time
{enable_gen/countergmv_1001__i8/SP   enable_gen/countergmv_1001__i9/SP}                           
                                        |           No arrival time
{enable_gen/countergmv_1001__i6/SP   enable_gen/countergmv_1001__i7/SP}                           
                                        |           No arrival time
{enable_gen/countergmv_1001__i4/SP   enable_gen/countergmv_1001__i5/SP}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        23
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
j13                                     |                     input
j14                                     |                     input
j15                                     |                     input
j16                                     |                     input
j17                                     |                     input
j01                                     |                    output
j02                                     |                    output
j03                                     |                    output
j04                                     |                    output
j05                                     |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        11
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

4.1.2  Setup path details for constraint: create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
442 endpoints scored, 10 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : col_ctrl/y_padA_i0_i1/Q
Path End         : vga_ctrl/rgb__i2/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 20
Delay Ratio      : 80.1% (route), 19.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -9.641 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                11.035
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               50.636

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay               11.035
+ Data Path Delay                       49.243
-------------------------------------   ------
End-of-path arrival time( ns )          60.278

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  153     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  153     
clk                                                       NET DELAY             8.300        11.035  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{col_ctrl/y_padA_i0_i1/CK   col_ctrl/y_padA_i0_i2/CK}->col_ctrl/y_padA_i0_i1/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        12.426  7       
y_padA[1]                                                 NET DELAY            2.075        14.501  1       
disp_ctrl/add_2283_1/B1->disp_ctrl/add_2283_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        14.859  2       
disp_ctrl/n16409                                          NET DELAY            2.075        16.934  1       
disp_ctrl/add_2283_3/CI0->disp_ctrl/add_2283_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        17.212  2       
disp_ctrl/n27052                                          NET DELAY            0.000        17.212  1       
disp_ctrl/add_2283_3/CI1->disp_ctrl/add_2283_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.490  2       
disp_ctrl/n16411                                          NET DELAY            2.075        19.565  1       
disp_ctrl/add_2283_5/D0->disp_ctrl/add_2283_5/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        20.042  11      
p_padA_N_440[4]                                           NET DELAY            2.075        22.117  1       
disp_ctrl/sub_127_add_2_add_5_5/B1->disp_ctrl/sub_127_add_2_add_5_5/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        22.475  2       
disp_ctrl/n16517                                          NET DELAY            2.075        24.550  1       
disp_ctrl/sub_127_add_2_add_5_7/D0->disp_ctrl/sub_127_add_2_add_5_7/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        25.027  2       
disp_ctrl/p_padA_s_N_781[5]_2                             NET DELAY            2.075        27.102  1       
disp_ctrl/i21670_3_lut/B->disp_ctrl/i21670_3_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        27.579  1       
disp_ctrl/n24731                                          NET DELAY            2.075        29.654  1       
disp_ctrl/i21671_3_lut/A->disp_ctrl/i21671_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        30.131  1       
disp_ctrl/n24732                                          NET DELAY            2.075        32.206  1       
disp_ctrl/ypix_9__I_0_73_i14_3_lut/A->disp_ctrl/ypix_9__I_0_73_i14_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        32.683  1       
n14_adj_2315                                              NET DELAY            2.075        34.758  1       
vga_ctrl/i21682_4_lut/A->vga_ctrl/i21682_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        35.235  1       
vga_ctrl/n24743                                           NET DELAY            2.075        37.310  1       
vga_ctrl/i21683_3_lut/A->vga_ctrl/i21683_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        37.787  1       
vga_ctrl/n24744                                           NET DELAY            2.075        39.862  1       
vga_ctrl/i1_4_lut_adj_211/B->vga_ctrl/i1_4_lut_adj_211/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        40.339  1       
vga_ctrl/n10                                              NET DELAY            2.075        42.414  1       
vga_ctrl/i7_4_lut/D->vga_ctrl/i7_4_lut/Z  SLICE           D0_TO_F0_DELAY       0.477        42.891  1       
n16_adj_2344                                              NET DELAY            2.075        44.966  1       
disp_ctrl/i2_4_lut_adj_347/D->disp_ctrl/i2_4_lut_adj_347/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        45.443  1       
disp_ctrl/n13_adj_2232                                    NET DELAY            2.075        47.518  1       
disp_ctrl/i7_4_lut/A->disp_ctrl/i7_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        47.995  1       
disp_ctrl/n18_adj_2222                                    NET DELAY            2.075        50.070  1       
disp_ctrl/i9_4_lut_adj_343/B->disp_ctrl/i9_4_lut_adj_343/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        50.547  1       
disp_ctrl/n20_adj_2220                                    NET DELAY            2.075        52.622  1       
disp_ctrl/i10_4_lut_adj_341/B->disp_ctrl/i10_4_lut_adj_341/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        53.099  4       
altcol_N_141                                              NET DELAY            2.075        55.174  1       
disp_ctrl/i1_2_lut_adj_352/A->disp_ctrl/i1_2_lut_adj_352/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        55.651  1       
n4_adj_2347                                               NET DELAY            2.075        57.726  1       
vga_ctrl/i3_4_lut_adj_215/C->vga_ctrl/i3_4_lut_adj_215/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        58.203  1       
vga_ctrl/rgb_2__N_105[0]                                  NET DELAY            2.075        60.278  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  153     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  153     
clk                                                       NET DELAY             8.300        11.035  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/y_padA_i0_i1/Q
Path End         : vga_ctrl/rgb__i3/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 80.1% (route), 19.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -7.393 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                11.035
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               50.305

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay               11.035
+ Data Path Delay                       46.664
-------------------------------------   ------
End-of-path arrival time( ns )          57.699

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  153     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  153     
clk                                                       NET DELAY             8.300        11.035  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{col_ctrl/y_padA_i0_i1/CK   col_ctrl/y_padA_i0_i2/CK}->col_ctrl/y_padA_i0_i1/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        12.426  7       
y_padA[1]                                                 NET DELAY            2.075        14.501  1       
disp_ctrl/add_2283_1/B1->disp_ctrl/add_2283_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        14.859  2       
disp_ctrl/n16409                                          NET DELAY            2.075        16.934  1       
disp_ctrl/add_2283_3/CI0->disp_ctrl/add_2283_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        17.212  2       
disp_ctrl/n27052                                          NET DELAY            0.000        17.212  1       
disp_ctrl/add_2283_3/CI1->disp_ctrl/add_2283_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.490  2       
disp_ctrl/n16411                                          NET DELAY            2.075        19.565  1       
disp_ctrl/add_2283_5/D0->disp_ctrl/add_2283_5/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        20.042  11      
p_padA_N_440[4]                                           NET DELAY            2.075        22.117  1       
disp_ctrl/sub_127_add_2_add_5_5/B1->disp_ctrl/sub_127_add_2_add_5_5/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        22.475  2       
disp_ctrl/n16517                                          NET DELAY            2.075        24.550  1       
disp_ctrl/sub_127_add_2_add_5_7/D0->disp_ctrl/sub_127_add_2_add_5_7/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        25.027  2       
disp_ctrl/p_padA_s_N_781[5]_2                             NET DELAY            2.075        27.102  1       
disp_ctrl/i21670_3_lut/B->disp_ctrl/i21670_3_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        27.579  1       
disp_ctrl/n24731                                          NET DELAY            2.075        29.654  1       
disp_ctrl/i21671_3_lut/A->disp_ctrl/i21671_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        30.131  1       
disp_ctrl/n24732                                          NET DELAY            2.075        32.206  1       
disp_ctrl/ypix_9__I_0_73_i14_3_lut/A->disp_ctrl/ypix_9__I_0_73_i14_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        32.683  1       
n14_adj_2315                                              NET DELAY            2.075        34.758  1       
vga_ctrl/i21682_4_lut/A->vga_ctrl/i21682_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        35.235  1       
vga_ctrl/n24743                                           NET DELAY            2.075        37.310  1       
vga_ctrl/i21683_3_lut/A->vga_ctrl/i21683_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        37.787  1       
vga_ctrl/n24744                                           NET DELAY            2.075        39.862  1       
vga_ctrl/i1_4_lut_adj_211/B->vga_ctrl/i1_4_lut_adj_211/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        40.339  1       
vga_ctrl/n10                                              NET DELAY            2.075        42.414  1       
vga_ctrl/i7_4_lut/D->vga_ctrl/i7_4_lut/Z  SLICE           D0_TO_F0_DELAY       0.477        42.891  1       
n16_adj_2344                                              NET DELAY            2.075        44.966  1       
disp_ctrl/i2_4_lut_adj_347/D->disp_ctrl/i2_4_lut_adj_347/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        45.443  1       
disp_ctrl/n13_adj_2232                                    NET DELAY            2.075        47.518  1       
disp_ctrl/i7_4_lut/A->disp_ctrl/i7_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        47.995  1       
disp_ctrl/n18_adj_2222                                    NET DELAY            2.075        50.070  1       
disp_ctrl/i9_4_lut_adj_343/B->disp_ctrl/i9_4_lut_adj_343/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        50.547  1       
disp_ctrl/n20_adj_2220                                    NET DELAY            2.075        52.622  1       
disp_ctrl/i10_4_lut_adj_341/B->disp_ctrl/i10_4_lut_adj_341/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        53.099  4       
altcol_N_141                                              NET DELAY            2.075        55.174  1       
vga_ctrl/i2131_3_lut/A->vga_ctrl/i2131_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.450        55.624  1       
vga_ctrl/n3496                                            NET DELAY            2.075        57.699  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  153     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  153     
clk                                                       NET DELAY             8.300        11.035  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/y_padA_i0_i1/Q
Path End         : vga_ctrl/rgb__i3/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 80.1% (route), 19.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -7.089 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                11.035
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               50.636

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay               11.035
+ Data Path Delay                       46.691
-------------------------------------   ------
End-of-path arrival time( ns )          57.726

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  153     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  153     
clk                                                       NET DELAY             8.300        11.035  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{col_ctrl/y_padA_i0_i1/CK   col_ctrl/y_padA_i0_i2/CK}->col_ctrl/y_padA_i0_i1/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        12.426  7       
y_padA[1]                                                 NET DELAY            2.075        14.501  1       
disp_ctrl/add_2283_1/B1->disp_ctrl/add_2283_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        14.859  2       
disp_ctrl/n16409                                          NET DELAY            2.075        16.934  1       
disp_ctrl/add_2283_3/CI0->disp_ctrl/add_2283_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        17.212  2       
disp_ctrl/n27052                                          NET DELAY            0.000        17.212  1       
disp_ctrl/add_2283_3/CI1->disp_ctrl/add_2283_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.490  2       
disp_ctrl/n16411                                          NET DELAY            2.075        19.565  1       
disp_ctrl/add_2283_5/D0->disp_ctrl/add_2283_5/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        20.042  11      
p_padA_N_440[4]                                           NET DELAY            2.075        22.117  1       
disp_ctrl/sub_127_add_2_add_5_5/B1->disp_ctrl/sub_127_add_2_add_5_5/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        22.475  2       
disp_ctrl/n16517                                          NET DELAY            2.075        24.550  1       
disp_ctrl/sub_127_add_2_add_5_7/D0->disp_ctrl/sub_127_add_2_add_5_7/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        25.027  2       
disp_ctrl/p_padA_s_N_781[5]_2                             NET DELAY            2.075        27.102  1       
disp_ctrl/i21670_3_lut/B->disp_ctrl/i21670_3_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        27.579  1       
disp_ctrl/n24731                                          NET DELAY            2.075        29.654  1       
disp_ctrl/i21671_3_lut/A->disp_ctrl/i21671_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        30.131  1       
disp_ctrl/n24732                                          NET DELAY            2.075        32.206  1       
disp_ctrl/ypix_9__I_0_73_i14_3_lut/A->disp_ctrl/ypix_9__I_0_73_i14_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        32.683  1       
n14_adj_2315                                              NET DELAY            2.075        34.758  1       
vga_ctrl/i21682_4_lut/A->vga_ctrl/i21682_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        35.235  1       
vga_ctrl/n24743                                           NET DELAY            2.075        37.310  1       
vga_ctrl/i21683_3_lut/A->vga_ctrl/i21683_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        37.787  1       
vga_ctrl/n24744                                           NET DELAY            2.075        39.862  1       
vga_ctrl/i1_4_lut_adj_211/B->vga_ctrl/i1_4_lut_adj_211/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        40.339  1       
vga_ctrl/n10                                              NET DELAY            2.075        42.414  1       
vga_ctrl/i7_4_lut/D->vga_ctrl/i7_4_lut/Z  SLICE           D0_TO_F0_DELAY       0.477        42.891  1       
n16_adj_2344                                              NET DELAY            2.075        44.966  1       
disp_ctrl/i2_4_lut_adj_347/D->disp_ctrl/i2_4_lut_adj_347/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        45.443  1       
disp_ctrl/n13_adj_2232                                    NET DELAY            2.075        47.518  1       
disp_ctrl/i7_4_lut/A->disp_ctrl/i7_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        47.995  1       
disp_ctrl/n18_adj_2222                                    NET DELAY            2.075        50.070  1       
disp_ctrl/i9_4_lut_adj_343/B->disp_ctrl/i9_4_lut_adj_343/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        50.547  1       
disp_ctrl/n20_adj_2220                                    NET DELAY            2.075        52.622  1       
disp_ctrl/i10_4_lut_adj_341/B->disp_ctrl/i10_4_lut_adj_341/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        53.099  4       
altcol_N_141                                              NET DELAY            2.075        55.174  1       
disp_ctrl/i2_2_lut_3_lut/B->disp_ctrl/i2_2_lut_3_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        55.651  1       
pixval                                                    NET DELAY            2.075        57.726  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  153     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  153     
clk                                                       NET DELAY             8.300        11.035  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/y_padA_i0_i1/Q
Path End         : vga_ctrl/rgb__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 80.1% (route), 19.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -7.089 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                11.035
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               50.636

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay               11.035
+ Data Path Delay                       46.691
-------------------------------------   ------
End-of-path arrival time( ns )          57.726

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  153     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  153     
clk                                                       NET DELAY             8.300        11.035  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{col_ctrl/y_padA_i0_i1/CK   col_ctrl/y_padA_i0_i2/CK}->col_ctrl/y_padA_i0_i1/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        12.426  7       
y_padA[1]                                                 NET DELAY            2.075        14.501  1       
disp_ctrl/add_2283_1/B1->disp_ctrl/add_2283_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        14.859  2       
disp_ctrl/n16409                                          NET DELAY            2.075        16.934  1       
disp_ctrl/add_2283_3/CI0->disp_ctrl/add_2283_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        17.212  2       
disp_ctrl/n27052                                          NET DELAY            0.000        17.212  1       
disp_ctrl/add_2283_3/CI1->disp_ctrl/add_2283_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.490  2       
disp_ctrl/n16411                                          NET DELAY            2.075        19.565  1       
disp_ctrl/add_2283_5/D0->disp_ctrl/add_2283_5/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        20.042  11      
p_padA_N_440[4]                                           NET DELAY            2.075        22.117  1       
disp_ctrl/sub_127_add_2_add_5_5/B1->disp_ctrl/sub_127_add_2_add_5_5/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        22.475  2       
disp_ctrl/n16517                                          NET DELAY            2.075        24.550  1       
disp_ctrl/sub_127_add_2_add_5_7/D0->disp_ctrl/sub_127_add_2_add_5_7/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        25.027  2       
disp_ctrl/p_padA_s_N_781[5]_2                             NET DELAY            2.075        27.102  1       
disp_ctrl/i21670_3_lut/B->disp_ctrl/i21670_3_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        27.579  1       
disp_ctrl/n24731                                          NET DELAY            2.075        29.654  1       
disp_ctrl/i21671_3_lut/A->disp_ctrl/i21671_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        30.131  1       
disp_ctrl/n24732                                          NET DELAY            2.075        32.206  1       
disp_ctrl/ypix_9__I_0_73_i14_3_lut/A->disp_ctrl/ypix_9__I_0_73_i14_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        32.683  1       
n14_adj_2315                                              NET DELAY            2.075        34.758  1       
vga_ctrl/i21682_4_lut/A->vga_ctrl/i21682_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        35.235  1       
vga_ctrl/n24743                                           NET DELAY            2.075        37.310  1       
vga_ctrl/i21683_3_lut/A->vga_ctrl/i21683_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        37.787  1       
vga_ctrl/n24744                                           NET DELAY            2.075        39.862  1       
vga_ctrl/i1_4_lut_adj_211/B->vga_ctrl/i1_4_lut_adj_211/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        40.339  1       
vga_ctrl/n10                                              NET DELAY            2.075        42.414  1       
vga_ctrl/i7_4_lut/D->vga_ctrl/i7_4_lut/Z  SLICE           D0_TO_F0_DELAY       0.477        42.891  1       
n16_adj_2344                                              NET DELAY            2.075        44.966  1       
disp_ctrl/i2_4_lut_adj_347/D->disp_ctrl/i2_4_lut_adj_347/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        45.443  1       
disp_ctrl/n13_adj_2232                                    NET DELAY            2.075        47.518  1       
disp_ctrl/i7_4_lut/A->disp_ctrl/i7_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        47.995  1       
disp_ctrl/n18_adj_2222                                    NET DELAY            2.075        50.070  1       
disp_ctrl/i9_4_lut_adj_343/B->disp_ctrl/i9_4_lut_adj_343/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        50.547  1       
disp_ctrl/n20_adj_2220                                    NET DELAY            2.075        52.622  1       
disp_ctrl/i10_4_lut_adj_341/B->disp_ctrl/i10_4_lut_adj_341/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        53.099  4       
altcol_N_141                                              NET DELAY            2.075        55.174  1       
vga_ctrl/i13_1_lut_2_lut_3_lut/B->vga_ctrl/i13_1_lut_2_lut_3_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        55.651  1       
vga_ctrl/rgb_2__N_106[0]                                  NET DELAY            2.075        57.726  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  153     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  153     
clk                                                       NET DELAY             8.300        11.035  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/y_ball_i0_i1/Q
Path End         : col_ctrl/buzzcount_1002__i3/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 79.4% (route), 20.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -2.566 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                11.035
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               50.305

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay               11.035
+ Data Path Delay                       41.837
-------------------------------------   ------
End-of-path arrival time( ns )          52.872

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  153     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  153     
clk                                                       NET DELAY             8.300        11.035  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
col_ctrl/y_ball_i0_i1/CK->col_ctrl/y_ball_i0_i1/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        12.426  7       
y_ball[1]                                                 NET DELAY            2.075        14.501  1       
disp_ctrl/add_990_add_5_1/B1->disp_ctrl/add_990_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        14.859  2       
disp_ctrl/n16542                                          NET DELAY            2.075        16.934  1       
disp_ctrl/add_990_add_5_3/CI0->disp_ctrl/add_990_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        17.212  2       
disp_ctrl/n27037                                          NET DELAY            0.000        17.212  1       
disp_ctrl/add_990_add_5_3/CI1->disp_ctrl/add_990_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.490  2       
disp_ctrl/n16544                                          NET DELAY            2.075        19.565  1       
disp_ctrl/add_990_add_5_5/CI0->disp_ctrl/add_990_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        19.843  2       
disp_ctrl/n27040                                          NET DELAY            0.000        19.843  1       
disp_ctrl/add_990_add_5_5/CI1->disp_ctrl/add_990_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        20.121  2       
disp_ctrl/n16546                                          NET DELAY            2.075        22.196  1       
disp_ctrl/add_990_add_5_7/CI0->disp_ctrl/add_990_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        22.474  2       
disp_ctrl/n27043                                          NET DELAY            0.000        22.474  1       
disp_ctrl/add_990_add_5_7/CI1->disp_ctrl/add_990_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        22.752  2       
disp_ctrl/n16548                                          NET DELAY            2.075        24.827  1       
disp_ctrl/add_990_add_5_9/D0->disp_ctrl/add_990_add_5_9/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        25.304  10      
p_ball_N_229[8]                                           NET DELAY            2.075        27.379  1       
LessThan_663_i8_3_lut_3_lut/C->LessThan_663_i8_3_lut_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        27.856  1       
n8_adj_2310                                               NET DELAY            2.075        29.931  1       
LessThan_663_i16_3_lut/C->LessThan_663_i16_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        30.408  1       
n16_adj_2305                                              NET DELAY            2.075        32.483  1       
i21496_4_lut/A->i21496_4_lut/Z            SLICE           A0_TO_F0_DELAY       0.477        32.960  1       
n24557                                                    NET DELAY            2.075        35.035  1       
i21502_4_lut/B->i21502_4_lut/Z            SLICE           B0_TO_F0_DELAY       0.477        35.512  1       
n24563                                                    NET DELAY            2.075        37.587  1       
i21503_3_lut/A->i21503_3_lut/Z            SLICE           A0_TO_F0_DELAY       0.477        38.064  1       
pad_col_N_1630                                            NET DELAY            2.075        40.139  1       
col_ctrl/i2_4_lut_adj_307/B->col_ctrl/i2_4_lut_adj_307/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        40.616  1       
col_ctrl/n7_adj_2142                                      NET DELAY            2.075        42.691  1       
col_ctrl/i4_4_lut_adj_306/A->col_ctrl/i4_4_lut_adj_306/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        43.168  2       
col_ctrl/pad_col_N_1592                                   NET DELAY            2.075        45.243  1       
col_ctrl/i4387_3_lut/B->col_ctrl/i4387_3_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        45.720  2       
col_ctrl/n5783                                            NET DELAY            2.075        47.795  1       
col_ctrl/i2_3_lut_adj_298/B->col_ctrl/i2_3_lut_adj_298/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        48.272  1       
col_ctrl/n6_adj_2140                                      NET DELAY            2.075        50.347  1       
col_ctrl/i3185_4_lut/C->col_ctrl/i3185_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.450        50.797  5       
col_ctrl/n4498                                            NET DELAY            2.075        52.872  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  153     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  153     
clk                                                       NET DELAY             8.300        11.035  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/y_ball_i0_i1/Q
Path End         : col_ctrl/buzzcount_1002__i4/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 79.4% (route), 20.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -2.566 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                11.035
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               50.305

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay               11.035
+ Data Path Delay                       41.837
-------------------------------------   ------
End-of-path arrival time( ns )          52.872

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  153     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  153     
clk                                                       NET DELAY             8.300        11.035  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
col_ctrl/y_ball_i0_i1/CK->col_ctrl/y_ball_i0_i1/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        12.426  7       
y_ball[1]                                                 NET DELAY            2.075        14.501  1       
disp_ctrl/add_990_add_5_1/B1->disp_ctrl/add_990_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        14.859  2       
disp_ctrl/n16542                                          NET DELAY            2.075        16.934  1       
disp_ctrl/add_990_add_5_3/CI0->disp_ctrl/add_990_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        17.212  2       
disp_ctrl/n27037                                          NET DELAY            0.000        17.212  1       
disp_ctrl/add_990_add_5_3/CI1->disp_ctrl/add_990_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.490  2       
disp_ctrl/n16544                                          NET DELAY            2.075        19.565  1       
disp_ctrl/add_990_add_5_5/CI0->disp_ctrl/add_990_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        19.843  2       
disp_ctrl/n27040                                          NET DELAY            0.000        19.843  1       
disp_ctrl/add_990_add_5_5/CI1->disp_ctrl/add_990_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        20.121  2       
disp_ctrl/n16546                                          NET DELAY            2.075        22.196  1       
disp_ctrl/add_990_add_5_7/CI0->disp_ctrl/add_990_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        22.474  2       
disp_ctrl/n27043                                          NET DELAY            0.000        22.474  1       
disp_ctrl/add_990_add_5_7/CI1->disp_ctrl/add_990_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        22.752  2       
disp_ctrl/n16548                                          NET DELAY            2.075        24.827  1       
disp_ctrl/add_990_add_5_9/D0->disp_ctrl/add_990_add_5_9/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        25.304  10      
p_ball_N_229[8]                                           NET DELAY            2.075        27.379  1       
LessThan_663_i8_3_lut_3_lut/C->LessThan_663_i8_3_lut_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        27.856  1       
n8_adj_2310                                               NET DELAY            2.075        29.931  1       
LessThan_663_i16_3_lut/C->LessThan_663_i16_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        30.408  1       
n16_adj_2305                                              NET DELAY            2.075        32.483  1       
i21496_4_lut/A->i21496_4_lut/Z            SLICE           A0_TO_F0_DELAY       0.477        32.960  1       
n24557                                                    NET DELAY            2.075        35.035  1       
i21502_4_lut/B->i21502_4_lut/Z            SLICE           B0_TO_F0_DELAY       0.477        35.512  1       
n24563                                                    NET DELAY            2.075        37.587  1       
i21503_3_lut/A->i21503_3_lut/Z            SLICE           A0_TO_F0_DELAY       0.477        38.064  1       
pad_col_N_1630                                            NET DELAY            2.075        40.139  1       
col_ctrl/i2_4_lut_adj_307/B->col_ctrl/i2_4_lut_adj_307/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        40.616  1       
col_ctrl/n7_adj_2142                                      NET DELAY            2.075        42.691  1       
col_ctrl/i4_4_lut_adj_306/A->col_ctrl/i4_4_lut_adj_306/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        43.168  2       
col_ctrl/pad_col_N_1592                                   NET DELAY            2.075        45.243  1       
col_ctrl/i4387_3_lut/B->col_ctrl/i4387_3_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        45.720  2       
col_ctrl/n5783                                            NET DELAY            2.075        47.795  1       
col_ctrl/i2_3_lut_adj_298/B->col_ctrl/i2_3_lut_adj_298/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        48.272  1       
col_ctrl/n6_adj_2140                                      NET DELAY            2.075        50.347  1       
col_ctrl/i3185_4_lut/C->col_ctrl/i3185_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.450        50.797  5       
col_ctrl/n4498                                            NET DELAY            2.075        52.872  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  153     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  153     
clk                                                       NET DELAY             8.300        11.035  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/y_ball_i0_i1/Q
Path End         : col_ctrl/buzzcount_1002__i1/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 79.4% (route), 20.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -2.566 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                11.035
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               50.305

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay               11.035
+ Data Path Delay                       41.837
-------------------------------------   ------
End-of-path arrival time( ns )          52.872

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  153     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  153     
clk                                                       NET DELAY             8.300        11.035  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
col_ctrl/y_ball_i0_i1/CK->col_ctrl/y_ball_i0_i1/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        12.426  7       
y_ball[1]                                                 NET DELAY            2.075        14.501  1       
disp_ctrl/add_990_add_5_1/B1->disp_ctrl/add_990_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        14.859  2       
disp_ctrl/n16542                                          NET DELAY            2.075        16.934  1       
disp_ctrl/add_990_add_5_3/CI0->disp_ctrl/add_990_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        17.212  2       
disp_ctrl/n27037                                          NET DELAY            0.000        17.212  1       
disp_ctrl/add_990_add_5_3/CI1->disp_ctrl/add_990_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.490  2       
disp_ctrl/n16544                                          NET DELAY            2.075        19.565  1       
disp_ctrl/add_990_add_5_5/CI0->disp_ctrl/add_990_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        19.843  2       
disp_ctrl/n27040                                          NET DELAY            0.000        19.843  1       
disp_ctrl/add_990_add_5_5/CI1->disp_ctrl/add_990_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        20.121  2       
disp_ctrl/n16546                                          NET DELAY            2.075        22.196  1       
disp_ctrl/add_990_add_5_7/CI0->disp_ctrl/add_990_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        22.474  2       
disp_ctrl/n27043                                          NET DELAY            0.000        22.474  1       
disp_ctrl/add_990_add_5_7/CI1->disp_ctrl/add_990_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        22.752  2       
disp_ctrl/n16548                                          NET DELAY            2.075        24.827  1       
disp_ctrl/add_990_add_5_9/D0->disp_ctrl/add_990_add_5_9/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        25.304  10      
p_ball_N_229[8]                                           NET DELAY            2.075        27.379  1       
LessThan_663_i8_3_lut_3_lut/C->LessThan_663_i8_3_lut_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        27.856  1       
n8_adj_2310                                               NET DELAY            2.075        29.931  1       
LessThan_663_i16_3_lut/C->LessThan_663_i16_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        30.408  1       
n16_adj_2305                                              NET DELAY            2.075        32.483  1       
i21496_4_lut/A->i21496_4_lut/Z            SLICE           A0_TO_F0_DELAY       0.477        32.960  1       
n24557                                                    NET DELAY            2.075        35.035  1       
i21502_4_lut/B->i21502_4_lut/Z            SLICE           B0_TO_F0_DELAY       0.477        35.512  1       
n24563                                                    NET DELAY            2.075        37.587  1       
i21503_3_lut/A->i21503_3_lut/Z            SLICE           A0_TO_F0_DELAY       0.477        38.064  1       
pad_col_N_1630                                            NET DELAY            2.075        40.139  1       
col_ctrl/i2_4_lut_adj_307/B->col_ctrl/i2_4_lut_adj_307/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        40.616  1       
col_ctrl/n7_adj_2142                                      NET DELAY            2.075        42.691  1       
col_ctrl/i4_4_lut_adj_306/A->col_ctrl/i4_4_lut_adj_306/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        43.168  2       
col_ctrl/pad_col_N_1592                                   NET DELAY            2.075        45.243  1       
col_ctrl/i4387_3_lut/B->col_ctrl/i4387_3_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        45.720  2       
col_ctrl/n5783                                            NET DELAY            2.075        47.795  1       
col_ctrl/i2_3_lut_adj_298/B->col_ctrl/i2_3_lut_adj_298/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        48.272  1       
col_ctrl/n6_adj_2140                                      NET DELAY            2.075        50.347  1       
col_ctrl/i3185_4_lut/C->col_ctrl/i3185_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.450        50.797  5       
col_ctrl/n4498                                            NET DELAY            2.075        52.872  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  153     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  153     
clk                                                       NET DELAY             8.300        11.035  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/y_ball_i0_i1/Q
Path End         : col_ctrl/buzzcount_1002__i2/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 79.4% (route), 20.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -2.566 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                11.035
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               50.305

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay               11.035
+ Data Path Delay                       41.837
-------------------------------------   ------
End-of-path arrival time( ns )          52.872

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  153     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  153     
clk                                                       NET DELAY             8.300        11.035  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
col_ctrl/y_ball_i0_i1/CK->col_ctrl/y_ball_i0_i1/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        12.426  7       
y_ball[1]                                                 NET DELAY            2.075        14.501  1       
disp_ctrl/add_990_add_5_1/B1->disp_ctrl/add_990_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        14.859  2       
disp_ctrl/n16542                                          NET DELAY            2.075        16.934  1       
disp_ctrl/add_990_add_5_3/CI0->disp_ctrl/add_990_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        17.212  2       
disp_ctrl/n27037                                          NET DELAY            0.000        17.212  1       
disp_ctrl/add_990_add_5_3/CI1->disp_ctrl/add_990_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.490  2       
disp_ctrl/n16544                                          NET DELAY            2.075        19.565  1       
disp_ctrl/add_990_add_5_5/CI0->disp_ctrl/add_990_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        19.843  2       
disp_ctrl/n27040                                          NET DELAY            0.000        19.843  1       
disp_ctrl/add_990_add_5_5/CI1->disp_ctrl/add_990_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        20.121  2       
disp_ctrl/n16546                                          NET DELAY            2.075        22.196  1       
disp_ctrl/add_990_add_5_7/CI0->disp_ctrl/add_990_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        22.474  2       
disp_ctrl/n27043                                          NET DELAY            0.000        22.474  1       
disp_ctrl/add_990_add_5_7/CI1->disp_ctrl/add_990_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        22.752  2       
disp_ctrl/n16548                                          NET DELAY            2.075        24.827  1       
disp_ctrl/add_990_add_5_9/D0->disp_ctrl/add_990_add_5_9/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        25.304  10      
p_ball_N_229[8]                                           NET DELAY            2.075        27.379  1       
LessThan_663_i8_3_lut_3_lut/C->LessThan_663_i8_3_lut_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        27.856  1       
n8_adj_2310                                               NET DELAY            2.075        29.931  1       
LessThan_663_i16_3_lut/C->LessThan_663_i16_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        30.408  1       
n16_adj_2305                                              NET DELAY            2.075        32.483  1       
i21496_4_lut/A->i21496_4_lut/Z            SLICE           A0_TO_F0_DELAY       0.477        32.960  1       
n24557                                                    NET DELAY            2.075        35.035  1       
i21502_4_lut/B->i21502_4_lut/Z            SLICE           B0_TO_F0_DELAY       0.477        35.512  1       
n24563                                                    NET DELAY            2.075        37.587  1       
i21503_3_lut/A->i21503_3_lut/Z            SLICE           A0_TO_F0_DELAY       0.477        38.064  1       
pad_col_N_1630                                            NET DELAY            2.075        40.139  1       
col_ctrl/i2_4_lut_adj_307/B->col_ctrl/i2_4_lut_adj_307/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        40.616  1       
col_ctrl/n7_adj_2142                                      NET DELAY            2.075        42.691  1       
col_ctrl/i4_4_lut_adj_306/A->col_ctrl/i4_4_lut_adj_306/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        43.168  2       
col_ctrl/pad_col_N_1592                                   NET DELAY            2.075        45.243  1       
col_ctrl/i4387_3_lut/B->col_ctrl/i4387_3_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        45.720  2       
col_ctrl/n5783                                            NET DELAY            2.075        47.795  1       
col_ctrl/i2_3_lut_adj_298/B->col_ctrl/i2_3_lut_adj_298/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        48.272  1       
col_ctrl/n6_adj_2140                                      NET DELAY            2.075        50.347  1       
col_ctrl/i3185_4_lut/C->col_ctrl/i3185_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.450        50.797  5       
col_ctrl/n4498                                            NET DELAY            2.075        52.872  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  153     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  153     
clk                                                       NET DELAY             8.300        11.035  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/y_ball_i0_i1/Q
Path End         : col_ctrl/buzzcount_1002__i0/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 79.4% (route), 20.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -2.566 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                11.035
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               50.305

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay               11.035
+ Data Path Delay                       41.837
-------------------------------------   ------
End-of-path arrival time( ns )          52.872

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  153     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  153     
clk                                                       NET DELAY             8.300        11.035  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
col_ctrl/y_ball_i0_i1/CK->col_ctrl/y_ball_i0_i1/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        12.426  7       
y_ball[1]                                                 NET DELAY            2.075        14.501  1       
disp_ctrl/add_990_add_5_1/B1->disp_ctrl/add_990_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        14.859  2       
disp_ctrl/n16542                                          NET DELAY            2.075        16.934  1       
disp_ctrl/add_990_add_5_3/CI0->disp_ctrl/add_990_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        17.212  2       
disp_ctrl/n27037                                          NET DELAY            0.000        17.212  1       
disp_ctrl/add_990_add_5_3/CI1->disp_ctrl/add_990_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.490  2       
disp_ctrl/n16544                                          NET DELAY            2.075        19.565  1       
disp_ctrl/add_990_add_5_5/CI0->disp_ctrl/add_990_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        19.843  2       
disp_ctrl/n27040                                          NET DELAY            0.000        19.843  1       
disp_ctrl/add_990_add_5_5/CI1->disp_ctrl/add_990_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        20.121  2       
disp_ctrl/n16546                                          NET DELAY            2.075        22.196  1       
disp_ctrl/add_990_add_5_7/CI0->disp_ctrl/add_990_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        22.474  2       
disp_ctrl/n27043                                          NET DELAY            0.000        22.474  1       
disp_ctrl/add_990_add_5_7/CI1->disp_ctrl/add_990_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        22.752  2       
disp_ctrl/n16548                                          NET DELAY            2.075        24.827  1       
disp_ctrl/add_990_add_5_9/D0->disp_ctrl/add_990_add_5_9/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        25.304  10      
p_ball_N_229[8]                                           NET DELAY            2.075        27.379  1       
LessThan_663_i8_3_lut_3_lut/C->LessThan_663_i8_3_lut_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        27.856  1       
n8_adj_2310                                               NET DELAY            2.075        29.931  1       
LessThan_663_i16_3_lut/C->LessThan_663_i16_3_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        30.408  1       
n16_adj_2305                                              NET DELAY            2.075        32.483  1       
i21496_4_lut/A->i21496_4_lut/Z            SLICE           A0_TO_F0_DELAY       0.477        32.960  1       
n24557                                                    NET DELAY            2.075        35.035  1       
i21502_4_lut/B->i21502_4_lut/Z            SLICE           B0_TO_F0_DELAY       0.477        35.512  1       
n24563                                                    NET DELAY            2.075        37.587  1       
i21503_3_lut/A->i21503_3_lut/Z            SLICE           A0_TO_F0_DELAY       0.477        38.064  1       
pad_col_N_1630                                            NET DELAY            2.075        40.139  1       
col_ctrl/i2_4_lut_adj_307/B->col_ctrl/i2_4_lut_adj_307/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        40.616  1       
col_ctrl/n7_adj_2142                                      NET DELAY            2.075        42.691  1       
col_ctrl/i4_4_lut_adj_306/A->col_ctrl/i4_4_lut_adj_306/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        43.168  2       
col_ctrl/pad_col_N_1592                                   NET DELAY            2.075        45.243  1       
col_ctrl/i4387_3_lut/B->col_ctrl/i4387_3_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        45.720  2       
col_ctrl/n5783                                            NET DELAY            2.075        47.795  1       
col_ctrl/i2_3_lut_adj_298/B->col_ctrl/i2_3_lut_adj_298/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        48.272  1       
col_ctrl/n6_adj_2140                                      NET DELAY            2.075        50.347  1       
col_ctrl/i3185_4_lut/C->col_ctrl/i3185_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.450        50.797  5       
col_ctrl/n4498                                            NET DELAY            2.075        52.872  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  153     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  153     
clk                                                       NET DELAY             8.300        11.035  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : rst_gen_inst/rst_cnt__i0/Q
Path End         : rst_gen_inst/rst_cnt__i25/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 27
Delay Ratio      : 77.8% (route), 22.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -0.421 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                11.035
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               50.636

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay               11.035
+ Data Path Delay                       40.023
-------------------------------------   ------
End-of-path arrival time( ns )          51.058

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  153     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  153     
clk                                                       NET DELAY             8.300        11.035  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
rst_gen_inst/rst_cnt__i0/CK->rst_gen_inst/rst_cnt__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391        12.426  6       
rst_cnt[0]                                                NET DELAY            2.075        14.501  1       
rst_gen_inst/add_4_add_5_1/B1->rst_gen_inst/add_4_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        14.859  2       
rst_gen_inst/n16357                                       NET DELAY            2.075        16.934  1       
rst_gen_inst/add_4_add_5_3/CI0->rst_gen_inst/add_4_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        17.212  2       
rst_gen_inst/n27292                                       NET DELAY            0.000        17.212  1       
rst_gen_inst/add_4_add_5_3/CI1->rst_gen_inst/add_4_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        17.490  2       
rst_gen_inst/n16359                                       NET DELAY            2.075        19.565  1       
rst_gen_inst/add_4_add_5_5/CI0->rst_gen_inst/add_4_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        19.843  2       
rst_gen_inst/n27295                                       NET DELAY            0.000        19.843  1       
rst_gen_inst/add_4_add_5_5/CI1->rst_gen_inst/add_4_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        20.121  2       
rst_gen_inst/n16361                                       NET DELAY            2.075        22.196  1       
rst_gen_inst/add_4_add_5_7/CI0->rst_gen_inst/add_4_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        22.474  2       
rst_gen_inst/n27298                                       NET DELAY            0.000        22.474  1       
rst_gen_inst/add_4_add_5_7/CI1->rst_gen_inst/add_4_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        22.752  2       
rst_gen_inst/n16363                                       NET DELAY            2.075        24.827  1       
rst_gen_inst/add_4_add_5_9/CI0->rst_gen_inst/add_4_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        25.105  2       
rst_gen_inst/n27301                                       NET DELAY            0.000        25.105  1       
rst_gen_inst/add_4_add_5_9/CI1->rst_gen_inst/add_4_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        25.383  2       
rst_gen_inst/n16365                                       NET DELAY            2.075        27.458  1       
rst_gen_inst/add_4_add_5_11/CI0->rst_gen_inst/add_4_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        27.736  2       
rst_gen_inst/n27304                                       NET DELAY            0.000        27.736  1       
rst_gen_inst/add_4_add_5_11/CI1->rst_gen_inst/add_4_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        28.014  2       
rst_gen_inst/n16367                                       NET DELAY            2.075        30.089  1       
rst_gen_inst/add_4_add_5_13/CI0->rst_gen_inst/add_4_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        30.367  2       
rst_gen_inst/n27307                                       NET DELAY            0.000        30.367  1       
rst_gen_inst/add_4_add_5_13/CI1->rst_gen_inst/add_4_add_5_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        30.645  2       
rst_gen_inst/n16369                                       NET DELAY            2.075        32.720  1       
rst_gen_inst/add_4_add_5_15/CI0->rst_gen_inst/add_4_add_5_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        32.998  2       
rst_gen_inst/n27310                                       NET DELAY            0.000        32.998  1       
rst_gen_inst/add_4_add_5_15/CI1->rst_gen_inst/add_4_add_5_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        33.276  2       
rst_gen_inst/n16371                                       NET DELAY            2.075        35.351  1       
rst_gen_inst/add_4_add_5_17/CI0->rst_gen_inst/add_4_add_5_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        35.629  2       
rst_gen_inst/n27313                                       NET DELAY            0.000        35.629  1       
rst_gen_inst/add_4_add_5_17/CI1->rst_gen_inst/add_4_add_5_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        35.907  2       
rst_gen_inst/n16373                                       NET DELAY            2.075        37.982  1       
rst_gen_inst/add_4_add_5_19/CI0->rst_gen_inst/add_4_add_5_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        38.260  2       
rst_gen_inst/n27316                                       NET DELAY            0.000        38.260  1       
rst_gen_inst/add_4_add_5_19/CI1->rst_gen_inst/add_4_add_5_19/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        38.538  2       
rst_gen_inst/n16375                                       NET DELAY            2.075        40.613  1       
rst_gen_inst/add_4_add_5_21/CI0->rst_gen_inst/add_4_add_5_21/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        40.891  2       
rst_gen_inst/n27319                                       NET DELAY            0.000        40.891  1       
rst_gen_inst/add_4_add_5_21/CI1->rst_gen_inst/add_4_add_5_21/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        41.169  2       
rst_gen_inst/n16377                                       NET DELAY            2.075        43.244  1       
rst_gen_inst/add_4_add_5_23/CI0->rst_gen_inst/add_4_add_5_23/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        43.522  2       
rst_gen_inst/n27322                                       NET DELAY            0.000        43.522  1       
rst_gen_inst/add_4_add_5_23/CI1->rst_gen_inst/add_4_add_5_23/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        43.800  2       
rst_gen_inst/n16379                                       NET DELAY            2.075        45.875  1       
rst_gen_inst/add_4_add_5_25/CI0->rst_gen_inst/add_4_add_5_25/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        46.153  2       
rst_gen_inst/n27325                                       NET DELAY            0.000        46.153  1       
rst_gen_inst/add_4_add_5_25/CI1->rst_gen_inst/add_4_add_5_25/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        46.431  2       
rst_gen_inst/n16381                                       NET DELAY            2.075        48.506  1       
rst_gen_inst/add_4_add_5_27/D0->rst_gen_inst/add_4_add_5_27/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        48.983  1       
rst_gen_inst/n137[25]                                     NET DELAY            2.075        51.058  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  153     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  153     
clk                                                       NET DELAY             8.300        11.035  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
442 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : col_ctrl/power_spawn_c/SP
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 74.9% (route), 25.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.541 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                11.035
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               11.035

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay               11.035
+ Data Path Delay                        5.541
-------------------------------------   ------
End-of-path arrival time( ns )          16.576

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  153     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  153     
clk                                                       NET DELAY             8.300        11.035  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391        12.426  59      
game_en                                                   NET DELAY        4.150        16.576  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  153     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  153     
clk                                                       NET DELAY             8.300        11.035  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : col_ctrl/powercount_1009__i1/SP
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 74.9% (route), 25.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.541 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                11.035
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               11.035

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay               11.035
+ Data Path Delay                        5.541
-------------------------------------   ------
End-of-path arrival time( ns )          16.576

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  153     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  153     
clk                                                       NET DELAY             8.300        11.035  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391        12.426  59      
game_en                                                   NET DELAY        4.150        16.576  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  153     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  153     
clk                                                       NET DELAY             8.300        11.035  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : {col_ctrl/powercount_1009__i2/SP   col_ctrl/powercount_1009__i3/SP}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 74.9% (route), 25.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.541 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                11.035
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               11.035

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay               11.035
+ Data Path Delay                        5.541
-------------------------------------   ------
End-of-path arrival time( ns )          16.576

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  153     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  153     
clk                                                       NET DELAY             8.300        11.035  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391        12.426  59      
game_en                                                   NET DELAY        4.150        16.576  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  153     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  153     
clk                                                       NET DELAY             8.300        11.035  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : {col_ctrl/powercount_1009__i4/SP   col_ctrl/powercount_1009__i5/SP}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 74.9% (route), 25.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.541 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                11.035
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               11.035

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay               11.035
+ Data Path Delay                        5.541
-------------------------------------   ------
End-of-path arrival time( ns )          16.576

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  153     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  153     
clk                                                       NET DELAY             8.300        11.035  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391        12.426  59      
game_en                                                   NET DELAY        4.150        16.576  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  153     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  153     
clk                                                       NET DELAY             8.300        11.035  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : {col_ctrl/powercount_1009__i6/SP   col_ctrl/powercount_1009__i7/SP}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 74.9% (route), 25.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.541 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                11.035
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               11.035

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay               11.035
+ Data Path Delay                        5.541
-------------------------------------   ------
End-of-path arrival time( ns )          16.576

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  153     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  153     
clk                                                       NET DELAY             8.300        11.035  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391        12.426  59      
game_en                                                   NET DELAY        4.150        16.576  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  153     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  153     
clk                                                       NET DELAY             8.300        11.035  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : {col_ctrl/powercount_1009__i8/SP   col_ctrl/powercount_1009__i9/SP}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 74.9% (route), 25.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.541 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                11.035
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               11.035

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay               11.035
+ Data Path Delay                        5.541
-------------------------------------   ------
End-of-path arrival time( ns )          16.576

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  153     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  153     
clk                                                       NET DELAY             8.300        11.035  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391        12.426  59      
game_en                                                   NET DELAY        4.150        16.576  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  153     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  153     
clk                                                       NET DELAY             8.300        11.035  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : {col_ctrl/powercount_1009__i10/SP   col_ctrl/powercount_1009__i11/SP}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 74.9% (route), 25.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.541 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                11.035
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               11.035

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay               11.035
+ Data Path Delay                        5.541
-------------------------------------   ------
End-of-path arrival time( ns )          16.576

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  153     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  153     
clk                                                       NET DELAY             8.300        11.035  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391        12.426  59      
game_en                                                   NET DELAY        4.150        16.576  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  153     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  153     
clk                                                       NET DELAY             8.300        11.035  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : {col_ctrl/powercount_1009__i12/SP   col_ctrl/powercount_1009__i13/SP}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 74.9% (route), 25.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.541 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                11.035
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               11.035

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay               11.035
+ Data Path Delay                        5.541
-------------------------------------   ------
End-of-path arrival time( ns )          16.576

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  153     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  153     
clk                                                       NET DELAY             8.300        11.035  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391        12.426  59      
game_en                                                   NET DELAY        4.150        16.576  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  153     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  153     
clk                                                       NET DELAY             8.300        11.035  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : {col_ctrl/powercount_1009__i14/SP   col_ctrl/powercount_1009__i15/SP}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 74.9% (route), 25.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.541 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                11.035
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               11.035

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay               11.035
+ Data Path Delay                        5.541
-------------------------------------   ------
End-of-path arrival time( ns )          16.576

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  153     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  153     
clk                                                       NET DELAY             8.300        11.035  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391        12.426  59      
game_en                                                   NET DELAY        4.150        16.576  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  153     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  153     
clk                                                       NET DELAY             8.300        11.035  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : col_ctrl/x_ball_i0_i0/SP
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 74.9% (route), 25.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.541 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                11.035
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               11.035

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay               11.035
+ Data Path Delay                        5.541
-------------------------------------   ------
End-of-path arrival time( ns )          16.576

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  153     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  153     
clk                                                       NET DELAY             8.300        11.035  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391        12.426  59      
game_en                                                   NET DELAY        4.150        16.576  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  153     
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  153     
clk                                                       NET DELAY             8.300        11.035  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

