# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../pop_ro_puf.srcs/sources_1/imports/source/RO_bank.vhd" \
"../../../../pop_ro_puf.srcs/sources_1/imports/source/RO_core.vhd" \
"../../../../pop_ro_puf.srcs/sources_1/imports/source/puf.vhd" \
"../../../../pop_ro_puf.srcs/sources_1/imports/source/shift_register.vhd" \
"../../../../pop_ro_puf.srcs/sources_1/imports/source/top_DB.vhd" \
"../../../../pop_ro_puf.srcs/sim_1/new/sim_puf.vhd" \

# Do not sort compile order
nosort
