#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Feb 22 08:56:23 2021
# Process ID: 20784
# Current directory: C:/Projects/kyber-fpga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19852 C:\Projects\kyber-fpga\kyber-fpga.xpr
# Log file: C:/Projects/kyber-fpga/vivado.log
# Journal file: C:/Projects/kyber-fpga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Projects/kyber-fpga/kyber-fpga.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Projects/ip_repo/barret_reduce_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Projects/ip_repo/signal_multiplexer_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/barrett_reduce_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/polyvec_reduce_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/barret_reduce_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/dual_bram_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/poly_tomont_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/triple_signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/double_signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/bram_port_selector_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/bram_mm_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/fqmul_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/splitter_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/montgomery_reduction_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/timer2_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 772.762 ; gain = 90.777
update_compile_order -fileset sources_1
open_bd_design {C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:user:timer2:1.0 - timer2_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding component instance block -- xilinx.com:user:bram_port_selector:1.0 - bram_port_selector_0
Adding component instance block -- xilinx.com:user:bram_port_selector:1.0 - bram_port_selector_1
Adding component instance block -- xilinx.com:user:double_signal_multiplexer:1.0 - double_signal_multip_0
Adding component instance block -- xilinx.com:user:double_signal_multiplexer:1.0 - double_signal_multip_1
Adding component instance block -- xilinx.com:user:double_signal_multiplexer:1.0 - double_signal_multip_2
Adding component instance block -- xilinx.com:user:double_signal_multiplexer:1.0 - double_signal_multip_3
Adding component instance block -- xilinx.com:user:poly_tomont:1.0 - poly_tomont_0
Adding component instance block -- xilinx.com:user:dual_bram:1.0 - dual_bram_0
Adding component instance block -- xilinx.com:user:fqmul:1.0 - fqmul_0
Adding component instance block -- xilinx.com:user:fqmul:1.0 - fqmul_1
Adding component instance block -- xilinx.com:user:bram_port_selector:1.0 - bram_port_selector_2
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_3
Adding component instance block -- xilinx.com:user:polyvec_reduce:1.0 - polyvec_reduce_0
Adding component instance block -- xilinx.com:user:fqmul:1.0 - fqmul_2
Adding component instance block -- xilinx.com:user:fqmul:1.0 - fqmul_3
Adding component instance block -- xilinx.com:user:fqmul:1.0 - fqmul_4
Adding component instance block -- xilinx.com:user:fqmul:1.0 - fqmul_5
Adding component instance block -- xilinx.com:user:double_signal_multiplexer:1.0 - double_signal_multip_4
Adding component instance block -- xilinx.com:user:double_signal_multiplexer:1.0 - double_signal_multip_5
Adding component instance block -- xilinx.com:user:double_signal_multiplexer:1.0 - double_signal_multip_6
Adding component instance block -- xilinx.com:user:double_signal_multiplexer:1.0 - double_signal_multip_7
Adding component instance block -- xilinx.com:user:montgomery_reduction:1.0 - montgomery_reduction_0
Adding component instance block -- xilinx.com:user:montgomery_reduction:1.0 - montgomery_reduction_2
Adding component instance block -- xilinx.com:user:montgomery_reduction:1.0 - montgomery_reduction_3
Adding component instance block -- xilinx.com:user:montgomery_reduction:1.0 - montgomery_reduction_4
Adding component instance block -- xilinx.com:user:montgomery_reduction:1.0 - montgomery_reduction_5
Adding component instance block -- xilinx.com:user:montgomery_reduction:1.0 - montgomery_reduction_1
Adding component instance block -- xilinx.com:user:bram_port_selector:1.0 - bram_port_selector_3
Adding component instance block -- xilinx.com:user:barrett_reduce:1.0 - barrett_reduce_0
Adding component instance block -- xilinx.com:user:barrett_reduce:1.0 - barrett_reduce_1
Adding component instance block -- xilinx.com:user:polyvec_basemul_acc_montgomery:1.0 - polyvec_basemul_acc_0
Successfully read diagram <kyberBD> from BD file <C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 933.582 ; gain = 81.703
ipx::edit_ip_in_project -upgrade true -name poly_tomont_v1_0_project -directory C:/Projects/kyber-fpga/kyber-fpga.tmp/poly_tomont_v1_0_project c:/Projects/ip_repo/poly_tomont_1.0/component.xml
ERROR: [Project 1-161] Failed to remove the directory 'c:/projects/kyber-fpga/kyber-fpga.tmp/poly_tomont_v1_0_project/poly_tomont_v1_0_project.sim'. The directory might be in use by some other process.
ERROR: [Ipptcl 7-562] Cannot create project 'poly_tomont_v1_0_project'.
ERROR: [Common 17-39] 'ipx::edit_ip_in_project' failed due to earlier errors.
ipx::edit_ip_in_project -upgrade true -name poly_tomont_v1_0_project -directory C:/Projects/kyber-fpga/kyber-fpga.tmp/poly_tomont_v1_0_project c:/Projects/ip_repo/poly_tomont_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 956.754 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/barrett_reduce_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/polyvec_reduce_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/barret_reduce_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/dual_bram_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/poly_tomont_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/triple_signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/double_signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/bram_port_selector_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/bram_mm_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/fqmul_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/splitter_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/montgomery_reduction_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/timer2_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 959.863 ; gain = 3.109
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Projects/ip_repo/poly_tomont_1.0/src {C:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0/src/double_signal_multiplexer_v1_0.vhd C:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0/src/montgomery_reduction_v1_0.vhd}
ERROR: [Vivado 12-3630] The destination file 'c:/Projects/ip_repo/poly_tomont_1.0/src/double_signal_multiplexer_v1_0.vhd' already exists, please use -force if you want to overwrite!
add_files -force -norecurse -copy_to c:/Projects/ip_repo/poly_tomont_1.0/src {C:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0/src/double_signal_multiplexer_v1_0.vhd C:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0/src/montgomery_reduction_v1_0.vhd}
WARNING: [Vivado 12-3631] The destination file or directory 'c:/Projects/ip_repo/poly_tomont_1.0/src/double_signal_multiplexer_v1_0.vhd' already exists, -force is used to overwrite it
WARNING: [Vivado 12-3631] The destination file or directory 'c:/Projects/ip_repo/poly_tomont_1.0/src/montgomery_reduction_v1_0.vhd' already exists, -force is used to overwrite it
c:/Projects/ip_repo/poly_tomont_1.0/src/double_signal_multiplexer_v1_0.vhd c:/Projects/ip_repo/poly_tomont_1.0/src/montgomery_reduction_v1_0.vhd
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/kyber-fpga/kyber-fpga.tmp/poly_tomont_v1_0_project/poly_tomont_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/kyber-fpga/kyber-fpga.tmp/poly_tomont_v1_0_project/poly_tomont_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/poly_tomont_1.0/src/double_signal_multiplexer_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'double_signal_multiplexer_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/poly_tomont_1.0/src/montgomery_reduction_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'montgomery_reduction_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/poly_tomont_1.0/hdl/poly_tomont_v1_0.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'poly_tomont_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/poly_tomont_1.0/hdl/testbench.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/kyber-fpga/kyber-fpga.tmp/poly_tomont_v1_0_project/poly_tomont_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 78ff183269b140b985f5aee69f5c84e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78ff183269b140b985f5aee69f5c84e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture arch_imp of entity xil_defaultlib.double_signal_multiplexer_v1_0 [double_signal_multiplexer_v1_0_d...]
Compiling architecture arch_imp of entity xil_defaultlib.montgomery_reduction_v1_0 [montgomery_reduction_v1_0_defaul...]
Compiling architecture arch_imp of entity work.poly_tomont_v1_0 [\poly_tomont_v1_0(addr_width=10)...]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source c:/projects/kyber-fpga/kyber-fpga.tmp/poly_tomont_v1_0_project/poly_tomont_v1_0_project.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/projects/kyber-fpga/kyber-fpga.tmp/poly_tomont_v1_0_project/poly_tomont_v1_0_project.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Feb 22 09:05:08 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 22 09:05:08 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1004.004 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/projects/kyber-fpga/kyber-fpga.tmp/poly_tomont_v1_0_project/poly_tomont_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {c:/Projects/kyber-fpga/testbench_behav_poly_tomont.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config c:/Projects/kyber-fpga/testbench_behav_poly_tomont.wcfg
WARNING: Simulation object /testbench/mont_inst0/data_in_integer was not found in the design.
WARNING: Simulation object /testbench/mont_inst0/data_in_split_integer was not found in the design.
WARNING: Simulation object /testbench/mont_inst1/data_in_integer was not found in the design.
WARNING: Simulation object /testbench/mont_inst1/data_in_split_integer was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1116.582 ; gain = 112.578
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1116.582 ; gain = 112.578
run 30 us
save_wave_config {c:/Projects/kyber-fpga/testbench_behav_poly_tomont.wcfg}
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1255.215 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/kyber-fpga/kyber-fpga.tmp/poly_tomont_v1_0_project/poly_tomont_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/kyber-fpga/kyber-fpga.tmp/poly_tomont_v1_0_project/poly_tomont_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/poly_tomont_1.0/hdl/testbench.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/kyber-fpga/kyber-fpga.tmp/poly_tomont_v1_0_project/poly_tomont_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/kyber-fpga/kyber-fpga.tmp/poly_tomont_v1_0_project/poly_tomont_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 78ff183269b140b985f5aee69f5c84e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78ff183269b140b985f5aee69f5c84e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture arch_imp of entity xil_defaultlib.double_signal_multiplexer_v1_0 [double_signal_multiplexer_v1_0_d...]
Compiling architecture arch_imp of entity xil_defaultlib.montgomery_reduction_v1_0 [montgomery_reduction_v1_0_defaul...]
Compiling architecture arch_imp of entity work.poly_tomont_v1_0 [\poly_tomont_v1_0(addr_width=10)...]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1255.215 ; gain = 0.000
run 30 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/kyber-fpga/kyber-fpga.tmp/poly_tomont_v1_0_project/poly_tomont_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/kyber-fpga/kyber-fpga.tmp/poly_tomont_v1_0_project/poly_tomont_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/poly_tomont_1.0/hdl/testbench.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/kyber-fpga/kyber-fpga.tmp/poly_tomont_v1_0_project/poly_tomont_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/kyber-fpga/kyber-fpga.tmp/poly_tomont_v1_0_project/poly_tomont_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 78ff183269b140b985f5aee69f5c84e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78ff183269b140b985f5aee69f5c84e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture arch_imp of entity xil_defaultlib.double_signal_multiplexer_v1_0 [double_signal_multiplexer_v1_0_d...]
Compiling architecture arch_imp of entity xil_defaultlib.montgomery_reduction_v1_0 [montgomery_reduction_v1_0_defaul...]
Compiling architecture arch_imp of entity work.poly_tomont_v1_0 [\poly_tomont_v1_0(addr_width=10)...]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1255.215 ; gain = 0.000
run 30 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/kyber-fpga/kyber-fpga.tmp/poly_tomont_v1_0_project/poly_tomont_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/kyber-fpga/kyber-fpga.tmp/poly_tomont_v1_0_project/poly_tomont_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/poly_tomont_1.0/hdl/poly_tomont_v1_0.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'poly_tomont_v1_0'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/kyber-fpga/kyber-fpga.tmp/poly_tomont_v1_0_project/poly_tomont_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 78ff183269b140b985f5aee69f5c84e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78ff183269b140b985f5aee69f5c84e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture arch_imp of entity xil_defaultlib.double_signal_multiplexer_v1_0 [double_signal_multiplexer_v1_0_d...]
Compiling architecture arch_imp of entity xil_defaultlib.montgomery_reduction_v1_0 [montgomery_reduction_v1_0_defaul...]
Compiling architecture arch_imp of entity work.poly_tomont_v1_0 [\poly_tomont_v1_0(addr_width=10)...]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/projects/kyber-fpga/kyber-fpga.tmp/poly_tomont_v1_0_project/poly_tomont_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {c:/Projects/kyber-fpga/testbench_behav_poly_tomont.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config c:/Projects/kyber-fpga/testbench_behav_poly_tomont.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1255.215 ; gain = 0.000
run 30 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/kyber-fpga/kyber-fpga.tmp/poly_tomont_v1_0_project/poly_tomont_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/kyber-fpga/kyber-fpga.tmp/poly_tomont_v1_0_project/poly_tomont_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/poly_tomont_1.0/hdl/poly_tomont_v1_0.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'poly_tomont_v1_0'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/kyber-fpga/kyber-fpga.tmp/poly_tomont_v1_0_project/poly_tomont_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 78ff183269b140b985f5aee69f5c84e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78ff183269b140b985f5aee69f5c84e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture arch_imp of entity xil_defaultlib.double_signal_multiplexer_v1_0 [double_signal_multiplexer_v1_0_d...]
Compiling architecture arch_imp of entity xil_defaultlib.montgomery_reduction_v1_0 [montgomery_reduction_v1_0_defaul...]
Compiling architecture arch_imp of entity work.poly_tomont_v1_0 [\poly_tomont_v1_0(addr_width=10)...]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/projects/kyber-fpga/kyber-fpga.tmp/poly_tomont_v1_0_project/poly_tomont_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {c:/Projects/kyber-fpga/testbench_behav_poly_tomont.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config c:/Projects/kyber-fpga/testbench_behav_poly_tomont.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1255.215 ; gain = 0.000
run 30 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/projects/kyber-fpga/kyber-fpga.tmp/poly_tomont_v1_0_project/poly_tomont_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/projects/kyber-fpga/kyber-fpga.tmp/poly_tomont_v1_0_project/poly_tomont_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/poly_tomont_1.0/hdl/poly_tomont_v1_0.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'poly_tomont_v1_0'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/projects/kyber-fpga/kyber-fpga.tmp/poly_tomont_v1_0_project/poly_tomont_v1_0_project.sim/sim_1/behav/xsim'
"xelab -wto 78ff183269b140b985f5aee69f5c84e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 78ff183269b140b985f5aee69f5c84e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot testbench_behav work.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture arch_imp of entity xil_defaultlib.double_signal_multiplexer_v1_0 [double_signal_multiplexer_v1_0_d...]
Compiling architecture arch_imp of entity xil_defaultlib.montgomery_reduction_v1_0 [montgomery_reduction_v1_0_defaul...]
Compiling architecture arch_imp of entity work.poly_tomont_v1_0 [\poly_tomont_v1_0(addr_width=10)...]
Compiling architecture behavioral of entity work.testbench
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/projects/kyber-fpga/kyber-fpga.tmp/poly_tomont_v1_0_project/poly_tomont_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {c:/Projects/kyber-fpga/testbench_behav_poly_tomont.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config c:/Projects/kyber-fpga/testbench_behav_poly_tomont.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1255.215 ; gain = 0.000
run 30 us
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Projects/ip_repo/poly_tomont_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Projects/ip_repo/poly_tomont_1.0/src/double_signal_multiplexer_v1_0.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Projects/ip_repo/poly_tomont_1.0/src/montgomery_reduction_v1_0.vhd'.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Projects/ip_repo/poly_tomont_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Projects/ip_repo/poly_tomont_1.0/src/double_signal_multiplexer_v1_0.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Projects/ip_repo/poly_tomont_1.0/src/montgomery_reduction_v1_0.vhd'.
set_property core_revision 10 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
ERROR: [Project 1-161] Failed to remove the directory 'c:/projects/kyber-fpga/kyber-fpga.tmp/poly_tomont_v1_0_project/poly_tomont_v1_0_project.sim'. The directory might be in use by some other process.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/barrett_reduce_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/polyvec_reduce_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/barret_reduce_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/dual_bram_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/poly_tomont_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/triple_signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/double_signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/bram_port_selector_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/bram_mm_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/fqmul_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/splitter_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/montgomery_reduction_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/timer2_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:poly_tomont:1.0 [get_ips  kyberBD_poly_tomont_0_0] -log ip_upgrade.log
Upgrading 'C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd'
INFO: [IP_Flow 19-3422] Upgraded kyberBD_poly_tomont_0_0 (poly_tomont_v1.0 1.0) from revision 9 to revision 10
Wrote  : <C:\Projects\kyber-fpga\kyber-fpga.srcs\sources_1\bd\kyberBD\kyberBD.bd> 
Wrote  : <C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ui/bd_6ac062a3.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Projects/kyber-fpga/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips kyberBD_poly_tomont_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/bram_port_selector_0/slave3_en
/bram_port_selector_0/slave3_we
/bram_port_selector_0/slave3_addr
/bram_port_selector_0/slave4_en
/bram_port_selector_0/slave4_we
/bram_port_selector_0/slave4_addr
/bram_port_selector_1/slave1_en
/bram_port_selector_1/slave1_we
/bram_port_selector_1/slave1_addr
/bram_port_selector_1/slave2_en
/bram_port_selector_1/slave2_we
/bram_port_selector_1/slave2_addr
/bram_port_selector_1/slave3_en
/bram_port_selector_1/slave3_we
/bram_port_selector_1/slave3_addr
/bram_port_selector_1/slave4_en
/bram_port_selector_1/slave4_we
/bram_port_selector_1/slave4_addr
/bram_port_selector_2/slave3_en
/bram_port_selector_2/slave3_we
/bram_port_selector_2/slave3_addr
/bram_port_selector_2/slave4_en
/bram_port_selector_2/slave4_we
/bram_port_selector_2/slave4_addr
/double_signal_multip_4/data_in_1
/double_signal_multip_4/enable_in_1
/double_signal_multip_5/data_in_1
/double_signal_multip_5/enable_in_1
/double_signal_multip_6/data_in_1
/double_signal_multip_6/enable_in_1
/double_signal_multip_7/data_in_1
/double_signal_multip_7/enable_in_1
/bram_port_selector_3/slave1_en
/bram_port_selector_3/slave1_we
/bram_port_selector_3/slave1_addr
/bram_port_selector_3/slave2_en
/bram_port_selector_3/slave2_we
/bram_port_selector_3/slave2_addr
/bram_port_selector_3/slave3_en
/bram_port_selector_3/slave3_we
/bram_port_selector_3/slave3_addr
/bram_port_selector_3/slave4_en
/bram_port_selector_3/slave4_we
/bram_port_selector_3/slave4_addr

Wrote  : <C:\Projects\kyber-fpga\kyber-fpga.srcs\sources_1\bd\kyberBD\kyberBD.bd> 
VHDL Output written to : C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd
VHDL Output written to : C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/sim/kyberBD.vhd
VHDL Output written to : C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/hdl/kyberBD_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block timer2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_port_selector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block double_signal_multip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block poly_tomont_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block double_signal_multip_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_port_selector_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dual_bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block polyvec_reduce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block barrett_reduce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block barrett_reduce_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block double_signal_multip_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block double_signal_multip_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_port_selector_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block polyvec_basemul_acc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fqmul_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block double_signal_multip_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block double_signal_multip_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block double_signal_multip_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block double_signal_multip_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block montgomery_reduction_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_port_selector_3 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_auto_pc_0/kyberBD_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/hw_handoff/kyberBD.hwh
Generated Block Design Tcl file C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/hw_handoff/kyberBD_bd.tcl
Generated Hardware Definition File C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1386.090 ; gain = 130.875
export_ip_user_files -of_objects [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -directory C:/Projects/kyber-fpga/kyber-fpga.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/kyber-fpga/kyber-fpga.ip_user_files -ipstatic_source_dir C:/Projects/kyber-fpga/kyber-fpga.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/modelsim} {questa=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/questa} {riviera=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/riviera} {activehdl=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Projects/kyber-fpga/kyber-fpga.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 20
[Mon Feb 22 09:18:15 2021] Launched synth_1...
Run output will be captured here: C:/Projects/kyber-fpga/kyber-fpga.runs/synth_1/runme.log
[Mon Feb 22 09:18:15 2021] Launched impl_1...
Run output will be captured here: C:/Projects/kyber-fpga/kyber-fpga.runs/impl_1/runme.log
file copy -force C:/Projects/kyber-fpga/kyber-fpga.runs/impl_1/kyberBD_wrapper.sysdef C:/Projects/kyber-fpga/kyber-fpga.sdk/kyberBD_wrapper.hdf

launch_sdk -workspace C:/Projects/kyber-fpga/kyber-fpga.sdk -hwspec C:/Projects/kyber-fpga/kyber-fpga.sdk/kyberBD_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Projects/kyber-fpga/kyber-fpga.sdk -hwspec C:/Projects/kyber-fpga/kyber-fpga.sdk/kyberBD_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
report_ip_status -name ip_status 
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 22 09:31:35 2021...
