-- phpMyAdmin SQL Dump
-- version 4.0.10.7
-- http://www.phpmyadmin.net
--
-- Host: localhost
-- Generation Time: Aug 05, 2015 at 03:13 AM
-- Server version: 5.1.73-cll
-- PHP Version: 5.4.31

SET SQL_MODE = "NO_AUTO_VALUE_ON_ZERO";
SET time_zone = "+00:00";


/*!40101 SET @OLD_CHARACTER_SET_CLIENT=@@CHARACTER_SET_CLIENT */;
/*!40101 SET @OLD_CHARACTER_SET_RESULTS=@@CHARACTER_SET_RESULTS */;
/*!40101 SET @OLD_COLLATION_CONNECTION=@@COLLATION_CONNECTION */;
/*!40101 SET NAMES utf8 */;

--
-- Database: `nanoscom_nas`
--

-- --------------------------------------------------------

--
-- Table structure for table `tbl_academicproject`
--

CREATE TABLE IF NOT EXISTS `tbl_academicproject` (
  `idacademicproject` bigint(20) NOT NULL AUTO_INCREMENT,
  `project_title` varchar(255) NOT NULL,
  `college_name` varchar(255) NOT NULL,
  `time_duration` varchar(255) NOT NULL,
  `role` text NOT NULL,
  `team_size` varchar(5) NOT NULL,
  `project_description` text NOT NULL,
  `tools_used` text NOT NULL,
  `challenges` text NOT NULL,
  `idstudent` bigint(20) NOT NULL,
  PRIMARY KEY (`idacademicproject`)
) ENGINE=InnoDB  DEFAULT CHARSET=latin1 AUTO_INCREMENT=729 ;

--
-- Dumping data for table `tbl_academicproject`
--

INSERT INTO `tbl_academicproject` (`idacademicproject`, `project_title`, `college_name`, `time_duration`, `role`, `team_size`, `project_description`, `tools_used`, `challenges`, `idstudent`) VALUES
(1, 'Block level physical design of torpedo subsystem', 'RV-VLSI Design Centre', '4', 'Floor Planning, Power Planning, Congestion Analysis, Placement, Timing Closure', '1', '', 'IC Compiler from Synopsys (for physical implementation), Prime Time from Synopsys (for STA), Hercules from Synopsys (for DRC)', 'Placement of macros with restricted orientations and to avoid stacking of macros, have done multiple iterations to come up with an efficient floorplan. Deciding number of power straps to get IR drop (VDD+VSS) less than 5% of 1.8V', 1),
(2, 'Physical design of a block level subsystem in180nm technology', 'RV-VLSI Design Centre', '4', 'Block level physical designer to deliver a qualified GDSII for the torpedo subsystem block level net list', '4', '', 'Synopsys Primetime, Synopsys IC Compiler\r\n', 'nitial challenge was to derive the effective floor plan and power plan. Understanding of the design and data flow of the design helped to get a good start point for the floor-plan. Through the iterative process, arranging macros by considering', 2),
(3, 'Static Timing Analysis ', 'RV-VLSI Design center', '4', 'Perform synthesis and analyzing and understanding the timing reports', '1', '', 'Synopsys  DesignCompiler,  PrimeTime', '', 2),
(4, 'Block level physical design of torpedo subsystem ', 'RV-VLSI Design Centre', '4', 'Physical Design Engineer â€“Trainee', '1', '', 'ICC, Prime Time, Herculus from Synopsis, Caliber from Mentor Graphics.', 'Placement of macros with restricted orientation and to avoid stacking of macro, had to do multiple iteration to come up with an efficient Floor plan. \r\ndeciding number of power straps to get IR drop (VDD+VSS) less than 5% of 1.8v ,Completely Automated', 3),
(5, 'Static Timing Analysis for all the possible combinations using 180nm technology', 'RV-VLSI Design Centre', '4', 'Physical Design Engineer Trainee', '3', '', 'Synopsys - Prime Time', '* Analyzed timing paths for Input-Reg, Reg-Reg, Reg-Output and Input - Output. \r\n* Analyzed half clock cycle paths, multi cycle paths & false paths exceptions. \r\n* Understood Time Borrow concept with latch based timing analysis.', 3),
(6, 'Static Timing Analysis for all the possible combinations using 180nm technology', 'RV-VLSI Design Centre', '1', 'Physical Design Engineer -Trainee', '1', '', 'Synopsys - Prime Time', 'Understood setup & hold times\r\n2. Analyzed timing paths for Input-Reg, Reg-Reg, Reg-Output and Input - Output. \r\n3. Analyzed half clock cycle paths, multi cycle paths & false paths exceptions. ', 4),
(7, 'Block level physical design of torpedo subsystem', 'RV-VLSI Design Centre', '4', 'Physical Design Engineer -Trainee', '1', '', 'ICC, Prime Time from synopsys', 'Placement of macros with restricted orientation and to avoid stacking of macro, had to do multiple  iteration to come up with an efficient Floor plan. \r\nDeciding number of power straps to get IR drop (VDD+VSS) less than 5% of 1.8v.', 4),
(8, 'Scripting for report analysis', 'RV-VLSI Design Centre', '4', 'Physical Design Engineer -Trainee', '1', '', 'tclsh, unix shell, Perl', '1. Created Perl script using hash arrays to extract the violated paths from STA timing report and to group them by path groups.\r\n2. Efficiently used regular expressions. ', 4),
(9, 'Scripting', 'RV-VLSI Design Centre', '1', 'Physical Design Engineer- Trainee', '1', '', 'TCL/PERL', 'To extract violating paths, number of paths in report, Startpoint and endpoint of violating paths, Separation of those paths with max transition, max capacitance violations, etc,.', 5),
(10, 'Static Timing Analysis (STA)', 'RV-VLSI Design Centre', '1', 'Physical Design Engineer- Trainee', '1', '', 'Primetime from Synopsys.', 'Identifying/analysing various causes of violations such as Input Transition, Load Capacitance, Cell Delay, Insertion Delay. To understand impact of input delay, output delay for various paths.', 5),
(11, 'Block level physical design of torpedo subsystem ', 'RV-VLSI Design Centre', '4', 'Physical Design Engineer- Trainee ', '1', '', 'ICC, Prime Time, Herculus from Synopsys, Caliber from Mentor Graphics.', 'Placement of macros during Floorplan, deciding number of power straps to get IR drop (VDD+VSS) less than 5% of 1.8v, analyzing timing reports, identifying timing exceptions which are not constrained, fixing antenna violations, fixing DRC and LVS erro', 5),
(12, 'Static timing analysis of different unique paths.', 'RV-VLSI Design Centre', '1', 'Physical Design engineer - Trainee', '1', '', 'Synopsys Prime Time.', 'Violated paths are well observed and optimized by considering transition time, fanout, input pins, capacitance of cells and nets. Fixing timing violations, Considering on chip variation, MCMM as an operating conditions for unique paths.', 6),
(13, 'Block level physical design of torpedo subsystem', 'RV-VLSI Design Centre', '4', 'Physical Design engineer - Trainee', '1', '', 'ICC, Prime Time.', 'Placement of high count macros strategically during Floorplan, Maintaining IR drop as of required target, Fixing floating Pin and floating shape errors, Fixing global routing congestion. Analyzing of Timing reports by observing input transition', 6),
(14, 'Writing and debugging of Tcl and Perl scripts to extract reports.', 'RV-VLSI Design Centre', '1', 'Trainee', '1', '', 'Tclsh, Perl', 'Extraction of Start point, Endpoint of a timing report. Counting a number of violated paths. Extracting slack values of Timing reports. Generating constraints file.', 6),
(15, 'Analysing different Timing reports for various PVT corners.', 'RV-VLSI Design Centre', '1', 'Physical Design Engineer -Trainee', '1', '', 'Prime Time From Synopsis.', 'Understanding different timing paths to identify how setup and hold time is calculated for flip-flops and latches, Performed timing analysis with OCV, CRPR and MCMM.', 7),
(16, 'Analysing, Understanding and debugging TCL Scripts.', 'RV-VLSI Design Centre', '1', 'Physical Design Engineer -Trainee', '1', '', 'Tclsh, Linux Operating System.', '', 7),
(17, 'Analysing different Timing reports for various PVT corners.', 'RV-VLSI Design Centre', '4', 'Physical Design Engineer -Trainee', '1', '', 'ICCompiler, Prime Time.', 'Placement of macros during Floorplan, deciding number of power straps to get IR drop (VDD+VSS) less than 5% of 1.8v, Reduced congestion at placement stage, Analyzing timing reports, Fixed timing violations using Useful Skew  during CTS.', 7),
(18, 'Analyzing different Timing reports for all possible timing paths.', 'RV-VLSI Design Centre', '1', 'Physical Design Engineer Trainee', '1', '', 'Prime Time (PT Shell)', 'Understanding how setup and hold timings are being checked,  how time borrowing is done on latch based analysis, Analyzing multi cycle paths & false paths exceptions, Analyzing timing reports with Clock uncertainties.', 8),
(19, 'Analyzing, debugging and writing Scripts.', 'RV-VLSI Design Centre', '1', 'Physical Design Engineer -Trainee', '1', '', 'tclsh, Perl', 'Created perl scripts and tcl Scripts to extract the violated paths from STA timing report and to group them by path groups.', 8),
(20, 'Block Level Physical Design of Torpedo Sub System.', 'RV-VLSI Design Centre', '4', 'Physical Design Engineer -Trainee', '2', '', 'Synopsys IC compiler, Prime Time', 'Placement of Macros during Floorplan, Deciding number of power straps in order to meet total IR drop(VDD+VSS) less than 5% of 1.8, Reducing congestion at each point of flow, Fixing floating Pin and floating shape errors, analyzing timing reports, ', 8),
(21, 'Analysing different Timing reports for OCV', 'RV-VLSI Design Centre', '1', 'Analysing Timing reports', '1', '', 'PT shell', 'Understanding signal integrity and cross-talk effects, Timing analysis of latch based designs, effects of clock skew on timing', 9),
(22, 'Analysing, Writing and debugging TCL Scripts', 'RV-VLSI Design Centre', '1', 'Analysing various TCL scripts, Maintaining TCL scripts', '1', '', 'Tclsh, TCL tutor, Linux OS', 'Debugging TCL Scripts, writing TCL to design examples', 9),
(23, '180nm Physical Design Of Torpedo Block Level Subsystem', 'RV-VLSI Design Centre', '4', 'Responsible for floor planning, placement and Analyzing timing reports', '1', '', 'ICCompiler, Prime Time, Hercules from Synopsys, Calibre from Mentor Graphics.', '1.Placement of macros with congestion free Floor planning\r\n2. Deciding number of power straps to get IR drop ( VDD + VSS ) less than 5% of 1.8V\r\n3. Identifying useful skew and fixing the violations\r\n4. Analysis for DFM\r\n5. Understanding DRC Errors', 9),
(24, 'Analysing Timing reports for MCMM in STA', 'RV-VLSI Design Centre', '4', 'Understanding timing paths for various combinations', '1', '', 'PT shell from Synopsys', 'Understanding latch based timing reports, Effects of skew on timing, Understanding of AOCV, Understanding timing fix techniques', 10),
(25, 'Analysing, Understanding and debugging TCL Scripts', 'RV-VLSI Design Center', '1', 'Analysing various TCL scripts, Writing TCL to extract reports ', '1', '', 'Tclsh, TCL tutor, Linux operating system', 'Debugging TCL Scripts, writing TCL for various examples', 10),
(26, 'Block Level Physical Design Implementation Of Torpedo Subsystem', 'RV-VLSI Design Centre', '4', 'Responsible for floor planning, placement and Analyzing timing reports', '4', '', 'ICCompiler, Prime Time, Hercules from Synopsys, Calibre from Mentor Graphics. ', '1.Placement of macros with congestion free Floor planning\r\n2. Deciding number of power straps to get IR drop ( VDD + VSS ) less than 5% of 1.8V\r\n3. Identifying useful skew and fixing the violations\r\n4. Analysis for DFM\r\n5. Understanding DRC Errors', 10),
(27, 'Static Timing Analysis and Optimization Techniques', 'RV-VLSI Design Centre', '4', 'Physical Design Engineer -Trainee', '1', '', 'IC Complier, Prime Time from Synopsys', 'OCV, MCMM, setting timing constraints, timing analysis of latches, skew optimization, CRPR, SPEF, effects of clock skew, timing closure\r\n', 11),
(28, 'Scripting and Task automation', 'RV-VLSI Design Centre', '4', 'Physical Design Engineer -Trainee', '1', '', 'Perl, Tcl', '', 11),
(29, 'Physical design and Implementation of Torpedo Processor Subsystem.', 'RV-VLSI Design Centre', '4', 'Physical Design Engineer -Trainee', '1', '', 'IC Compiler, PrimeTime from Synopsys', 'Efficient placement of macros, IR drop and EM analysis, timing driven placement, fixing floating pins and floating shape errors, fixing setup and hold violations, fixing clock gating paths, congestion removal, drc and lvs clean, pre & post layout tim', 11),
(30, 'Analysis of TLR ', 'RV-VLSI', '1', 'Analysed the document to determine the supported devices and maximum number of design rules', '1', '', 'Mentor Graphics Calibre, Synopsys ICC, Linux', 'Did not pay attention to record the drawing grid which resulted in a lot of off-grid errors', 13),
(31, 'Layout design of 28nm Standard cell library', 'RV-VLSI', '3', 'Layout design of the standard cells to meet the area and other constraints', '1', '', 'Mentor Pxysis, Calibre, Linux', 'Power Ground Shorts were the toughest to fix', 13),
(32, 'ANALOG DESIGN & IMPLEMENTATION OF 16X16 SRAM BY 90nm TECHNOLOGYâ€', 'NIT CALICUT', '1 MONTH', 'TEAM LEADER (MAJOR DESIGN,LAYOUT DESIGN)', '4', 'Design and implementation of 16x16 SRAM cell array by using CADENCE tool in the analog design methodology and make sure that to increase the speed and reduce the delay parameters in 45nm technology library. ', 'CMOS Design, Layout Design, Cadence Virtuoso, ADE L, LAYOUT XL, ASSURA, Spectre', 'Operating speed of the SRAM, Volatage degradation levels of logic 0, logic 1. \r\nRead and write stabilities, Layout design', 14),
(33, 'IMPLEMENTATION OF SERIAL PHERIPERAL INTERFACE PROTOCOL', 'NIT CALICUT', '3 weeks', 'Programmer', '2', '', 'Verilog HDL, Model sim', 'Data transmission from master to slave.\r\nConfiguration of master and slave mode.\r\nFreqency divider circuits design.', 14),
(34, 'PHYSICAL DESIGN OF 256-BIT COUNTER', 'NIT CALICUT', '1 week', 'TEAM LEADER ', '1', '', '	\r\nEnvironment:	Cadence Rc tool, Encounter, Planning, Placing, Routing concepts\r\n', 'PLACEMENT, ROUTING, FLOOR PLANNING', 14),
(35, 'â€œRTL VERIFICATION OF FIFO AND 1024X8 RAMâ€', 'NIT CALICUT', '1 week', 'LEADER', '1', '', 'VERILOG HDL, MODEL SIM 10.4', 'ASSERTIONS,\r\nFUNCTIONS AND TASK BASED VERIFICATION', 14),
(36, 'â€œTOKEN NUMBER DISPLAY WITH VOICEâ€', 'NIT CALICUT', '1 week', 'Programmer', '4', '', 'Embedded C, Keil Âµvision, APR9600 Voice IC, 8051 ÂµC', 'VOICE IC INTERFACING', 14),
(37, 'â€œ16-bit RISC using MIPS (Microprocessor Without Interlocking Pipelining Stage )â€', 'National Institute of Electronics and Information Technology, Calicut.', '1 month', 'As a team leader, i was a programmer and i did the coding part and backend part ,i and my projrct partner did together in cadence tool.', '2', '', 'Verilog HDL, Model sim 10.1,Xilinx ISE, Cadence(encounter).', 'As we designed the architecture and did coding but the most challenging part was to realize a pipelining stage and the backend part of the architecture where we were getting DRC errors.But with lots of hard work we completed our project.', 16),
(38, 'â€œRTL VERIFICATION OF FIFO AND 1024X8 RAMâ€', 'National Institute of Electronics and Information Technology, Calicut.', '2 weeks', 'As a programmer and i have wriiten all the testbenches for the verification of FIFO.', '1', '', 'Verilog HDL, Model Sim 10.1(Mentor Graphics).', 'The challenge what i faced is to check the each and every corner cases of FIFO.', 16),
(39, 'Design 180nm 2x2 Sram ', 'National Institute of Electronics and Information Technology', '1 month', 'Designing the components from gate level using Cadence virtuoso', '3', '', 'Cadence Virtuoso', 'Felt difficult while at the initial stage of the project to understood the Linux commands.\r\nUnexpected error showing while doing the LVS check.', 17),
(40, 'Overview of Physical Design Process', 'RV VLSI DESIGN CENTER ', '1 month', 'Information collected in this project used to establish Physical design flow for torpedo subsystem.', '1', 'Review of various process documents- Data Flow Diagram, Technology file, liberty file, DRC and LVS rule files, Antenna Rule file and Spice model.', 'IC Compiler, PrimeTime', 'Design Constraints are listed in more than one file, related to multiple parameters as metal layer, max transition/ load and driving cell.', 25),
(41, 'PERL/TCL Scriptings', 'RV VLSI DESIGN CENTER ', '1', 'Perl and TCL Scripts ', '1', 'Written TCL scripts on extracting the data from timing reports like std cell utilization, WNS, TNS, arrival time, required time and useful skew and to automate the physical design flow.', 'IC COMPILER', 'Challenges while using regular expressions commands.Extraction of timing information without using timing report. \r\nIdentifying the violated paths and extracting startpoint, endpoint, pathgroup of the violating paths.', 25),
(42, 'traffic light control by digital ckt,project on railway signaling', 'pine training academy', '6 month', 'verilog programing,design simulation with searching error', '4', '', 'xillinx,protious', 'railway signaling work in fog to used transmision medium,traffic control by one counter', 24),
(43, 'Router 1x3 â€“ RTL design and Verification', 'MAVEN SILOCON', '45 DAYS', 'design the router 1x3 rtl and test with different test cases', '2', '', 'Modelsim, Questa -- Verification Platform and ISE', 'design the router 1x3 rtl and test with different test cases', 32),
(44, 'Block level physical design of torpedo subsystem ', 'RV-VLSI DESIGN CENTRE', '4', 'Design planning, placemet, CTS, Routing, DFM, Physical Verification,  Timing closure', '1', 'Torpedo sub block includes 32 macros, 43275 standard cells ,it has total of 5 clocks (3 propagated and 2 generated), 6 metal layers are used, Fab: jazz semiconductor, 180 nm technology node is used. ', 'ICC, Prime Time, Hercules from Synopsis, Calibre from Mentor Graphics', 'Placement of macros during Floor plan, deciding number of power straps to get IR drop (VDD+VSS) less than 5% of 1.8 performing EM analysis, Timing driven placement , DFM Analysis , fixing Antenna Violations, Also analysing and writing TCL scripts.', 34),
(45, 'Synthesis and performing Static Timing Analysis ', 'RV-VLSI DESIGN CENTRE', '1', 'Configuring the STA environment, Timing verification', '1', 'Synthesis of many designs and performing STA and analyzing timing reports for all kinds of timing paths. Writing SDCâ€™s to create/generate clocks, to declare false paths, multi cycle paths, constraining various timing paths.', 'Design Compiler and Prime Time from Synopsis.', 'Fixing of Setup and Hold violations .Determination of false paths in the design, understanding of delays caused by various cells and nets, considering OCV and removal of common path reconvergence pessimism.', 34),
(46, 'DESIGN AND IMPLIMENTATION OF MICROSIGNAL PROCESSORS', 'NATIONAL INSTITUTE OF ELECTRONICS AND INFORMATION TECHNOLOGY', '5 WEEKS', 'ASIC IMPLIMENTAION OF MICROSIGNAL PROCESSOR', '4', '', 'CADENCE ENCOUNTER,CDENCE RC', 'CORE DIMENSIONS/ CORE AREA / CORE UTILIZATION, DRC AND GEOMETRIC VIOLATIONS ', 18),
(47, 'Elevator Controller', 'Centre for Development of Advanced Computing', '1 ', 'Verilog Coding, Verification', '4', '', ' ModelSim SE 10.1c using VerilogHDL', 'None', 48),
(48, 'Physical Design of TORPEDO Subsystem - From Gate Level Netlist to GDSII', 'RV-VLSI DESIGN CENTER', '4', 'Performed Timing analysis, IR drop analysis and various methods to meet specifications with timing closure,during Physical Design of torpedo subsystem', '1', 'To Implement a block using APR flow and achieve timing closure after STA. Block consists of 32 macros and 43000 leaf cells and 5 clocks.Tech-180nm,Clock frequency-400MHz,Area Budget-5.9sq.mm,Target IR Drop-5%', 'IC COMPILER, SYNOPSYS PRIMETIME', 'Obtaining the optimal floorplan for the design having high macro count with stringent area budget, with IR drop & Congestion within limits,Power-planning with complete pre-route of standard cells,Analyzing timing reports', 31),
(49, '"Leaf Cell Design Of Memory Compiler Using 28nm Technology Node"', 'RV-VLSI DESIGN CENTER', '3', 'Designing Layout for different blocks used in Memory Cell, DRC & LVS Verification, Interconnecting all the blocks used in Memory Cell', '1', 'The project consists of designing different blocks used in constructing memory cell: 1)Sense Amplifier 2)Precharge block 3)Controller 4)Pre-decoder 5)Final decoder 6)Input and output driver', 'ICstudio from Mentor Graphics- 1)Pyxis (Schematic and Layout editor) 2)Calibre (DRC, LVS, PEX check)', '1)Making complete layout within the given PR-Boundary 2)Placing all contacts and polyâ€™s on grid following all DRC rules 3)Proper routing keeping word lines (WL) in horizontal and bit lines (BL) at vertical directions 4)Using dedicated metals at pa', 60),
(50, '"Standard Cell Library Design Using 28nm Technology Node"', 'RV-VLSI Design Center ', '1/2', 'Design Schematic of Standard Cell, Design Layout of Standard Cell, DRC & LVS Verification', '1', 'Design Schematic and Layout of Standard Cells like: 1) INVX12) INVX23) AND2X14) NAND2X15) NAND2X26) NAND2X37) NOR3X18) NOR3X29) NOR3X410) OR3X111) OR3X212) OR3X4', 'ICstudio from Mentor Graphics-1)	Pyxis (Schematic and Layout editor)2)	Calibre (DRC, LVS, PEX check)', '1) Making the layout within the PR-Boundary. 2) Placing of polyâ€™s and contacts on grid.3) Reducing the parasitics.4) To make optimized layout with proper routing.', 60),
(51, '"Standard Cell Library Design Using 90nm Technology Node"', 'RV-VLSI Design Center', '1/2', 'Design Schematic of Standard Cells, Design Layout of Standard Cells, DRC & LVS Verification', '1', 'Design Schematic and Layout for Standard cells library:1) Combinational : Half Adder: HADDX2 , Mux:MUX21X2, AOI : AOI221X2(Schematic entry, layout, DRC, LVS check) 2) Sequential : DFFX1, DFFX2 (Schematic entry, layout, DRC, LVS check)', 'ICstudio from Mentor Graphics-1)	Pyxis (Schematic and Layout editor).2)	Calibre (DRC, LVS, PEX check).', '1) Completing the layout within the PR-Boundary maintaining all DRC rules. 2) Placing metal pins on grid maintaining proper distance among them.3) Reducing the parasitics by avoiding poly routing.4) Identifying the missing ports and missing instan', 60),
(52, '"DRC and LVS Test Cases and Design of Analog Layout Using 180nm Technology Node" ', 'RV-VLSI Design Center', '1/2', 'DRC & LVS Verification for given test cases, Floor planning & Layout Design of Analog Layout ', '1', 'Floor planning and layout design of 2stage operational amplifierusing 180nm technology using device matching techniques, Worked on 180nm DRC and LVS test cases, From a given layout, finding out the DRC and LVS errors and rectifying them.', 'ICstudio from Mentor Graphics-1)	Pyxis (Schematic and Layout editor)2)	Calibre (DRC, LVS, PEX check)', '1) Making an optimized floor plan. 2) Transistors matching with the help of common centroid and inter-digitized technique.3) Making effective use of dummy transistors.4) Recognizing the sensitive transisitors and protecting them.', 60),
(53, 'High-tech Robot for pick and place,live video surveillance along with bomb disposal.', 'RV-VLSI DESIGN CENTER', '1', 'Project  programmer', '1', '', 'keil and flash magic', '', 62),
(54, 'Object Detection And Tracking', 'AvioHelitronics Infosystem Pvt. Ltd', '3 months', 'Image Acquisition,Binary Image laveling', '3', '', 'Quartus II,Modelsim,MATLAB', 'Memory utilisation', 66),
(55, 'Physical Design Flow for Torpedo block', 'RV-VLSI design center', '6', 'Creating Floorplan within available core area,Placement of macros and Placement of standard cells to meet the Area,Power and Timing constraints.', '1', 'Torpedo block is a project which contains 32 macros,standard cells with supply voltage of 1.8v working at frequency 400MHZ. It used a total 5 clocks .Number of metal layers 6 and 180 nanometer technology is used.', 'ICC, Prime Time for synopsys and Caliber from Mentor Graphics.', 'Getting IR Drop under control during power, Analyzing Timing violations for timing path with OCV, CRPR and Signal integrity.', 41),
(56, '180nm Physical Design Of Torpedo Block Level  Subsystem', 'RV-VLSI Design Center', '4.5', 'Placement, Static Time Analysis, Clock Tree Synthesis, Routing, DRC and LVS', '1', 'Torpedo sub-block includes 32 macros, 43243 standard cells with supply voltage of 1.8V, working at an operating frequency of 400MHz, it has total of 5 clocks 3 propagated and 2 generated, Design uses 5 metal layers.\r\nFab: Jazz Semiconductor', 'ICCompiler, PrimeTime, Hercules from Synopsys and Calibre from Mentor Graphics', 'Placement of Macros with congestion free Floor Planning. Deciding number of power straps to get IR drop (VDD+VSS) less than 5% of 1.8V. Identifying useful skew and fixing the violations', 69),
(57, 'TORPEDO SUB SYSYTEM(180 nm)', 'RV VLSI DESIGN CENTER', '4.5(on going)', 'Worked on floor plan ,power plan,placement,CTS,Routing,DFM and analyzing timing reports', '1', 'A block level design,where an attempt to capture most of the VLSI industry requirements in this project,includes 32 macros, 43275 standard cells, supply voltage of 1.8V and  5% Power Budget .operating frequency of 400 MHz, Total 5 clocks,DFT included', 'IC Compiler for  Automatic place and Route,PrimeTime for STA,Calibre and Hercules for DRC,LVS', '1.Fixing standard cell power routes under power straps.\r\n2.Deciding the power plan\r\n3.Getting timing under control after each step\r\n4.Fixing hold violations after cts. \r\n5.Placement of macros for congetion free design.', 70),
(58, 'Review of Foundry document', 'RV -VLSI DESIGN CENTRE', '2 days', 'Understanding of  design rules given by the foundry', '1', 'This documents contains Description of the process as well as description of the layers used and the Terminology rules', '', '', 37),
(59, 'Gate Level Netlist to GDSII of torpedo block', 'RV VLSI DESIGN CENTER ', '5', 'Congestion free floorplan, STA at different P&R stages, floating pins and floating shapes free placement, timing closed and DRC & LVS clean design.', '2', 'Physical Design and Implementation of the block level design consist of 32 Macros and 43k standard cells and operate on 400MHz incorporated with 5 clocks , with a supply voltage of 1.8V with 5% max IR drop and power budget of 300mW and implemented with 6 layers of metals.', 'IC Compiler, primeTime,  calibre from mentor graphics ', 'Freezing the number of P/G straps and width to get IR drop less than 5% of 1.8 v. Fixing floating pins and shape error antenna violation and timing issues like identifying multi cycle path, false path, skew, slew, latency and handled DRC/ LVS errors.', 25),
(60, '180 nm Physical Design of Torpedo Block Level Sub System', 'RV-VLSI Design Center', '4', 'Responsible for Floorplan, Placement, CTS,Routing and Analysis Timing Reports', '1', '', 'IC Compiler ,Prime Time, Hercules from Synopsys and Calibre from Mentor Graphics.', 'Power Planning to get IR Drop(VDD + VSS) of 5% of 1.8 V\r\nMacro Placement with Congestion free Floorplan\r\nHandling Multiple Clocks in CTS\r\nIdentification of Useful Skew and fixing violations.', 0),
(61, 'Netlist to GDS II of Torpedo Sub-system', 'RV-VLSI Design Center', '4.5', 'Responsible for Floor Plan, Power Plan, Placement, CTS, Routing, DFM, DRC/LVS and Timing Analysis.', '1', 'Block level Physical Design of Torpedo consisting a Macro Count of 32 and a Standard Cell Count of 43k with a Supply Voltage of 1.8V, operating on a Clock Frequency of 400 MHz incorporated with  5 Clocks. DFT is inserted. Technology Node: 180 nm\r\n', 'IC Compiler for APR ,Prime Time for STA , Hercules and Calibre for DRC/LVS', 'Power Planning to get IR Drop (VDD + VSS) less than 5% of 1.8V.\r\nMacro Placement with Congestion free Floorplan.\r\nFixing Timing violations after each step.\r\nFixing hold violations after CTS.\r\nFixing Antenna Violation and DRC/LVS Errors.', 73),
(62, 'Project-1', 'Shastra Micro System', '2', ': Netlist to GDS II - Floor planning, Placement, Clock Tree Synthesis, Routing, Timing Closure, Static Timing Analysis, SI closure and physical verification.', '1', 'Gate count / Area	:	1296296(1.3M) / 6600998.49 um2 Macros / STD Cells	:	30 /125195 No. of Clocks 		:	7 Frequency		:	200 MHz Utilization		:	70.3 %		 Technology / Layers	:	TSMC 0.13 microns / 5 Metal Layers', 'SOC Encounter, QRC, ETS', 'Resolving the TIMING issues in all stages of design.', 74),
(63, 'Project- 2', 'Shastra Micro System', '2', ': Netlist to GDS II - Floor planning, Placement, Clock Tree Synthesis, Routing, Timing Closure, Static Timing Analysis, SI closure and physical verification.', '1', 'Gate count / Area	:	296296 / 1508801.9 um2 Macros / STD Cells	:	12 /25195 No. of Clocks 		:	17 Frequency		:	200 MHz Utilization		:	69.3 %		 Technology / Layers	:	65nm / 6 Metal Layers', 'SOC Encounter, QRC, ETS', 'Fixing floor plan to get minimum congestion.Resolving the TIMING issues in all stages of design.', 74),
(64, 'ASIC IMPLEMENTATION OF HIGH THROUGHPUT PID CONTROLLER', 'VIT UNIVERSITY', '4', 'Implemented RTL of Hand-Carlson adder and 8-level pipelined signed multiplier using Verilog HDL.', '2', 'The PID (proportional+integral+digital) controller is one the heavy system where lots of power is dissipated. In order to reduce the power consumed and enhance the speed Hand-Carlson adder and a 8-level pipelined form of multiplier have been used.', 'NCsim, RC Compiler,  Encounter SOC, Modelsim.', '', 34),
(65, 'SYNCHRONOUS FIFO: RTL Design and Verification.', 'VIT UNIVERSITY', '1', 'Design of Design Under Verification,Bus Functional Model, Monitor block, checker block. Planning the various Test Scenarios and Code Coverage', '1', ' Synchronous FIFO acts as buffer interface bridge in most of the device which are interfaced.\r\n', 'Cadence-NCsim, Cadence Code-coverage.', '', 34),
(66, 'Router1X3 design and verification', 'Maven Silicon', '1 month', 'Designed and Verified te router using verilog HDL', '1', '', 'Xilinx Isim', '', 77),
(67, 'GPIO IP CORE VERIFICATION', 'Maven Silicon', '1 month', 'Verified the gpio ip core using UVM', '1', '', 'Questa sim', '', 77),
(69, 'Design and physical verification of 9 track standard cells in 90nm CMOS technology ', 'RV - VLSI Design Centre', '2 weeks', 'Designing layouts for standard cells and physical verification of standard cells by DRC and LVS.', '1', 'Standard cell library is a collection of combinational and sequential cells which is required for any type of higher level design. Designed standard cells with height constraint of 2.88 um with different drive strengths.', 'IC station  from Mentor Graphics-\r\n1.Pyxys(schematic and layout editors)\r\n2.Calibre (DRC,LVS and PEX check)', '1. Placing the complete layout within the given PR-Boundary.\r\n2. Making the layout as small as possible by Source & Drain sharing.\r\n3. Routing with only Metal1 especially in sequential cells was quite challenging .\r\n4. Reducing parasitics. \r\n\r\n', 50),
(70, 'Layout design and physical verification of Two stage diffrential Op-Amp in 90nm CMOS technology', 'RV - VLSI Design Centre', '1 week', 'Performing  transistor level floor-planning and designing layout of Differential op-amp and solving associated DRC and LVS errors.', '1', 'An op-amp  is a DC-coupled high-gain electronic voltage amplifier with a differential input and, usually, a single-ended output. In this project we designed layout of op-amp using  device matching techniques such as common centroid,symmetry etc ', 'IC station  from Mentor Graphics-\r\n1.Pyxys(schematic and layout editors)\r\n2.Calibre (DRC,LVS and PEX check)', '1. Floor planning and dummy placement for Sensitive Transistor pair and double guarding for protection. \r\n2. Effective Floor planning with common centroid, inter-digitize, dispersion. \r\n3. Keeping width of finger transistor same for symmetry.', 50),
(71, 'Layout design and physical verification of SRAM leaf cell layout at 28nm CMOS technology.', 'RV - VLSI Design Centre', '1 month', 'Transistor level floor-planning and designing layouts of different leaf cell blocks of SRAM and solving associated DRC and LVS errors.', '1', 'SRAM is a semiconductor memory which uses bi stable latching circuitry to store each bit.The different blocks include the leaf-cells,pre-charge,sense amplifier,Din,Dout,Control block and Decoder block(Project in progress).', 'IC station  from Mentor Graphics-\r\n1.Pyxys(schematic and layout editors)\r\n2.Calibre (DRC,LVS and PEX check)', '1.Efficient routing while maintaining metal density.\r\n2.Multiple floor plan to arrive at optimized area utilization. \r\n3.Clearing  LVS errors such as stamping conflicts,opens and shorts,property errors.\r\n4.Proper pin placement to abut with other blocks.', 50),
(72, 'Physical verification of D Flip flop in 180nm CMOS technology', 'RV - VLSI Design Centre', '1 week', 'Physical verification Engineer', '1', 'To read the foundry document and clear associated DRC and LVS errors. ', 'IC station  from Mentor Graphics-\r\n1.Pyxys(schematic and layout editors)\r\n2.Calibre (DRC,LVS and PEX check)', '1.Adjusting to new technology node.\r\n2.Understanding of well sharing and device mismatch.\r\n3.Understanding of transistor folding techniques.\r\n', 50),
(73, 'Develop a System Verilog test bench to verify a RAM design from design specification.', 'RV-VLSI', '0.5', 'Verified the DUV using simulations, debugging and achieved 100% functional coverage.', '1', 'Verification plan and architecture was extracted from design specification and a test plan with constrained randomization methodology was developed.', 'Questa sim', 'Bugs were rectified using RTL simulator. Maximum functional and code coverage was achieved . Protocols were to be studied thoroughly and understood.', 75),
(74, 'Develop a System Verilog test bench to verify a UART design from design specification.', 'RV-VLSI', '0.5', 'Verified the DUV using simulations, debugging and achieved 100% functional coverage.', '1', 'Verification plan and architecture was extracted from design specification and a test plan with constrained randomization methodology was developed.', 'Questa sim', 'Bugs were rectified using RTL simulator. Maximum functional and code coverage was achieved . Data synchronization from driver to monitor. ', 75),
(75, 'Develop a UVM test bench to verify a RAM design from design specification.', 'RV-VLSI', '0.5', 'Verified the DUV using simulations, debugging and achieved maximum functional coverage.', '1', 'Verification plan and architecture was extracted from design specification and an automated testbench with constrained randomization methodology was developed using UVM.', 'Questa sim', 'Maximum functional coverage was achieved with UVM using reggression. master and slave monitor data collection and comparison was done by giving delays in the driver.', 75),
(76, 'Develop a UVM test bench to verify a UART design from design specification.', 'RV-VLSI', '0.5', 'Verified the DUV using simulations, debugging and achieved maximum functional coverage.', '1', 'Verification plan and architecture was extracted from design specification and an automated testbench with constrained randomization methodology was developed using UVM.', 'Questa sim', 'Maximum functional coverage was achieved with UVM using reggression. set and get config problem. get function was unable to get the data in the monitors.', 75),
(77, 'Design and physical verification of SRAM leafcells layout in 28 nm CMOS technology', 'RV-VLSI', '2 months', 'Generating  netlist from the schematic ,doing floor planning  and drawing layouts of all the blocks of SRAM and conducting physical verification.', '1', 'SRAM is a semiconductor memory which uses bi stable latching circuitry to store each bit. SRAM has many blocks such as decoders, mux , array,sense amplifier , precharge. All  these blocks were floor planned and drawn in 28nm CMOS technology.', 'IC studio (Schematic and Layout Designing tool) from Mentor Graphics\r\nCalibre DRC-H tool from Mentor Graphics\r\nCalibre LVS-H tool from Mentor Graphics', 'Floor planning the blocks of SRAM such as precharge , sense amp , etc..  and routing with minimum DRC of the same using limited number of metals was a challenge.clearing few LVS errors  such as stamping conflicts,opens and shorts,property errors.', 39),
(78, 'Layout design and Physical verification of Standard cells in 90nm CMOS technology  (9-Tracks)', 'RV -VLSI Design Centre', '2 weeks', 'Designing layouts for standard cells and verification of standard cells by DRC and LVS.', '1', 'Standard cell library is a collection of combinational and sequential cells which is required for any type of higher level design.', 'ICstudio (Mentor Graphics), Calibre (DRC, LVS, XRC)', '1. Placing the complete layout within the given PR-Boundary.\r\n2. Making the layout as small as possible by Source & Drain sharing.\r\n3. Routing with only Metal1 especially in sequential cells was quite challenging .\r\n4. Reducing parasitics. \r\n\r\n', 82),
(79, 'Physical verification of D flip flop in 180nm technology', 'RV -VLSI Design Centre', '1 week', 'Physical verification Engineer', '1', 'To read the foundry document and clear associated DRC/LVS errors.', 'ICstudio (Mentor Graphics), Calibre (DRC, LVS, XRC)', '1.Understanding of Netlist.\r\n2.To clear different types of DRC/LVS errors.\r\n3.Understanding of transistor folding techniques.', 82),
(80, 'Analog Op-Amp Layout(90nm)', 'RV -VLSI Design Centre', '1 week', 'Performing  transistor level floor-planning and designing layout of Differential op-amp and solving associated DRC and LVS errors.', '1', 'In this project we designed layout of op-amp using device matching techniques such as common centroid,symmetry etc.', 'ICstudio (Mentor Graphics), Calibre (nm DRC , nm LVS).', '1.Effective floor plan with matching techniques like common centroid, inter-digitization and dispersion.\r\n2.Keeping width of transistor same to maintain symmetry.\r\n', 82),
(81, 'Design and physical verification of SRAM leaf cells layout in 28nm CMOS technology', 'RV -VLSI Design Centre', '1 month', 'Transistor level floor-planning and designing layouts of different leaf cell blocks of SRAM and solving associated DRC and LVS errors.', '1', 'the layout design of different blocks of SRAM using source - Drain sharing technique . The different blocks include the leaf -cells ,precharge ,sense amplifier, Din,Dout,Control block .', 'ICstudio (Mentor Graphics), Calibre (DRC, LVS, XRC).', '1.Efficient routing while maintaining metal density.\r\n2.Multiple floor plan to arrive at optimized area utilization. \r\n3.Clearing  LVS errors such as stamping conflicts,opens and shorts,property errors.\r\n4.Proper pin placement to abut with other blocks.', 82),
(82, 'RTL verification of UART using constrained randomization methodology(UVM) for high functional coverage and code coverage.', 'RV VLSI Design Center', '0.5', 'Designing a self-checking testbench for high functional and code coverage.', '1', 'RTL design of a UART(Universal Asynchronous Serial  Receiver/Transmitter) was verified for its specification. Test sequences for all the features of the UART were verified with regression. High Functional coverage and code coverage was achieved.', 'Mentor Graphics Questasim configured with UVM(Universal Verification Methodology) library.', 'Developing UVM architecture for UART.\r\nDriving signals to the DUV(design under verification).\r\nWriting covergroups for a higher functional coverage.\r\nRunning multiple test cases and regression test without using sequence library.', 84),
(83, 'UART verification in UVM', 'RV-VLSI ', '1 month', 'worked in the design and development of the drivers , monitors ,interface and the top module. also in debugging of the test bench.', '6', 'Development of the complete error free verification test bench for UART using UVM. Perform functional verification of the UART. Obtain a good functional coverage.', 'questasim', 'Initially faced with the challenges in the transition from SV to UVM, where we used mailbox for communication and each SV file was user defined, But in UVM we used configdb and all the files are inherited from UVM library.', 88),
(84, 'Verification of RAM using System Verilog', 'RV-VLSI ', '15days', 'involved in the coding of scoreboard, environment and top modules. Also worked in debugging the TB.', '6', 'performed functional coverage of the code and regression testing of the ram working protocols', 'QuestaSim', '', 88),
(85, 'Layout design and physical verification of standard cells in 90nm CMOS technology (9 Tracks)', 'RV -VLSI Design Centre', '2 weeks', 'Performed transistor level floor planning and designing layout of standard cells and solving associated DRC and LVS errors.', '1', 'Standard cell library is a collection of combinational and sequential cells. Designing layouts for standard cells with 2.88um height with different drive strength and reducing Parasitics in 90nm technology .', 'ICStudio from Mentor Graphics: Pyxis - Schematic and Layout Editor ,Calibre - DRC and LVS Checks', '1. Placing the complete layout within the given PR-Boundary by maintaining all DRC rules. \r\n2. Making the layout as small as possible by Source & Drain sharing.\r\n 3. Routing is done with only Metal1. ', 68),
(86, 'Layout design and physical verification of SRAM leaf cell layout at 28nm CMOS technology.', 'RV -VLSI Design Center', '1 month', 'Drawing layouts for standard cells and verification of standard cells by DRC, LVS.', '1', 'The layout design of different blocks of SRAM using source- Drain sharing technique.The different blocks include the leaf-cells,pre-charge,sense amplifier,Din,Dout,Control block and Decoder block(Project in progress).', 'ICStudio from Mentor Graphics :  Pyxis - Schematic and Layout editor , Calibre - DRC and LVS Checks.', '1.Efficient routing while maintaining metal density .\r\n2.Identifying critical transistor and applying device matching techniques for these transistor.\r\n3.solving LVS errors like open nets,short nets, property errors.', 68),
(87, 'Layout design and physical verification of Two stage differential Op-Amp in 90nm CMOS technology', 'RV -VLSI Design Centre', '2 week', 'Performed transistor level floor-planning and designing layout of Differential opamp and solving associated DRC and LVS errors.', '1', 'An op-amp  is a DC-coupled high-gain electronic voltage amplifier with a differential input and, usually, a single-ended output. In this project we designed layout of op-amp using  device matching techniques such as common centroid,symmetry etc ', 'ICStudio from Mentor Graphics: Pyxis- Schematic and Layout Editor, Calibre- DRC and LVS Checks.', '1. Floor planning and dummy placement for Sensitive Transistor pair and double guarding for protection. \r\n2. Effective Floor planning with common centroid, inter-digitize, dispersion. \r\n', 68),
(88, 'Physical verification of D Flip flop in 180nm CMOS technology', 'RV -VLSI Design Centre', '1week', 'Understanding the given layout of D flip-flop and solving the DRC and LVS errors present in it also understanding the routing techniques used.', '1', 'To read the foundry document and clear associated DRC and LVS errors.', 'ICStudio from Mentor Graphics: Pyxis - Schematic and Layout Editor ,Calibre - DRC and LVS Checks', '1.Adjusting to new technology node. \r\n2.Understanding of well sharing and device mismatch ,transistor folding.', 68),
(89, 'TORPEDO', 'RV-VLSI', '3Months', 'Creating Floor plan within available core  area,Placement of macro to meet the Area,Power and Timing constraints.', '2', '', 'ICC , Prime Time from synopsys and calibre from Mentor graphics', 'Removing bucks to provide proper functionality and then to interconnect diffrerent modules to form top level modules.', 0),
(90, 'Physical Verification(DRC and LVS) of D-Flip flop in 180nm technology', 'RV -VLSI DESIGN CENTRE', '3 days', 'review and analysis  of DRC rules document and comparing the source netlist with layout netlist (LVS check)', '1', 'Objective of this project is to compare the source netlist with the layout netlist.', 'ICStudio from Mentor Graphics: Pyxis - Schematic and Layout Editor ,Calibre - DRC and LVS Checks', 'Fixing discrepancies like shorts and open was challenging . Fixing  nets and instance errors was challenging', 37),
(91, 'TORPEDO', 'RV-VLSI', '3Months', 'Creating Floor plan within available core  area,Placement of macro to meet the Area,Power and Timing constraints.', '2', '', 'ICC , Prime Time from synopsys and calibre from Mentor graphics', 'Removing bucks to provide proper functionality and then to interconnect diffrerent modules to form top level modules.', 0),
(92, 'TORPEDO SUB-SYSTEM', 'RV-VLSI Design Center', '4.5', 'Placing the macros,Technology 180nm,Area (approximate) 5.9mm2,Clock frequency 400MHz,Power consumption 300mW.', '1', 'A block level design ,Creating Floor plan within available core  area,Placement of macro to meet the Area,Power and Timing constraints.includes MCMM and multi clocks.', 'ICC , PrimeTime from synopsys and calibre from Mentor graphics', '1.Getting IR Drop under control during power analysis\r\n2.Analyzing Timing Violations  for timing path with OCV , CRPR and signal integrity\r\n3.Getting timing closure after each step\r\n4.Resolving DRC,LVS and antenna errors', 89),
(93, 'Develop  FIFO  test bench  using UVM to verify a FIFO design from design specification', 'RV-VLSI design center', '0.5 Months', ' Test bench FIFO using UVM', '1', 'FIFO is first in first out ,a method of organizing and manipulating a data buffer like memory management.It consist of read pointer and write pointer,based on pointer we can read the data and write the data it is called as FIFO FULL and FIFO empty.', 'Mentor Graphics questa sim', 'Maximum functional coverage using UVM and constrained randomization for regression,list out  number of test cases from the given design specification,understanding functionality of the each block from the given specification & maximum code coverage.', 86),
(94, 'Standard cell layout design  in 90nm technology', 'RV VLSI DESIGN CENTER', '2 weeks', 'FLOOR PLANNING ', '1', '', 'MENTOR  ICSTUDIO', 'Correction of LVS errors  and Routing  ', 0),
(95, '90nm Standard Cell Library Design(9tracks)', 'RV -VLSI DESIGN CENTRE', '3 weeks', 'Review and analysis  of DRC rules document , designing  cells with fixed height,and comparing the souce netlist with layout netlist.', '1', 'Objective of this project is to design the standard cells with 9tracks in 90nm technology.', 'ICStudio from Mentor Graphics: Pyxis- Schematic and Layout Editor, Calibre- DRC and LVS Checks', 'Cells Height was fixed so Floor Plan of Complex Circuits was challenging.Avoiding Poly Routing to reduce parasitics was challenging.Fixing Stamping conflict extraction error was challenging.', 37),
(96, 'Standard cell layout design  in 90nm technology', 'RV VLSI DESIGN CENTER', '2 weeks', 'FLOOR PLANNING ', '1', '', 'MENTOR CALIBRE', 'LVS errors and Routing was Challenging', 87),
(97, 'Develop  UART  test bench using UVM to verify a UART design from design specification.', 'RV-VLSI design center', '0.5 Months', ' Test bench UART using UVM ', '1', 'UART is Universal asynchronous receiver and transmitter , performs serial-to-parallel conversions on data received from a peripheral device and parallel-to-serial conversion on data received from the CPU.Data is TX and RX through master and slave.', 'Mentor Graphics questa sim', 'Maximum functional coverage was achieved with UVM. Protocol wasto be studied thoroughly and understood from spec, which made the verification process more efficient and easy.understanding of UVM protocol using waveforms with multiple clock cycles.', 86),
(98, 'BLOCK LEVEL IMPLEMENTATION OF TORPEDO SUBSYSTEM', 'RV-VLSI DESIGN CENTER', '4', 'Floorplanning,Powerplanning,Placement,CTS,Routing,DFM Analysis and timing closure of block level of torpedo subsystem.', '1', 'The aim of project was the implementation of a block using APR flow and analyzing timing reports. The project includes a block level implementation of torpedo subsystem consisting of 32 macros and 43000 cell instances and 5 clocks operating at 400 MHz clock frequency in a die of size 5.9 mm sq in 180nm technology.The IR drop target was given as 5% of VDD.The block is being implemented using 5 metal layers.', 'Synopsys IC Compiler,Synopsys Primetime,Calibre from Mentor Graphics', 'Placement of macros during Floor plan, Deciding number of power straps to get IR drop (VDD+VSS) less than 5% of 1.8V,Timing driven placement,Analysing timing reports, Identifying timing exceptions which are not constrained,DFM Analysis,Fixing Antenna Violations.', 57),
(99, 'OPAMP layout design  in 90nm technology', 'RV VLSI DESIGN CENTER', '2 weeks', 'FLOOR PLANNING  ', '1', '', '', '', 87),
(100, 'SRAM layout design in 28 nm Technology', 'RV VLSI DESIGN CENTER', '1 months', 'BLOCKS andFLOOR PLANNING', '1', '', '', '', 87),
(101, 'STATIC TIMING ANALYSIS FOR DIFFERENT DESIGNS', 'RV-VLSI DESIGN CENTER', '1 month', 'Analysing of timing reports of flipflop and latch based designs,Finding the techniques to fix setup time and hold time violations', '1', 'The aim of the project was to analyze timing reports for different designs which consists of timing analysis of latch and flip flop based designs.The SDC consists of clock constraints, virtual and generated clock concepts.Also consists of input-output delays,timing derates for different PTV corners,MCMM,OCV,false path setting.The aim was also to see the effect of clock skew on setup and hold violations.', 'Synopsys Primetime,Synopsys Design Compiler', 'Fix Setup violations and Hold violations for various Flip flop and Latch based designs,Determination of false paths in the design,Understanding of delays caused by various cells and nets,Considering OCV and CRPR (removal of common path reconvergence pessimism)', 57),
(102, '28nm Leaf Cells Library Design', 'RV-VLSI DESIGN CENTRE', '3 weeks', 'review and analysis  of DRC rules document and comparing the source netlist with layout netlist .', '1', 'Objective of the project is to design all the leaf cells used in 28nm technology.', 'ICStudio from Mentor Graphics: Pyxis - Schematic and Layout Editor ,Calibre - DRC and LVS Checks', 'Placing Poly and Contact on grid was challenging .Routing by using only M1 layer was difficult for complex circuits.Fixing  Bad device extraction error was challenging.', 37),
(103, 'Analog Layout of 2 Stage OP-AMP in  90nm.', 'RV-VLSI DESIGN CENTRE', '1 week', 'Review and analysis  of DRC rules document ,comparing the source netlist with layout netlist ,Floor planning with device matching.', '1', 'Objective of this project is to design the 2 stage operational amplifier.', ' ICStudio from Mentor Graphics: Pyxis - Schematic and Layout Editor ,Calibre - DRC and LVS Checks', 'Floor plan of OP-AMP with centroid matching,Symmetry,Dispersion and proper inter-digitization was challenging.Fixing discrepancies such as nets and instances was challenging.', 37),
(104, 'Process Documents Overview', 'RV-VLSI DESIGN CENTRE', '1 week', 'Information collected in this project used to establish Physical Design flow.', '1', 'Review of various process documents-Data flow Diagram,Technology files, .lib files,DRC and LVS rules files, Antenna rules file and Spice models.', '', '', 91),
(105, 'Layout design of SRAM in 28nm CMOS technology', 'RV-VLSI', '1 month', 'Performed Transistor level floor-planning and designing layouts of different blocks of SRAM and solving associated DRC and LVS errors', '1', '', 'IC Studio (Pyxis)- Layout editor\r\nCalibre- DRC and LVS Verification Tool', 'Fitting design in specified area, maintaining minimum sizing and spacing according to DRC, solving LVS errors related to nets and instances. Also, understanding the placement and routing of different blocks of SRAM.', 0);
INSERT INTO `tbl_academicproject` (`idacademicproject`, `project_title`, `college_name`, `time_duration`, `role`, `team_size`, `project_description`, `tools_used`, `challenges`, `idstudent`) VALUES
(106, 'Layout design and physical verification of SRAM leafcells layout in 28nm CMOS technology ', 'RV-VLSI', '1 month', 'Performed Transistor level floor-planning and designing layouts of different leaf-cell blocks of SRAM and solving associated DRC and LVS errors. ', '1', 'The layout design of different blocks of SRAM using Source-Drain sharing techniques. The different blocks includes the leaf-cells, Pre-charge circuit, Sense Amplifier, Din, Dout, Control block and Decoder block (Project in progress).', 'IC Studio (Pyxis) - Layout viewer and editor,\r\nCalibre- DRC and LVS verification tool', 'Understanding the importance of each block of SRAM. Also, solving associated DRC and LVS errors and  placing poly-silicon and contacts in fixed-pitch grids. It was a challenge to satisfy both area constraints and fixed-pitch grid requirements. ', 47),
(107, 'Layout design and physical verification of Operational Amplifiers in 90nm CMOS technology', 'RV-VLSI', '2 weeks', 'Performed Transistor level floor-planning  and designing layout of Operational Amplifier and solving associated DRC and LVS errors. ', '1', 'Here, the Op-amp layout is designed using Analog layout design techniques such as interdigitation, symmetry and common centroid. Higher Metal (Metal-2) routing is also used due to the complexity of the layout design.  ', 'IC Studio(Pyxis)- Layout viewer and editor,\r\nCalibre- DRC and LVS Verification tool', 'Implementing Analog layout design techniques such as interdigitation,symmetry and common centroid to obtain an optimised transistor level floor plan and solving associated DRC and LVS errors in the layout and also understanding the routing techniques', 47),
(108, 'Review, analyse and report on 180nm design rules', 'RV-VLSI DESIGN CENTER', '2 days', 'Layout Design Engineer', '1', 'Analysing the design rules in 180 nm technology', 'ICStudio from Mentor Graphics: Pyxis - Schematic and Layout Editor ,Calibre - DRC and LVS Checks', 'Optimised inverter layout design with DRC clean', 90),
(109, 'Layout design and physical verification of 9-track Standard Cells in 90nm CMOS technology ', 'RV-VLSI', '3 weeks', 'Performed Transistor level floor-planning and designing layout of standard cells and solving associated DRC and LVS errors ', '1', 'The layout height of the standard cells are fixed to 2.88um and the pitch is 0.32um.The layout of all the cells are done in 9-track and its physical verfication is performed.Layout of standard cells of different driving strengths are designed.', 'IC Studio (Pyxis)-Layout viewer and editor,\r\nCalibre-DRC and LVS verification tool', 'Fitting the Standard cells layout in specified area constraints  and solving the related DRC and LVS errors. Also, understanding the importance of usage of Standard Cells.Using source-drain sharing technique to reduce area of the cell was a challenge', 47),
(110, 'Scripting', 'RV-VLSI DESIGN CENTRE', '1 week', 'Extracting the data from timing report and list in spread sheet/text file with correct format.', '1', '', 'Tcl,PERL', 'To write PERL script to calculate total resistance and capacitance for a particular net from PEX file.Extraction of timing information from timing reports,such as violating paths,number of paths in report,start point,end point and slack.', 91),
(111, 'Static Timing Analysis', 'RV-VLSI DESIGN CENTRE', '1 week', 'Analysis of timing report and fixing the violations in the report consisting of more than 50 violating paths.', '1', 'STA for Register and latch based design with different constraints such as variation in skew,uncertainity,input and output delays and also with timing exceptions. Generate setup and hold reports to solve/analyze cause for timing  path violations.', 'Primetime from Synopsys', 'Identifying and Resolving the cause for Setup and Hold violations such as Input transition,Load Capacitance,Insertion delay,Cell delay was challenging.', 91),
(112, ' Torpedo Block', 'RV-VLSI Design Center', '4 (on going)', 'Creating Floor plan within available core area,placement of macros and placement of standard cells to meet the Area,power and Timing consraints,analy', '1', 'Physical Design and Implementation of block level design consisting of 32macros,43K standard cells and operate on 400 MHz incorporated with 5Clocks,with a supply voltage of 1.8V with 5% max IR drop and power budget of300mW implemented with 6 layer', 'ICCompiler, Prime Time, Hercules from Synopsys, Calibre from Mentor Graphics. ', 'Placement of macros with restricted orientations and to avoid stacking ofmacros, have done multiple iterations to come up with an efficient floor plan.Encountered a lot of congestion between and on the macros and on thestandard cells..', 92),
(113, 'Physical verification of given D flip flop in 180nm CMOS technology', 'RV-VLSI design center', '3 days', 'For the given layout of D flip flop, Clearing DRC and LVS errrors.', '1', 'To fix the drc and lvs errors of given layout of D flip flop.', 'ICstudio from mentor graphics-\r\n1.Pyxis for layout editor\r\n2.Calibre for DRC and LVS check', '1.Clearing diffrent types of DRC and LVS errors.', 56),
(114, 'BLOCK LEVEL PHYSICAL DESIGN OF TORPEDO SUB-SYSTEM', 'RV-VLSI Design Center', '4 months 15 days (on going)', 'Physical Design Engineer Trainee', '2', '\r\nWorked on Torpedo sub block includes 32 macros, 43275 standard cells with supply voltage of 1.8v, working at operating frequency of 400MHz. It has total of 5 clocks (3 propagated and 2 generated), 6 metal layers are used.\r\n', 'Synopsys IC compiler, Prime Time, Hercules.', 'Placement of macros during Floorplan, deciding number of power straps to meet IR drop (VDD+VSS) budget, Fixing floating Pin and floating shape errors, controlling congestion at each point of flow, analyzing timing reports.', 85),
(115, 'STATIC TIMING ANALYSIS FOR ALL THE TIMING PATHS USING 180nm TECHNOLOGY NODE', 'RV-VLSI Design Center', '1', 'Physical Design Engineer Trainee', '1', 'Analysis of timing reports for provided net lists for MCMM, OCV, Signal Integrity and Getting Timing Closure for the Timing paths.', 'Synopsys - Prime Time', 'Understanding setup & hold violations by analyzing timing paths for Input-Reg, Reg-Reg, Reg-Output and Input - Output. Analyzed multi cycle paths & false paths exceptions. Understanding Time Borrow concept with latch based timing analysis.', 85),
(116, 'Block Level LVS of D Flipflop(180 nm technology)', 'RV-VLSI DESIGN CENTER', '3 days', 'Physical Verification Engineer', '1', 'Run LVS check on D flipflop', 'ICStudio from Mentor Graphics: Pyxis - Schematic and Layout Editor ,Calibre - DRC and LVS Checks', '1. Comparing layout netlist with source netlist. 2. Analysed and Resolved power shorts, text shorts, incorrect ports, incorrect nets, missing instances.', 90),
(117, '90nm Standard Cell Library Design(9 Tracks)', 'RV-VLSI DESIGN CENTER', '10 days', 'Layout Design Engineer', '1', 'To design Standard cells (Inverter, NAND, NOR, OR, AND, DFF, MUX, Half Adder and AOI) with different drive strengths(1X,2X,4X).', 'ICStudio from Mentor Graphics: Pyxis - Schematic and Layout Editor ,Calibre - DRC and LVS Checks', '1. Optimised layout with specified standard cell height. 2. Meeting compatibility rule check. 3. Avoiding the poly interconnect 4. Placing the metal pins on grid. 5. Diffusion sharing. 6. Reducing parasitics 7. Identifying and fixing LVS errors.', 90),
(118, '28 nm Standard Cell Design(7 Tracks)', 'RV-VLSI DESIGN CENTER', '3 days', 'Layout Design Engineer', '1', 'To design the layout of standard cells of different drive strengths(1X,2X,4X).', 'ICStudio from Mentor Graphics: Pyxis - Schematic and Layout editor , Calibre - DRC and LVS Checks', '1. Meeting the grid rules. 2. Routing after meeting grid rules. 3. Reducing parasitics. 4. Optimised standard cell layout with specified height.', 90),
(119, 'Analog Layout Design(Op-Amp in  90 nm technology)', 'RV-VLSI DESIGN CENTER', '7 days', 'Layout Design Engineer', '1', 'To design the layout of Op-amp in 90 nm technology with DRC and LVS clean.', 'ICStudio from Mentor Graphics: Pyxis- Schematic and Layout Editor, Calibre- DRC and LVS Checks', '1. Iterative floorplans with centroid matching, dispersion, symmetry and compact. 2. Analysing which transistor pair is more sensitive. 3. Avoiding routing over active region. 4. Maintaining the width of all transistors to be equal. ', 90),
(120, 'Leaf Cells of SRAM in 28 nm technology', 'RV-VLSI DESIGN CENTER', 'Ongoing', 'Layout Design Engineer', '1', 'To design the leaf cells of SRAM (32 bit) in 28 nm technology.', 'ICStudio from Mentor Graphics: Pyxis - Schematic and Layout Editor, Calibre- DRC and LVS Checks', '1.Placing M1 and M3 horizontally and M2 vertically. 2. Meeting grid rules. 3. Placing metal pins for butting with other blocks to be exact. 4. Optimised layout with specified height.', 90),
(121, 'Foundry Document Overview.', 'RV-VLSI Design Center , Bangalore', '1 week', 'Review of the process documents which contains description of the process, layer purposes and description of layout design rules.', '1', 'Review of the process documents which contains description of the process, layer purposes and description of layout design rules.', '', '', 36),
(122, 'RTL design of FIFO using verilog', 'RV-VLSI', '0.5', 'Developed code for RTL design  FIFO.', '1', 'To design the write, read and reset functionality of  FIFO.', 'Questa Sim', 'To update read and write pointer and to develop code for almost full and almost empty test case.', 81),
(123, 'RTL Verification of RAM using System Verilog for high functional and code coverage.', 'RV-VLSI', '0.5', 'Developed the code for the Testbench and writing test cases to achieve high functional and code coverage.', '1', 'RTL design of a RAM was verified according to the specifications. Different Test cases were verified inorder to achieve high functional and code coverage.', 'Mentor Graphics Questa sim', 'understanding architecture of RAM in System Verilog.\r\nwriting covergroups for better functional coverage.\r\nRunning regression and data integrity of driver and monitor.\r\n', 81),
(124, ' 	RTL Verification of UART protocol using System Verilog for high functional and code coverage.', 'RV-VLSI', '0.5', 'Develop the code for the Testbench and writing test cases to achieve high functional and code coverage.', '1', 'RTL design of a Universal Asynchronous Receiver Transmitter protocol was verified according to the specifications. Different Test cases were verified inorder to achieve high functional and code coverage.', 'Mentor graphics Questa sim with UVM library', 'To increase code coverage.\r\nTo understand the waveform and synchronization of the testbench components accordingly in the transcript of the RTL compiler.', 81),
(125, 'RTL Verification of RAM using UVM for high functional and code coverage.', 'RV-VLSI', '0.5', 'Developed the code for the Testbench and writing test cases to achieve high functional and code coverage.', '1', 'RTL design of a RAM was verified according to the specifications. Different Test cases were verified inorder to achieve high functional and code coverage.', 'Mentor graphics Questa sim', 'To understand UVM based architecture and to configure the testbench. To write different testcases in order to achieve high functional and code coverage.', 81),
(126, 'RTL Verification of UART protocol using UVM for high functional and code coverage.', 'RV-VLSI', '0.5', 'Developed the code for the UVM based Testbench and writing test cases to achieve high functional and code coverage.', '1', 'RTL design of a Universal Asynchronous Receiver Transmitter protocol was verified according to the specifications. Different Test cases were verified inorder to achieve high functional and code coverage.\r\n', 'Mentor Graphics Questa sim with UVM library files.', 'To understand  sequence library and running multiple sequences in regression  without the use of sequence library.', 81),
(127, 'Physical verification of D-flip flop layout in 180 nm CMOS technology. ', 'RV-VLSI Design Center , Bangalore', '1 week', ' Solved all the errors which were in that layout in short time.', '1', 'Fixing DRC and LVS errors of given D Flip-Flop layout in 180nm CMOS technology.', 'Mentor Graphics IC Studio (Pyxis)-Layout viewer and editor, Calibre-DRC and LVS verification tool.', 'Finding shorts and opens was a challenge. By comparing layout netlist with the schematic netlist , finding missing connection was tricky.', 36),
(128, '90nm Standard Cell Library Design.', 'RV-VLSI Design Center , Bangalore', '3 weeks', 'I have designed 30 standard cells .', '1', 'The layout height of the standard cells were fixed to 2.88um and the pitch is 0.32um.The layout of all the cells are done in 9-track and its physical verfication is performed.Layout of standard cells of different driving strengths are designed.\r\n', 'Mentor Graphics IC Studio (Pyxis)-Layout viewer and editor, Calibre-DRC and LVS verification tool.', 'Fitting the Standard cells layout in specified area constraints and solving the related LVS errors. Also, understanding the importance of usage of Standard Cells.Using source-drain sharing technique to reduce area of the cell was a challenge.', 36),
(129, 'Analog Layout design of 2 Stage OP-AMP in 90nm.', 'RV-VLSI Design Center , Bangalore', '1 week', 'Designed a layout with good device matching. followed all the matching techniques.  ', '1', 'Designing layout of op amp with different floor plans with device matching techniques such as common centroid and interdigitation. Implementing the best one.\r\n', 'Mentor Graphics IC Studio (Pyxis)-Layout viewer and editor, Calibre-DRC and LVS verification tool.', 'In common centroid technique meeting all the rules such as symmetry, dispersion, compactness and coincidence was a challenge. Designing the best interdigitated matching was challenging.', 36),
(130, 'Layout design and physical verification of 9 track standard cell in 90nm CMOS technology', 'RV-VLSI design center', '3 weeks', 'Efficient layout design with minimum area with efficient routing and to clear related DRC and LVS.', '1', 'Designing  layouts of basic combinational and sequential circuits with different driving strengths.', 'ICstudio from mentor graphics-\r\n1.Pyxis for layout editor\r\n2.Calibre for DRC and LVS check\r\n', '1.Fitting design in specified area constraints. \r\n2.Solving LVS related errors such as stamping conflict,shorts.\r\n3.Solving DRC errors.\r\n4.Avoided poly routing.\r\n5.Placing metal pin completely on grid.', 56),
(131, 'Layout design and physical verification of analog OP-AMP in 90nm CMOS technology', 'RV-VLSI design center', '1 week', 'Designing layout of op amp with different floor plan and to give DRC LVS clean GDSII file.', '1', 'Designing layout of op amp with different floor plan with transistor matching techniques such as interdigitization. Dummy placement and implementing one of them.', 'ICstudio from mentor graphics-\r\n1.Pyxis for layout editor\r\n2.Calibre for DRC and LVS check\r\n', '1.Effective floor plan with matching techniques like common centroid,interdigitization and dispersion.\r\n2.Floor planing and dummy placement.\r\n3.Placing gaurd rings.\r\n4.Keeping width of transistor same to maintain symmetry.', 56),
(132, 'Develop  RAM  test bench using UVM to verify a RAM  design from design specification.', 'RV-VLSI design center', '0.5 Months', ' Test bench RAM using UVM', '1', 'RAM is random access memory,its is a single port ,allows data items to be read and written but  not at  the same amount of time, the order of  items are accessed is not specified.synchronous active low reset  and positive edge of clock support.', ' Mentor graphics questa sim', 'Maximum functional and code coverage using UVM while running the  regression,understanding of the functionality of the each component from the given specification ,perparing verification plan of the  RAM specification .', 86),
(133, 'Layout Design and physical verification of Precharge and Mux  Block used in SRAM Memory Compiler', 'RV -VLSI DESIGN CENTRE', '1 week', 'Review and analysis  of DRC rules document,Floor planning of the design,and comparing source netlist with the layout netlist.', '1', 'Objective of this project is to design prechage and mux block used in SRAM memory compiler.', ' ICStudio from Mentor Graphics: Pyxis - Schematic and Layout Editor ,Calibre - DRC and LVS Checks.', 'Fitting the design in Fixed height and Width was challenging .Fixing opens and shorts extraction errors and net errors as the floor plan was complex.Maintaining minimum Metal Spacing was Challenging as lots of metals had to be  used.', 37),
(134, 'Static timing Analysis ', 'RV VLSI DESIGN CENTER ', '1', 'Resolving setup and hold violation , identifying false and multi-cycle paths . ', '1', 'Analysis done on timing path on various Multi Corner( fast, nominal and slow), multi modes (functional and test mode)and also various OCV conditions. To understand various causes of violations such as input trans , propagation delay and high fanouts.', 'PrimeTime by Synopsys', 'Fixing setup, hold, max transition, max capacitance by delaying the combinational circuit, buffering, cloning and upsizing.Calculating the arrival and required time with CRPR values.Setting latency adjustment in order to balance skew in REGIN path.', 25),
(135, 'Design and physical verification of 9 track standard cells using 90 nm CMOS technology', 'RV - VLSI', '15 days', 'Floorplanning the layout and designing the layout of standard cells and conducting DRC and LVS on them.', '1', 'Standard  cell library is a collection of combinational and sequential cells  which is required for any type of higher level design. In this project we designed some standard cells with optimized area technique.', 'IC Studio(Schematic and Layout viewers) by Mentor Graphics\r\nCalibre DRC-H by Mentor Graphics\r\nCalibre LVS-H by Mentor Graphics', 'As the hieght of cell is fixed , designing area optimized layout, routing with only one metal in some cells, clearing few LVS errors.', 39),
(136, 'Physical verification of D-Flip Flop in 180  nm CMOS technology', 'RV-VLSI', '7 days', 'Layout of D-Flip Flop was given with some DRC and LVS errors in it and we cleared all DRC and LVS errors in the layout.', '1', '', 'Pyxis layout viewer \r\nPyxis schematic viewer\r\nCalibre DRC-H\r\nCalibre LVS-H', 'Solving unmatched nets ,bad device component errors were challenging', 0),
(137, 'Physical verification of D-Flip Flop in 180 nm CMOS processing technology', 'RV -VLSI', '7 days', 'Layout of DFF was given to us with LVS and DRC errors and we solved all the errors in the layout ', '1', '', 'Pyxis layout viewer\r\nCalibre DRC tool\r\nCalibre LVS tool', 'Solving LVS errors like Unmatched nets and opens and shorts in power and ground connections were challenging.', 39),
(138, 'Analysing different Timing reports for OCV', 'RV-VLSI Design Center', '1', 'Analysing Timing reports', '1', 'Timing reports has been generated for different designs for MCMM and analysed the same.  Analysed CRPR effect in timing repports. Understanding the techniques of fixing violations', 'PrimeTime from Synopsys', 'Understanding signal integrity and cross-talk effects, Timing  analysis of latch based designs, effects of clock skew on timing', 69),
(139, 'Design and physical verification of two stage Operational amplifier in 90 nm CMOS technology', 'RV-VLSI', '7 days', 'Flooorplanning and design of layout of the operational amplifier using all device matching techniques also doing DRC and LVS check to the layout.', '1', 'An operational amplifier  is a DC-coupled high-gain electronic voltage amplifier with a differential input and, usually, a single-ended output. In this project we designed layout of OP AMP using 90 nm CMOS techmology & using device matching technique', 'Pyxis schematic and layout viewer\r\nCalibre DRC-H and LVS-H', 'Floorplanning the device which  satisfies almost all matching requirements and routing using only one metal in a minimum area was a challenge. solving stamping conflicts and opens and shorts in the layout.', 39),
(140, 'Analysing, Writing and Debugging Tcl  Scripts', 'RV-VLSI Design Center', '1/2', 'Analysing various Tcl scripts, Maintaining Tcl scripts', '1', 'Writing various Tcl scripts to extract information from ICC database, understanding Tcl scripts generated by ICCompiler , writing Tcl scripts to various examples', 'Tclsh, TCL tutor, ICCompiler', 'Debugging Tcl scripts, writing Tcl to design examples', 69),
(141, 'Static Timing Analysis Using Synopsys Primetime - Analyzing Timing Reports', 'RV-VLSI DESIGN CENTER', '1', 'Analyzed the timing reports for various timing paths and found out possible steps to be done towards setup and hold timing closure.', '1', 'Analyzed timing reports of various timing paths for digital circuits involving latches, negative edge triggered flip-flops, clock skew and jitter etc and obtained an understanding about steps to be taken towards setup and hold timing closure.', 'SYNOPSYS PRIMETIME', 'Understanding OCV, CRPR and timing derate, Understanding Latency Adjustments for Virtual clock,Analyzing Timing reports of timing paths involving latches,Analyzing Timing reports of timing paths involving neg edge flops,clock skew and jitter', 31),
(142, 'Tcl Scripting for Design Flow Automation', 'RV-VLSI DESIGN CENTER', '1', 'Developed scripts using Tcl or Tool Command Language for automating the Design Flow.', '1', 'Learned Tool Command Language and developed scripts in it for understanding the importance of Tcl in Design Flow Automation and short-listing of timing reports for detailed study.', 'IC COMPILER, PRIMETIME', '', 31),
(143, 'Review of foundry document', 'RV-VLSI', '7 days', 'Understood about Description of processes ,terminology rules,description of mask layers.', '1', '', '', '', 39),
(144, 'Analysis of Timing Reports for Various Cases', 'RV-VLSI Design Center', '1', 'Timing Analysis, Identification of Causes for Violation and Suggesting Solutions to Fix Violation', '1', '', 'Synopsys Prime Time', 'Dealing with False Paths and Multi-Cycle Paths\r\nAnalysis of Latch Based designs\r\nCross Talk and Noise Analysis', 0),
(145, 'RTL verification of a Single port RAM(8 bit) using constrained randomization methodology(UVM) for high functional coverage and code coverage.', 'RV VLSI Design Center', '0.5', 'Designing a self checking testbench for high functional and code coverage.', '1', 'RTL design of a Single port RAM(8 bit) was verified for its specification. Test sequences for all the features of the RAM were verified with regression. Functional coverage and code coverage was achieved', 'Mentor Graphics Questasim configured with UVM(Universal Verification Methodology) library.', 'Writing covergroups to increase functional coverage.\r\nMaking the testbench run for multiple transactions.\r\nSynchronization of testbench components like driver, monitor and scoreboard to display appropriate messages on the transcript of the RTL compiler', 84),
(146, 'RTL verification of FIFO using constrained randomization methodology(UVM) for high functional coverage and code coverage.', 'RV VLSI Design Center', '0.5', 'Designing a self checking testbench for high functional and code coverage.', '1', 'RTL design of a FIFO was verified for its specification. Test sequences for all the features of the FIFO were verified with regression. Functional coverage and code coverage was achieved', 'Mentor Graphics Questasim configured with UVM(Universal Verification Methodology) library.', 'Synchronization between testbench components for single and multiple transactions.\r\nWriting covergroups for better Functional coverage.\r\nTo increase code coverage.\r\n', 84),
(148, 'Timing Analysis with OCV Constraint', 'RV-VLSI Design Center', '1', 'Timing Analysis, Identification of Causes for Violation and Suggesting Solutions to Fix Violation', '1', 'Generation  and analysis  of timing reports of different designs in various scenarios with MCMM .\r\nUnderstanding the effect of clock uncertainity on timing.\r\nAnalysis of CRPR.\r\nUnderstanding various techniques to fix violation.', 'Synopsys Prime Time', 'Dealing with false paths and multi-cycle paths.\r\nAnalysis of latch based designs.\r\nAnalysis of Timing with Clock Domain Crossing(CDC).\r\nAnalysis of Signal Integrity/Cross Talk.', 73),
(149, 'Writing,Analyzing and debugging TCL scripts', 'RV VLSI DESIGN CENTER', '0.5', 'Analyzing the TCL Scripts', '1', '', 'TCLSH, Linux OS, TCL tutor', 'Have to learn TCL from scratch,Understanding the Tcl scripts by referring man page for each command in the Script.', 0),
(150, 'Scripting with Tcl', 'RV-VLSI Design Center', '1/2', 'Writing, Analysis and Debug of Various Tcl Scripts', '1', 'Writing Tcl scripts to various design examples.\r\nExtracting information from IC Compiler database.\r\nAnalysis of Tcl scripts for the tool templates of Floor plan, Power plan, Placement,CTS,Routing and Customized them to the flow.', 'Tclsh, Tcl - Tutor, Synopsys IC Compiler', 'Writing Tcl scripts for design examples.\r\n', 73),
(151, 'Writing,Analyzing and debugging TCL scripts', 'RV VLSI DESIGN CENTER', '0.5', 'Analyzing the TCL Scripts', '1', 'Written scripts to extract data from the ICC DB.Analyzed the TCL scripts for the templates of floor plan,power plan,placement,CTS,Routing,and customizing them to our flow.Analyzed reports generated by the IC compiler.', 'TCL tutor,Linux OS,IC Compiler', 'Learning TCL from scratch,Understanding each command in the script using man pages.', 70),
(152, 'STA for Different Designs', 'RV VLSI DESIGN CENTER', '1', 'Analyzing Setup and Hold Violations for OCV ,and reporting the reason for these Violations .', '1', 'Generated timing reports for MCMM for different designs containing IN-REG,REG-REG,REG-OUT,Multi cycle,Multifrequency,latch to latch ,False paths.Analyzed the effect of CRPR and Uncertainity on these timing paths. Techniques for fixing Violations.', ' Prime TIme from Synopsis', 'Understanding the effect of clock skew ,cross talk and CRPR on  a timing path.understanding the cause of   a timing path violations and how to fix them.', 70),
(153, 'STA for all Timing paths using 180nm technology', 'RV-VLSI design center', '1', 'Analysing Timing Reports ', '1', 'Analysis of Timing Reports for Input-Reg,Reg-Reg,Reg-Output,Input-Output.Analyzing Timing paths for multi-cycle paths and False paths.', 'synopsys prime time', 'understand setup and hold timing paths for Input to Reg,Reg to Reg,Reg to Output and Input to Output. Analyzed multi-cycle paths and False path exceptions. ', 41),
(154, 'RTL design of FIFO using verilog', 'RV-VLSI Design Center', '5 days', 'Understanding the Design Specification and writing the synthesizable verilog code ', '1', 'To design the write, read and reset functionality of FIFO.', 'Questa Sim', 'To update read and write pointer and to develop code for almost full and almost empty test case.', 54),
(155, 'RTL Verification of RAM using System Verilog for high functional and code coverage.', 'RV-VLSI Design Center', '15 days', 'Understanding the Design Specification and developing the verification plan, developing the error free test bench  and getting 100% functional coverag', '1', 'Developed working test bench by understanding the design specification and wrote corner cases like read-write and no read-write cases were tested . Regression was performed and finally obtained 100% functional coverage.', 'Mentor Graphics Questa Sim', 'Writing covergroups for better functional coverage. Running regression and data integrity of driver and monitor.', 54),
(156, 'Verification of FIFO using System Verilog', 'RV-VLSI ', '.25', 'worked on the development of verification plan,architecture and test cases.coding of the driver and the scoreboard.', '6', '', 'QuestaSim', 'in deciding the architecture model for the verification.', 88),
(157, 'RTL Verification of UART protocol using System Verilog for high functional and code coverage.', 'RV-VLSI Design Center', '18 days', 'Understanding the Design Specification and developing the verification plan, developing the error free test bench  and getting 100% functional coverag', '1', 'RTL design of a Universal Asynchronous Receiver Transmitter protocol was verified according to the specifications. Different Test cases were verified inorder to achieve high functional and code coverage.', 'Mentor Graphics Questa Sim', 'To increase code coverage. To understand the waveform and synchronization of the testbench components and accordingly in the transcript of the RTL compiler.', 54),
(158, 'ANALYZING THE TCL SCRIPTS', 'RV-VLSI Design Center', '15 days', 'Physical Design Engineer Trainee', '1', 'Analyzing tcl scripts for the given templates of Floor plan, placement, CTS, routing and DFM.  ', 'tclsh, Perl, IC Compiler.', 'Learning TCL from basics and understanding already written scripts with the help of MAN pages.', 85),
(160, 'UART verification in system verilog', 'RV-VLSI ', '.5', 'coding and debugging of test,master driver and monitor.', '6', 'carried out complete verification of the uart protocol. regression test was run and 100% code coverage was obtained.', 'QuestaSim', 'running the regression test. Adjusting the delays of the receiver and the transmitter.', 88),
(161, 'RTL Verification of RAM using UVM for high functional and code coverage.', 'RV-VLSI Design Center', '20 days', 'Understanding the Design Specification and developing the verification plan, developing the error free test bench  and getting 100% functional coverag', '1', 'RTL design of a RAM was verified according to the specifications. Different Test cases were verified in order to achieve high functional and code coverage.Regression was performed and finally obtained 100% functional coverage.', 'Mentor Graphics Questa Sim', 'To understand UVM based architecture and to configure the testbench.,To write different testcases in order to achieve high functional and code coverage', 54),
(162, 'RTL Verification of UART protocol using UVM for high functional and code coverage.', 'RV-VLSI Design Center', '22 days', 'Understanding the Design Specification and developing the verification plan, developing the error free test bench  and getting 100% functional coverag', '1', 'RTL design of a Universal Asynchronous Receiver Transmitter protocol was verified according to the specifications. Different Test cases were verified inorder to achieve high functional and code coverage.', 'Mentor Graphics Questa Sim', 'To understand sequence library and running multiple sequences in regression without the use of sequence library.', 54),
(163, 'Analog Layout design of Sense Amplifier block used in SRAM memory using 28nm technology', 'RV -VLSI DESIGN CENTRE', '1 week', 'Review and analysis  of DRC rules document, Floor planning with proper devive matching techniques and LVS check.', '1', '', ' ICStudio from Mentor Graphics: Pyxis - Schematic and Layout Editor ,Calibre - DRC and LVS Checks.', 'Floor planning with centroid matching for differential pair was challenging.\r\n\r\n\r\n\r\n', 0),
(164, 'Analog layout design and verification of Sense Amplifier block used in SRAM memory compiler using 28nm technology', 'RV -VLSI DESIGN CENTRE', '1 week', 'Review and analysis  of DRC rules document, Floor planning with proper devive matching techniques and LVS check.', '1', 'Objective of this project is to design and verify Sense amplifier block used in SRAM memory compiler.', ' ICStudio from Mentor Graphics: Pyxis - Schematic and Layout Editor ,Calibre - DRC and LVS Checks.', 'Floor planning with proper device matching techniques was challenging.Fixing discrepancies like nets and instances was challenging.', 37),
(165, 'STA for all the timing paths using 180nm technology', 'RV-VLSI Design Centre', '1', 'Analysing timing reports ', '1', 'Analysis of timing reports  for Input-Reg, Reg-Reg, Reg-Output,Multi cycle paths,Multi frequency paths and false paths.', 'Synopsys - PrimeTime', 'Understanding setup & hold violations by analyzing timing paths for Input-Reg, Reg-Reg, Reg-Output and Input - Output.Analyzed timing reports with clock uncertainties as skew, latency and jitter. ', 89),
(166, 'Design and Physical verification of Standard cells in 90nm CMOS technology - 9Tracks.', 'RV-VLSI Design Centre', '2 weeks', 'Performed transistor level floor planning and designing layout of standard cells and solving associated DRC and LVS errors.', '1', 'Designing layouts for standard cells with 2.88um cell height with different drive strength in 90nm technology .', 'ICStudio from Mentor Graphics: Pyxis - Schematic and Layout Editor ,Calibre - DRC and LVS Checks.', '1. Optimized layout with specified standard cell height. 2. Diffusion sharing.3. Routing after meeting the grid rules.\r\n3. Avoiding poly routing and maintaining minimum PEX.\r\n4.Meeting compatibility rule check.', 83),
(167, 'Layout design and physical verification of SRAM leaf cell layout in 28nm CMOS technology', 'RV-VLSI design center', '1 month', 'To design layout of components in SRAM and give LVS DRC clean GDSII file.', '1', 'To design layout of block cells of SRAM such as  controller block, scan block, pre-charge, sense-amplifier, data-out, data-in, pre-decoder and final decoder.', 'ICstudio from mentor graphics-\r\n1.Pyxis for layout editor\r\n2.Calibre for DRC and LVS check', '1. Efficient routing while maintaining metal density.\r\n2. To maintain poly and nwell density.\r\n3.Multiple floor plan to arrive at optimized area utilization.\r\n4.Identifying critical transistor and applying device matching techniques for these transistor', 56),
(169, 'Fixing DRC and LVS errors of given D Flip-Flop layout in 180nm CMOS technology', 'RV-VLSI', '1 week', 'Understanding the given layout of D Flip-flop and clear the DRC and LVS errors present in it. Also, understand the routing techniques used.', '1', 'Fixing the DRC and LVS errors of a given D Flip-flop layout .', 'IC Studio (Pyxis)-Layout viewer and editor,\r\n Calibre-DRC and LVS verification tool', 'Modifying the layout without violating area and routing constraints was a tough task.This also helped in understanding the concept of latch-up and how to prevent it.Solving net errors by comparing layout with the netlist was also a very demanding job', 47),
(170, 'Torpedo Block', 'RV -VLSI DESIGN CENTRE', '3 ', 'Floor Planning, Power Planning, Congestion Analysis, Placement, Clock tree synthesis, Routing, Timing Closure.', '2', 'Physical Design and Implementation of block level design consisting of 32 macros,43K standard cells and operate on 400 MHz incorporated with 5 Clocks,with a supply voltage of 1.8V with 5% max IR drop and power budget of 300mW implemented with 6 layers of metal.', 'IC Compiler,Prime Time and Calibre', 'Placement of macros with restricted orientations and to avoid stacking of macros, have done multiple iterations to come up with an efficient floor plan. Encountered a lot of congestion between and on the macros and on the standard cells.', 91),
(171, 'Physical verification of D flip flop in 180nm technology', 'RV-VLSI', '2 weeks', 'Physical verification Engineer', '1', '', 'ICstudio (Mentor Graphics), Calibre (DRC, LVS, PEX)', '1.Correlate the source netlist with layout netlist.\r\n2.Checking various errors as shorts, incorrect instances, ports and nets.\r\n3. Understanding of PLL .', 0),
(172, 'Physical verification of D flip flop in 180nm CMOStechnology', 'RV-VLSI Design Centre', '1 weeks', 'Understanding the given layout of D flip-flop and solving the DRC and LVS errors present in it.', '1', 'To read the foundry document and clear the associated errors given D- flip flop layout .', 'ICStudio from Mentor Graphics: Pyxis - Schematic and Layout Editor ,Calibre - DRC and LVS Checks', '1. Correlate the source netlist with layout netlist.2.Analyzed port errors, missing instances and shorts.', 83),
(173, 'Layout design and physical verification of Analog Op-Amp in 90nm CMOS technology.', 'RV-VLSI Design Centre', '2 weeks', 'Performed transistor level floor-planning and designing layout of Differential opamp and solving associated DRC/LVS errors.', '1', 'Floor planning of the given schematic of Operational amplifier using different device matching techniques. Separate guard rings has been used for pmos and nmos in the form of VDD/VSS rails respectively. Routing done using M1-metal and M2-metal.', 'ICStudio from Mentor Graphics: Pyxis- Schematic and Layout Editor, Calibre- DRC and LVS Checks.', '1.Effective Floor planning with device matching techniques, current mirrors, common centroid, inter-digitize and dispersion.\r\n2.Proper dispersion of transistors using folding concept yet maintaining compactness was challenging,', 83),
(174, 'Layout design and physical verification of SRAM leaf cells layout in 28nm CMOS technology', 'RV-VLSI Design Centre', '1 month', 'Drawing layouts for standard cells and verification of standard cells by DRC, LVS and PEX.', '1', 'To design layout for blocks of SRAM such as Control block, Pre-charge, Sense-amplifier, Data-out, Data-in, Pre-decoder and Final decoder.', 'ICStudio from Mentor Graphics :  Pyxis - Schematic and Layout editor , Calibre - DRC and LVS Checks.', '1.Floor plan to arrive at optimized area utilization.2.Using device matching techniques for sensitive transistors. 3.Routing while maintaining metal density for easy abutment with neighboring blocks.4.Rectifying DRC/LVS errors from RVE.', 83),
(175, 'PHYSICAL VERFICATION (DFM/DRC/LVS)', 'RV VLSI DESIGN CENTER ', '1', 'DRC/DFM clean design', '1', 'Understanding and resolving of DRC and LVS errors i.e P/G shorts, opens, soft checks, Metal filling, Metal slotting, via resistance & reliability, Metal over etching and gate oxide integrity (antenna) with the help of Calibre.', 'Calibre from Mentor Graphics', 'The escalating challenges of DRC/DFM closure pose a threat to the performance, yield, and time to market of advanced node designs.Automation of DRC and LVS fixing. Manual fixing of Antenna violations by metal jumper.', 25),
(176, 'Static Timing Analysis', 'RV-VLSI Design Center', '1', 'Analysing Timing reports', '1', 'STA for Register and latch based design with different constraints such asvariation in skew,uncertainity,input and output delays and also with timingexceptions. Generate setup and hold reports to solve/analyze cause for timingpath violations.', 'Primetime from Synopsys', 'Identifying and Resolving the cause for Setup and Hold violations such asInput transition,Load Capacitance,Insertion delay,Cell delay was challenging.', 92),
(177, 'Analysing, Writing and debugging TCL Scripts', 'RV-VLSI Design Center', '1/2', 'Analysing various TCL scripts, Maintaining TCL scripts', '1', 'Written scripts to extract data from the ICC DB.Analyzed the TCL scripts for the templates of floor plan,power plan,placement,CTS,Routing,and customizing them to our flow.Analyzed reports generated by the IC compiler.Challenges 	Learning TCL from scratch,Understanding each command in the script using man pages.Tools 	TCL tutor,Linux OS', 'Tclsh, TCL tutor, Linux OS', 'Debugging TCL Scripts, writing TCL to design examples', 92),
(178, 'Design and physical verification of SRAM leafcells layout in 28 nm CMOS technology.', 'RV-VLSI Design Center , Bangalore', '2 months', ' I have done an optimized layout of all the leaf cells.', '1', 'The inputs of the SRAM Memory Compiler has to be designed in this project which includes the leaf cell blocks like Precharge and mux block, sense amplifier , Dout, Din, Scan block, Control block, decoders.\r\n', 'Mentor Graphics IC Studio (Pyxis)-Layout viewer and editor, Calibre-DRC and LVS verification tool.', 'Poly-silicon and contacts should be placed in fixed-pitch grids, so it was a challenge to satisfy both area constraints and fixed-pitch grid.', 36),
(179, 'Design of SRAM blocks in 28nm', 'RV-VLSI Design center', '6', 'Layout design', '1', '', 'ICStudio, Calibre', 'Challenges', 98),
(180, 'Layout Design and physical verification of leaf cells used in SRAM memory compiler using 28nm technology.', 'RV-VLSI DESIGN CENTRE', '1 month', 'Design of leaf cells used in SRAM Memory - Precharge&mux,Sense amplifier,Din Dout block,scan block,pre-decoder,final decoder,control block.', '1', '', ' ICStudio from Mentor Graphics: Pyxis - Schematic and Layout Editor ,Calibre - DRC and LVS Checks.', '', 37),
(181, '', '', '1', 'Flitering the report,Automatic Test Bench generation,Tcl script for tool automation  ', '2', '', '', '', 89),
(182, 'Develop   FIFO test bench using system verilog to verfy FIFO design  from design specification', 'RV-VLSI design centre', '0.5 Months', ' Test bench FIFO using system verilog', '1', 'FIFO simple first in first out data organization  buffer or memory.It is flip flop based memory array.single synchronous functionality,synchronous pointer like read pointer and write pointer prevents load  when FIFO full or extract fifo empty. ', 'Mentor graphics quest sim', 'maximum code coverage like when running different test cases, it doesnt cover some expressions and toggle statement etc. improvement of the 100% functional coverage while running regression,understanding of waveforms .', 86),
(183, 'Develop  RAM test bench using system verilog to verify RAM design from design specification', 'RV-VLSI design center', '0.5 Months', ' Test bench RAM using system verilog ', '1', 'RAM is random access memory,its is a single port ,allows data items to be read and written but  not at  the same amount of time, the order of  items are accessed is not specified.synchronous active low reset  and positive edge of clock support.', 'Mentor graphics questa sim', 'maximum code coverage and functional coverage when changing different test cases ,understanding of the functionality from the design specification.R andomization of constraints  using different seed in system verilog.', 86),
(185, 'Develop UART test bench  using system verilog to verify UART design from design specification', 'RV-VLSI design center', '0.5 Months', ' Test bench UART  using system verilog', '1', 'UART is Universal asynchronous receiver and transmitter , performs serial-to-parallel conversions on data received from a peripheral device and parallel-to-serial conversion on data received from the CPU.Data is TX and RX through master and slave.', 'Mentor graphics questa sim', 'Understanding  of wave forms of uart protocol   using multiple clock cycles which has multiple inputs.maximum code coverage and functional coverage of the design and running  different test cases and regression .', 86),
(186, 'RTL verification of a Single port RAM(8 bit) using System Verilog for high functional coverage and code coverage.', 'RV VLSI Design Center', '0.5', 'RTL verification of a Single port RAM(8 bit) using System Verilog for high functional coverage and code coverage.', '1', 'RTL design of a Single port RAM(8 bit) was verified for its specification. Test sequences for all the features of the RAM were verified with regression. Functional coverage and code coverage was achieved', 'Mentor Graphics Questasim ', 'Writing covergroups to increase functional coverage.\r\nMaking the testbench run for multiple transactions.\r\nSynchronization of testbench components like driver, monitor and scoreboard to display appropriate messages on the transcript of the EDA tool.', 84),
(187, 'RTL verification of FIFO using System Verilog for high functional coverage and code coverage.', 'RV VLSI Design Center', '0.5', 'RTL verification of FIFO using System Verilog for high functional coverage and code coverage.', '1', '', 'Mentor Graphics Questasim ', 'Synchronization between testbench components for single and multiple transactions.\r\nWriting covergroups for better Functional coverage.\r\nTo increase code coverage.\r\n', 84),
(188, 'RTL verification of UART using System Verilog for high functional coverage and code coverage.', 'RV VLSI Design Center', '0.5', 'Designing a self checking testbench for high functional and code coverage.', '1', '', 'Mentor Graphics Questasim ', 'Developing UVM architecture for UART.\r\nDriving signals to the DUV(design under verification).\r\nWriting covergroups for a higher functional coverage.\r\nRunning multiple test cases and regression test without using sequence library.', 84),
(189, 'Verification of I2C protocol using SV Environment ', 'Sandeepani School of VLSI Design and Verification.', '1 month', 'write the code for generator  in verification environment', '5', '', 'Software Tools:  Modelsim, Questasim', 'how to generate coverage points', 99),
(190, 'PCI_DATA (top level)', 'Institution of Silicon and systems ', '1', 'To perform audit checks, Floor Plan, Power Plan, Placement, IPO, Trial Route, Timing Analysis, CTS, Detail Routing. To achieve 0 % congestion', '1', '', 'SOC Encounter', 'floorplanning to meet congestion and timing', 106),
(191, 'Project 2: (block level)', 'Institution of Silicon and systems ', '1', 'To observe the relation between core utilization, wire length and number of metal layers. ', '1', '', 'SOC Encounter', 'Floorplanning and CTS to meet timing', 106),
(192, 'Logic synthesis', 'Institution of Silicon and systems ', '1', 'Generated Constraint file, TCL file and Performed Wire load and Zero Wire load model', '1', '', 'rc compiler', '', 106),
(193, '256-bit counter', 'Institution of Silicon and systems ', '1', 'To find the frequency of operation of the counter and generate the constraints file, TCL script and close timing by performing wire load and Zero wire', '1', '', 'rc compiler', '', 106),
(194, 'Layout', 'Institution of Silicon and systems ', '1', 'Designed Layouts for Inverter, Nand, Nor, And, Or gates and Latch.', '1', '', 'Virtuoso', '', 106),
(195, 'RISC V BASED CO PROCESSOR', 'CDAC BANGALORE', '8', 'FLOATING POINT MULTIPLY AND ACCUMULATION UNIT, DEVELOPED ENVIRONMENT TO VERIFY FUNCTIONALITY OF FLOATING POINT PROCESSOR', '6', '', 'Bluespec system verilog, C, MATLAB, perl', 'handling special case conditions in floating point unit.\r\nhandling corner cases in multiplication in FP MAC.\r\nnormalization issues in FP MAC.', 107),
(196, '"PHYSICAL DESIGN OF MSP430 PROCESSOR (45 nm & 90 nm Tech Library)â€', 'NIELIT', '2 MONTHS', 'TEAM LEADER', '2', '', 'Cadence RTL-Compiler,SoC Encounter,QRC,Assura, Verilog ,vhdl ,TCL and Perl,C LANGUAGE, Virtuoso , ADE L,ADE XL', '1	Placement & routing for the block \r\n2	Clock tree synthesis.\r\n3	SPEF extraction and post PNR static timing analysis.\r\n4	Advanced On Chip Variation and CRPR analysis.\r\n5	Signal Integrity Analysis\r\n', 14),
(197, 'AHB2APB Bridge IP Core Verification', 'Maven Silicon Softech Pvt Ltd.', '2', 'Architected the class based verification environment in UVM ,Verified the RTL module with single master and single slave', '1', '', 'Questasim', '', 122),
(198, 'SPI  Master CORE Verification ', 'Maven Silicon Softech Pvt Ltd, Bangalore ', '1', 'Architected the class based Verification Environment using SV and UVM .Verification done with single master and single slave .Functional Coverage ', '1', '', ' QuestaSim', 'Development of Test Plan for identifying various possible bugs in the Design', 126),
(199, 'Verification of ROUTER 1x3  ', 'Maven Silicon Softech Pvt Ltd, Bangalore ', '1', 'Implemented RTL using Verilog HDL. 	Architected  the class based verification environment  using  SV and UVM.', '1', '', 'QuestaSim,Xilinx', 'Implemented RTL using Verilog HDL,	Generate Functional Coverage for Verification Sign Off.', 126),
(200, 'Basic AMBA Advanced Extensible Interface (AXI4)  Verification ', 'Maven Silicon Softech Pvt Ltd, Bangalore ', '1', 'Verification doing with single master & single slave', '1', '', 'Questasim', 'Data transfer for aligned and unaligned address,Scenario tested are increment type and wrap type using Burst mode support', 126),
(201, 'An Approach to Design DCTQ Processor for Image ', 'CDAC ACTS(training)', '1', 'understanding the specification and writing the verilog code for that', '1', '', 'Xilink ISE 14.2, Modelsim SE 6.5', 'understanding the specification and writing the verilog code for that', 140),
(202, 'AHB to APB Bridge Protocol Design', 'Maven Silicon Softech Pvt Ltd, Bangalore ', '3', 'VERIFYING THE RTL', '1', '', 'Questa-Verification Platform and Xilinx-ISE', '', 144),
(203, 'AXI UVC â€“ AMBA  AXI4 Protocol Verification ', 'Maven Silicon Softech Pvt Ltd, Bangalore ', '2', 'Verification doing with single master & single slave', '1', '', 'Questa â€“ Verification Platform ', '', 144),
(204, 'General purpose input/output Protocol Verification ', 'Maven Silicon Softech Pvt Ltd, Bangalore ', '1', 'Verification doing with single master & single slave', '1', '', 'Questa â€“ Verification Platform ', '', 144),
(205, ' Router 1x3 â€“ RTL design and verification', 'Maven Silicon Softech Pvt Ltd, Bangalore ', '1', 'Verification doing with single master & single slave', '1', '', 'Modelsim, Questa-Verification Platform and Xilinx-ISE', '', 144),
(206, 'APB Slave Protocol', 'einfochips training and research academy Ahmedabad', '2', 'I have used 2 monitor class(front end class: HRDATA, backend class:PRDATA, PREADY but it   can generated by APB slave itself).  Here, I verifying mast', '2', '', 'VCS ', 'Application:-\r\n\r\n*  To interface the peripheral devices, which can be works on low band-width system.', 147),
(207, 'National  RFID Project', 'Indian Institute of Technology', '3', 'Supported to solve design issue in RFID Tag digital block asynchronous counter using with modular decoder and multiplexer.', '6', '', 'Virtuoso, Cadence', 'learn how to done addressing between counter & decoder with the help of multiplexer.', 148);
INSERT INTO `tbl_academicproject` (`idacademicproject`, `project_title`, `college_name`, `time_duration`, `role`, `team_size`, `project_description`, `tools_used`, `challenges`, `idstudent`) VALUES
(208, '3)	Noise reduction using CS-CMOS in mixed signal SOCs', 'Banasthali VIdyapith', '6', 'Formal, functional verification and gate level simulation of mixed signal SoCs for reducing the noise with the help of new logic family CS-CMOS.', '2', '', 'Virtuoso, Cadence/ 45nm/90nm/180nm Technology ', 'o	The circuit simulations have been performed at transistor-level for parameter extraction and verification using with its schematic capture, layout design Post simulation.', 148),
(209, 'TCL/Perl SCRIPTING', 'RV-VLSI DESIGN CENTER', '1', 'Written TCL/perl scripts to extract timing informations from timing reports.', '1', 'Written TCL and perl scripts to extract timing informations from timing reports such as number of timing paths in the report,number of setup and hold violating paths,WNS and TNS values', 'IC Compiler', '', 57),
(210, '8 Bit RISC Processor ', 'Nano scientific research center,Hyderabad.', '15 days', 'Understanding the Architecture of the Processor and Developing RTL code of various Blocks in design and instantiating them as per architecture.', '1', '', 'EDA Tools- ModelSim', '1.Understanding the architecture.\r\n2.Designing the Control Unit of Processor', 149),
(211, '8 bit RISC processor', 'NSRC', '15', 'To analyze the architecture of the processor. Building the design in RTL format. Checking of the output response according to the inputs. ', '1', '', 'MODELSIM', 'to design control unit of microprocessor.', 150),
(212, 'Router 1*3 Design and Verification', 'Maven Silicon softech Pvt Ltd', '7 day', 'Design Architeecture using verilog as well as verify it using task based verilog testbench', '1', '', ' EDA Tools: Questasim and ISE\r\n', 'For Different types of packet match all the scenario as well all the state cover in fsm. ', 151),
(213, 'An Efficient Denoising Architecture for Removal of Impulse noise in Images', 'verifxn pvt ltd', '2', 'design and verification of design ', '1', '', 'Verilog HDL and System Verilog.', 'Preserving Image characteristic ', 155),
(214, 'Water Level controller', 'Cadd Centre', '1week', 'Step down the power supply voltage to a specific range as input to Timer IC.', '3', '', '12V Transformer, Rectifier, Timer 555 IC, Relay.', 'Manually doing rectifier circuit, Soldering tiny components in an efficient way.', 157),
(215, 'Implementation of Round Robin Arbiter', 'Sandeepani School Of VLSI Design', '1', 'RTL Coding', '5', '', 'Xillinx ISE, Model Sim,FPGA-3 developement board', '-Feedback Logic\r\n-Acknowledgment Logic', 160),
(216, 'Implementation of UART', 'CDAC-NOIDA', '1 ', 'as a verilog programmer', '3', '', 'Model Sim (Mentor graphics) version 10.1b and Precision (Mentor Graphics) ', 'in baud rate ', 165),
(217, 'Weighing Machine', 'Thakur Institute of Career Advancement affiliated to CDAC ACTS', '1', 'I did Analog to Digital conversion using Inter Integrated circuit protocol. The protocol was implemented by Bit Banging concept.', '3', '', 'Custom made microcontroller (P89v51) boards. ', 'Implementing Inter Integrated circuit protocol', 166),
(218, 'Case study to explore Offloading capability in Xilinx ZYNQ7000 (SOC) using  Image Processing', 'CDAC, ACTS', '1', 'Project Selection, RTL Design of Image processing Algorithms, Design of VGA Controller', '4', '', 'Xilinx ISE, Questa Sim, ZED Board', 'Integration of modules\r\nVGA synchronisation', 167),
(219, ' I2C Bus Interface', 'CDAC ACTS PUNE', '15 days', 'design of  i2c master fsm. and scl generation. and also synthesize that.', '4', '', 'â€¢	Designing and Verification in Verilog.\r\nâ€¢	Target Device: Xilinx Vertex 4.\r\nâ€¢	Synthesis tool: Xilinx ISE 12.3.\r\n', 'during clk generation we faced some problem or during dcm application.', 168),
(220, 'Implementation of UART', 'CDAC ', '1', 'CODING', '3', '', 'Modalism, precision RTL', 'Baud rate generation', 170),
(221, 'WIRELESS ELECTRONIC NOTICE BOARD', 'CENTRAL TOOLROOM AND TRAINING CENTRE', '1 month', 'THE HARD WARE IMPLIMENATION AND PROGRAMMING', '6', '', 'LCD,8051 controller,power supply,REGULATOR(7805),Potentiometer.', '', 169),
(222, 'AHB to APB Bridge Protocol Design', 'MAVEN SILICON', '2 MONTHS', 'Dedication, hard work and smart work ', '1', '', 'HDL           	       :  Verilog \r\nTB Methodology  :   UVM (Universal Verification Methodology)\r\nEDA Tools	       :Questa-Verification Platform and Xilinx-ISE', 'To Understand the specification.', 174),
(223, 'Design of Test Chips using Multiplexed Ring Oscillators', 'Freescale Semiconductors', '3 months', '1.Optimized the structure of ring oscillators to cater given die area as Rings had to be manufactured on scribe grid lines.', '2', 'Schematic level design to layout extraction and simulation of Test chips for testing Nmos and Pmos devices characteristics using Multiplexed Ring Oscillator.', 'Cadence Virtuoso (SchematicsL and Layout XL), QRC, Calibre(DRC,LVS,ERC), Spectre', '1. The major challenge was to fit the 41 stage ring oscillator into scribe lines. The test chips designed are to be fabricated on scribe grid lines.2. Due to compactness of design i have to deal with lot of DRCs but finally sailed through.', 183),
(224, 'Script development using SKILL (Developed total of four scripts)', 'Freescale Semiconductors', '1 month', 'I designed all four scripts using SKILL independently for different purposes of automation of design.', '1', 'Requirement for creation of dummy N-transistors and P-Transistors around actual Devices under Test (DUTs) , Requirement of changing direction of huge number of PINS, Requirement of creating connectivity by just names of device terminals, Replacement of all PDKs and DDKs of one technology node with other.', 'Developed script using SKILL language (LISP dialect) of Cadence', 'Faced some coding trick problems of finding the correct coordinates of devices instantiated but easily got through..', 183),
(225, 'ROBOCON (Asia Level Robotics Competition)', 'Birla Institute of Technology,Mesra', '4 months', 'Pneumatics control, Joystick interfacing, Interfacing of motor drivers, Servo motor control, ping sensor control, holonomic drive control.', '5', 'Two robots i.e. parent and child robots were manufactured according to problem statement issued by organizing committee of ROBOCON event.', 'Aurdino boards and also some ATmega boards were used. Aurdino coding platform  used for coding the micro controller', '1. We were implementing the integrated concept of pneumatic concept with controlled valves through micro controllers for first time. Thus we faced bit problem with that.2. We also faced bit problem regarding the characters returned by joystick', 183),
(226, 'Summer Internship I : Defect Detection in FSW using Discrete Wavelet Transform', 'IIT Kharagpur', '2 months', 'Discrete Wavelet Transform, average filtering of signals, feature extraction,', '3', 'Detection of surface as well as internal defects occurring in weld materials of friction stir welding using signal processing techniques', 'MATLAB, NI Data Acquisition Boards', 'The major challenge was to find the correct feature from signal to detect the exact location of defects. Finally we done this through Wavelet Transform method', 183),
(227, 'Laptop controlled Robot', 'Birla Institute of Technology,Mesra', '1 month', 'UART communication between Laptop and microcontroller', '1', 'To control the locomotion of robot from keys of laptop', 'Docklight, AVR Studio4, Atmega 16 board', 'This was just a hobby project and no major challenge was faced. ', 183),
(228, 'ADVANCED LOW POWER RISC PROCESSOR DESIGN USING MIPS INSTRUCTION  SET', 'Vellore Institute of Technology', '2', 'rtl design', '2', '', 'nc-launch, rtl compiler, soc encounter', '1) synchronizing each module\r\n2) mismatching of drc and lvs issues\r\n3) trade-off between low power and timing constraints ', 185),
(229, 'DESIGN AND IMPLEMENTATION OF FLOATING POINT FFT BASED CONVLOUTION', 'Vellore Institute of Technology', '2', 'rtl design, working on FPGA boards', '2', '', 'quatus-II, modelsim, altera DE-2 kit', '1) using of DE-2 kit\r\n', 185),
(230, 'Verification of I2C protocol using SV Environment ', 'Sandeepani School of VLSI Design and Verification.', '2', 'Coding for generator and Driver', '4', '', 'QuestaSim', '', 191),
(231, 'Implementation of multi-valued circuits using MIFG MOSFET', 'CDAC ACTS PUNE', '10', 'Implementation of Combinational circuits', '1', '', 'Tanner 13.0', 'driving one circuit from other, Voltage division', 202),
(232, 'Design and implementation of 16bit RISC Processor on FPGA.', 'sandeepani school of vlsi design', '1', ' Designed Instruction decoder and subtraction block', '4', '', 'xilinx ISE', 'problems faced in designing signed subtraction block', 207),
(233, 'Implementaion of Advanced Encryption Standard in many core processor using FPGA', 'National Institute of Electronics and Information Technology', '2', 'RTL coding using VHDL and Verilog, test bench validation,placement and routing', '1', '', 'Xilinx 12.1 ISE, FPGA spartan 6', '', 0),
(234, 'Implementation of Advanced encryption standard in many core processor using FPGA ', 'National Institute of Electronics and Information Technology', '2', 'RTL coding using VHDL and Verilog, Test bench validation, placement and routing', '1', '', 'Xilinx ISE 12.1, FPGA spartan-6', '', 209),
(235, 'Design and Verification of SRAM CONTROLLER', 'SANDEEPANI SCHOOL OF VLSI DESIGN', '1', 'Designed the arbiter module which assigns priority based on â€œround-robinâ€ method where the priority changes at every â€œarbitration cycleâ€. ', '4', '', 'Spartan 3E,Modelsim,Xilinx ISE,Questasim', '', 211),
(236, 'Display of Data entered from Keyboard on LCD using Keyboard Controller', 'CDAC-ACTS, Pune', '1', 'Studied & Implemented the PS2 protocol & interfaced it with the ML401 Evaluation Board', '2', 'The basic aim of this project is to display data entered by a PS/2 keyboard on an LCD screen interfaced on the  ML401 evaluation board. The input will be fed from the PS/2 keyboard and the output will be seen on the LCD screen. We are using LCD in 4-Bit i.e. we are using only 4 Lines of data bus instead of using 8 Line data bus as only 4 bit is suppported for LCD on ML401 Evaluation Board. In this Method, we are Splitting Bytes of data in Nibbles. When successfully interfaced with LCD we will be saving 4 Lines, which can be used for other purposes.', 'Hardware:\r\nML401 Evaluation Board\r\nPlatform cable USB\r\n6 PIN PS2 control cable\r\n\r\nSoftware:\r\nQUESTA SIM.\r\nISE Design Suite\r\niMPACT', 'Various errors occurred while interfacing the two modules i.e. PS2 and LCD,mainly due to variations in the delay timings and the functioning of the Flag bit that marks the arrival of new code.The errors were corrected by adjusting the debounce timing', 214),
(237, 'Display of Data entered from Keyboard on LCD using Keyboard Controller', 'CDAC ACTS Pune', '1', 'LCD controller, LCD Controller and Keyboard controller interface', '2', '', 'Xilinx ISE, QuestaSim, Impact, ML401 Evaluation Board', 'Different counters were implemented for different purposes. Timing of different counters had to truncated\r\nHardware verification also brought up many issues which had to be corrected', 215),
(238, 'Design of 8-bit micro-controller design', 'VIT university Chennai campus', '4', 'ALU of the controller', '3', '', 'XILINX and Cadence', '', 237),
(239, '4-bit multiplier', 'VIT university Chennai campus', '4', 'Designing algorithm ', '3', '', 'XILINX', '', 237),
(240, 'Router 1X3 Design and Verification', 'Maven Silicon Softech Pvt. Ltd. ,Banglore', '1', 'we both are involved in the each module of the project design and verification', '2', 'Routing the packet from server to clients based on the readability of the client without any error', 'Xilinx Software.', '', 260),
(241, 'Visitor Counter using ARM controller.', 'CRANES VARSITY', '8', 'CODING', '2', '', 'ARM (LPC 2148)', '', 262),
(242, 'SPI verification', 'Maven Silicon Softech Pvt. Ltd. ,Banglore', '1', 'we both are involved in the each module of the project design and verification', '2', 'the serial communication between the SPI master and SPI slave based on the transmission control signals', 'Questa sim software', '', 260),
(243, 'Wireless Energy Transmission using mutual inductance coupling', 'Bharath Electronics Limited (BEL)', '4', 'MATLAB Programmer and Coil design', '4', '', 'MATLAB, PADS Layout', 'Design of coil', 266),
(244, 'Implementation of IPv6 in FPGAâ€', 'Central Research Laboratory', '10 months', 'to deisgn the protocol of L2/L3 layer in TCP/IP', '1', '', 'Quartus II', 'To design the live protocol', 271),
(245, 'An SRAM based architecture for TCAM', 'Clarozon Technologies', '1', 'Analyzing, Designing,Time,area and power analysis.', '1', '', 'Tanner EDA,Micowind,DSCH.', '', 274),
(246, 'Enhanced memory reliability against multiple cell upsets using Decimal Matrix Code', 'Clarozon Technologies', '1', 'Analyzing, RTL Designing using VHDL,Simulation and synthesis.', '1', '', 'Modelsim,xilinx,VHDL.', 'Implementaion of error correcting part.', 274),
(247, 'RTL Verification of Ethernet Receiver module using SV for high functional and code coverage.', 'RV-VLSI Design Center', '20 days', 'Understanding the Design Specification and developing the verification plan, developing the error free test bench  and getting 100% functional coverag', '1', '', 'Mentor Graphics Questa Sim', 'To understand the complexity of the design and to write different test cases and to increase the functional coverage', 54),
(248, 'DESIGN AND CHARACTERISATION OF RS485 IP CORE USING ALTERA DE 2 KIT', 'NATIONAL INSTITUTE OF ELECTRONICS AND IT(DOEACC)', '3', 'HAVE DONE THE TRANSMITTER MODULE OF THE PROJECT AS WELL AS VERIFICATION OF ENTIRE MODULE', '3', '', 'VERILOG,MODELSIM,ALTERA QUARTUS,ALTERA CYCLONE', 'IT WAS DIFFICULT TO GET THE DESIRED BIT RATE AS THE DATA INTEGRITY WAS EFFECTED WITH THE DATA RATE.ALSO IT WAS CHALLENGING TO SYNC THE TRANSMITTER AND RECEIVER AS ALSO TO PROVIDE PARITY CHECKING TOWARDS THE END', 292),
(249, 'AXI 2 OCP â€“ Verification', 'smart chip design', '6', 'RTL design verification using system verilog', '2', 'AXI2OCP design protocol a Verification IP (VIP) is developed. The AXI is acting as the Master control and OCP is acting as the slave control over the DUT. The both VIPs are configured under a common environment and updated under common test case.', 'QUESTA SIM', '', 300),
(250, 'Develop test bench of ETHERNET TRANSMITTER to verify  ETHERNET TRANSMITTER design from design specification', 'RV-VLSI design center', '0.5 Months', 'Test bench of  ETHERNET TRANSMITTER using system verilog', '1', 'ETHERNET TRANSMITTER is in charge for transmitting the data ,gets data that needs to be TX from WISHBONE (WB) information module in the byte form.Performing MAC layer functions and support full duplex  and detect too short and long packets. ', 'Mentor graphics questa sim', 'Maximum code coverage and functional coverage when changing different test cases ,understanding of the functionality, Randomization of constraints using different seed in system verilog,preparing verification plan from the design specification.', 86),
(251, 'Design and Verification of Data Acquisition controller for ADC 0808', 'CoreEL Technologies,Sandeepani School of VLSI Design', '2', 'Team leader and Design Team member', '5', '', 'Modelsim,Xilinx ISE,Spartan 3E,ADC 0808, breadboard,connection wires', 'Undersanding specification of ADC 0808,\r\nCreating microarchitecture- writing FSM description of design,\r\nCoding the FSM in verilog,\r\nrewritig with feedbacks from the verification team.', 317),
(252, 'SRAM Controller design', 'CoreEL Technologies,Sandeepani School of VLSI Design', '6', 'Designer', '1', '', 'Modelsim,Xilinx ISE', 'Understanding the specification of SRAM from ISSInc.,\r\nCreating microarchitecture-writing fsm model,\r\ncoding fsm,\r\nsimulating for functional verification', 317),
(253, 'LDO', 'CHIPEDGE TECHMOLOGIES', '1 ', 'MATCHING HAS BEEN DONE FOR THE INPUT AND OUTPUT PAIR OF TRANSISTORS.TAKE CARE OF EM THROUGH ROUTING, DRC AND LVS CLEAN', '1', '', 'SYNOPSYS CUSTOM DESIGNER FOR DESIGN.ICV FOR VERIFICATION', 'MATCHING IN INPUT AND OUTPUT PAIR OF TRANSISTORS, COMMON CENTROID ROUTING.PASS TRANSISTOR DESIGN.', 324),
(254, 'Customized USB Device Driver for BlueBoard ADC', 'Sunbeam institute of information technology (CDAC)', '1', 'First of all we spend lot of time in understanding the USB and its device driver, then how to run and link to the linux (CentOS)', '2', '', 'Linux, Blueboard, and LCD', 'mainly Programming,  and to understand the board configuration.', 346),
(255, 'Low Drop Output (LDO)', 'Chip edge Technologies Pvt Ltd', '3', 'Layout Design', '1', '', 'Synopsys Custom Designer and ICV for DRC/LVS.', 'Matching makes problem in critical inputs, LVS', 341),
(256, 'Current Multiplier', 'Chip edge Technologies Pvt Ltd', '3', 'Layout Design', '1', '', 'Synopsys Custom Designer and ICV for DRC/LVS.', 'Electron migration, IR drop,Matching', 341),
(257, 'ïƒ¼	Single Stage OPAMP ', 'Chip edge Technologies Pvt Ltd', '3', 'Layout Design', '1', '', 'Synopsys Custom Designer and ICV for DRC/LVS.', 'Latchup, Esd, Electronmigration', 341),
(258, 'TWO STAGE OPAMP', 'CHIP EDGE TECHNOLOGIES PVT LTD', 'LESS THAN 15 DAYS', ' LAYOUT DESIGN ', '1', '', ' SYNOPSIS CUSTOM DESIGNER', ' MATCHING SHIELDING CONSTRAINS , AND COMPACTNESS ', 347),
(259, 'Block level Layouts ', 'Chip edge Technologies Pvt Ltd', '3', 'Layout Design', '1', '', 'Synopsys Laker and Hercules  for DRC/LVS.', 'Maintain Standard Height, Half DRC,  Critical Routing', 341),
(260, 'Display of Data entered from Keyboard on LCD using Keyboard Controller', 'CDAC-ACTS, Pune', '1', 'Studied & Implemented the PS2 protocol & interfaced it with the ML401 Evaluation Board', '2', '', 'Hardware:\r\nML401 Evaluation Board\r\nPlatform cable USB\r\n6 PIN PS2 control cable\r\n\r\nSoftware:\r\nQUESTA SIM.\r\nISE Design Suite\r\niMPACT\r\n', 'Various errors occurred while interfacing the two modules i.e. PS2 and LCD. Mainly the errors occurred due to variations in the delay timings and the functioning of the Flag bit that marks the arrival of new code. The errors were rectified by changing the delay timings in the Debounce logic of the PS2 module & introducing new states in LCD module for the Flag bit and other extended keys.', 350),
(261, 'PCIe to Wishbone Bridge', 'CDAC,Pune', '1', 'PCIe  data Deserialization & Decoding design in Verilog.', '4', '', 'Emacs editor, Questa Sim, Xilinx ', 'to match the clock frequency  PCIe & Wishbone Bridge which operates in different frquency with the help of Asynchronous FIFO.', 352),
(262, 'I2C PROTOCOL', 'SOFCON INDIA PVT LTD', '6 MONTH', 'VERILOG CODING', '1', 'I2C is a two-wire, bi-directional serial bus that provides a simple and efficient method of\r\ndata exchange between devices. It is most suitable for applications requiring occasional\r\ncommunication over a short distance between many devices. The I2C standard is a true\r\nmulti-master bus including collision detection and arbitration that prevents data\r\ncorruption if two or more masters attempt to control the bus simultaneously.\r\nThe interface defines 3 transmission speeds:\r\n- Normal: 100Kbps\r\n- Fast: 400Kbps\r\n- High speed: 3.5Mbps\r\nOnly 100Kbps and 400Kbps modes are supported directly. For High speed special IOs\r\nare needed. If these IOs are available and used, then High speed is also supported\r\n', 'MULTISIM XILINX', '', 358),
(263, 'APB MASTER SLAVE DESIGN', 'Nagarjuna College of Engineering', '2 months as miniproject', 'Design, Synthesis and Presentation', '1', '', 'Cadence tool suite', '1. converting the concepts to code using System verilog coding technique. 2. Design of FSM 3. 97% code coverage ', 338),
(264, 'I2C Master Slave Design', 'Nagarjuna College of Engineering', '1', 'Design, Synthesis and Presentation', '1', 'I2c is a serial bus protocol.', 'Cadence Tool Suite', 'Done as mini project during college days. 1. Implementation of FSM', 338),
(265, 'Sigma Delta Converter', 'Nagarjuna College of Engineering', '1', 'Design, Synthesis and Presentation', '1', '', 'Cadence Tool Suite', '1. Giving the analog input', 338),
(266, 'IMPLEMENTATION OF LZ78 DATA COMPRESSION ALGORITHM USING VERILOG HDL', 'NATIONAL INSTITUTE OF ELECTRONICS AND INFORMATION TECHNOLOGY', '45 DAYS', 'IMPLEMENTATION OF ALGORITHM', '3', '', 'XILINX ISE 14.1, MODELSIM', '1. IMPLEMENTING THE ALGORITHM IN VERILOG \r\n2.DATA TAKEN FOR COMPRESSION SHOULD BE LARGE\r\n3.ACHIEVING COMPRESSION RATION\r\n4. ACHIEVING GOOD THROUGHPUT', 357),
(267, 'AXI UVC - AMBA AXI4 Protocol Verification', 'Maven Silicon VLSI Design and Training Center', '1', 'Verification of the protocol', '1', '', 'Questasim', '', 371),
(268, 'I2C Controller', 'CDAC', '40 days', 'Decoding code', '4', 'I2C controller is a very popular 2 wire serial communication protocol. We have decoded the code first and then check them on FPGA Kit provided by our college.', 'FPGA (spartan 3E)', 'Code Understanding and decoding.', 370),
(269, 'SPI verification', 'maven silicon', '1 month', 'created the test bench using UVM and verified theproject.', '1', '', 'questasim', '', 375),
(270, 'Energy Efficient Median Filtering using Virtex 4 FPGA and display on  MATLAB using UART', 'CDAC ACTS Pune', '1', 'Programming in MATLAB, observing and testing results from FPGA', '4', '', 'Virtex 4 FPGA , MATLAB, UART, Verilog, Xilinx ISE', 'Programming in MATLAB, observing and testing results from FPGA, Programming in Verilog, memory Scheduling', 379),
(271, 'Five Movement Robot (PG-DVLSI mini project)', 'C-DAC Mumbai (Thakur Institute of Career Advancement)', '1', 'DOT Matrix PCB Soldering and Design for 4 DC Motor IC LM293D, Few parts for Coding in Verilog', '4', '', 'Xilinx ISE, CPLD XC9572, Customized build Griper and Base from acrylic and wood respectively and Wireless Module    ', 'Managing Weight of the motors and Battery Pack ', 380),
(272, 'SPI Master implementation on FPGA(PG-DVLSI)', 'C-DAC Mumbai (Thakur Institute of Career Advancement)', '2', 'Coding SCK Clock Logic, Receive and Transmit shift Register ', '4', '', 'Xilinx ISE, Coding in VHDL, Spartan-6 FPGA', '', 380),
(273, 'Standard cells,Level shifter,BGR,Op-Amp,DAC,PLL,SRAM', 'Institute of silicon systems pvt ltd', '3 ', 'Draw the layouts from Net list and Schematic, and done verification also like DRC,LVS', '1', '', 'Cadence virtuoso 6.1.4, Cadence virtuoso 6.1.6,  \r\nverification- Assura, PVS ,\r\nTSMC 130 nm, GPDK 45 nm.', 'Layout will be done in optimized way, and matching the critical devices, avoid latch up, antenna effect . protect the sensitive signals with shielding. Taken care on Electro migration with wider metals. Floor plan also place major role in layout.', 363),
(274, 'Design of Finger Print Recognition System', 'GLOBALS RESEARCH INNOVATION & DEVELOPMENT, Bengaluru', '4', 'Designing of Finger Print Recognition system in Verilog', '1', '', 'Xilinx ISE 12.3', '', 322),
(275, 'Design of Fast Fourier Transform (FFT)', 'GLOBALS RESEARCH INNOVATION & DEVELOPMENT, Bengaluru', '2', 'Designing the 8X8 FFT through verilog.', '1', '', 'Xilinx ISE 12.3', '', 322),
(276, 'Design and Verification of Physical Layer USB3.0', 'GLOBALS RESEARCH INNOVATION & DEVELOPMENT, Bengaluru', '5', 'Design the transmitter part of USB 3.0 and verification in System Verilog', '2', '', 'Xilinx ISE 12.3 and Questasim 10.0', '', 322),
(277, 'Design and Verification of Random-access Memory (RAM).', 'GLOBALS RESEARCH INNOVATION & DEVELOPMENT, Bengaluru', '3', 'Design of RAM in verilog and verification in system verilog', '1', '', 'Xilinx ISE 12.3 and System Verilog', '', 322),
(278, 'Study of Avionics System of Light Combat Aircraft (LCA)', 'Hindustan Aeronautics Limited (HAL), Bengaluru', '1', 'Study on avionics system of HAL Tejas Aircraft.', '1', '', '', '', 322),
(279, 'â€¢	Educational Website (www.imes.edu.in)', 'imes.edu.in', '6', 'development and designing and database handling ', '3', '', 'mysql,apache,Dreamweaver, ', 'in this project we use some different technology like php and java . and this have all advanced design .', 383),
(280, 'Verification of Serial Peripheral  Interface  Master Core', 'Maven Silicon,Bangalore', '1', 'Simple, compact, logical IP core hardware interfaces that  require very few logic gates.MASTER / SLAVE architecture for very flexible system  designs.', '2', '', 'Xilinx', 'Developed a suitable Coverage model.', 382),
(281, 'high speed transmitter and receiver', 'ARF DESIGN private limited', '6', 'DESIGNING OF ANALOG LAYOUTS ', '5', '', 'galaxy custom designer,virtuoso', 'dealing with drc and lvs and designing layouts', 386),
(282, 'Seral Peripheral Interface ', 'Maven Silcon Softech Pvt Limited', '2 months', 'verifeid the RTL and achieved Functional Coverage of 95%', '2', '', 'Xilinx, ModelSim, Questasim', 'Data sending from Slave', 401),
(283, 'custom design ofm standard cells', 'IIVDT', '3 months', 'designing the circuits and obtaining the layout for basic cells ', '1', '', 'cadence virtuoso', 'learning the tool for the first time took a lot of time', 404),
(284, 'Design and FPGA implementation of RISC processor', 'Snadeepani school of VLSI design', '25 days', 'as a team lead I designed Instruction decoder and adder/subtractor block, RAM,and top level design of processor.', '4', '', 'Xilinx ISE 14.4\r\nHDL: Verilog\r\nHVL: System-Verilog', 'challenges faced at timing simulations', 405),
(285, 'Customized USB Device Driver for LPC2148 (BlueBoard).', 'CDAC(Sunbeam Institute of Information Technology)', '1', 'Writing Device Driver ', '2', '', 'Linux GCC', 'Developing of Firmware', 407),
(286, 'Router 1x3 â€“ RTL design and Verification', 'Maven silicon Soft tech pvt ltd', '15days', 'Verified the RTL model using System Verilog, Generated functional & Code coverage for the RTL Verification Sign-Off', '1', '', 'Modelsim, Questa-Verification Platform & ISE', 'designed & described the functionality using Verilog HDL', 421),
(287, 'Dual Port RAM â€“ verification', 'Maven silicon Soft tech pvt ltd', '15days', 'Verified the RTL Module using UVM, Generated functional & code coverage for the RTL Verification Sign-Off', '1', '', 'Modelsim, Questa â€“ Verification Platform & ISE', 'Architected the class based verification environment using UVM.', 421),
(288, 'Physical coding sublayer design', 'maven silicon', '1 month', 'design', '1', '', 'xilinx', '', 77),
(289, 'Area Efficient parallel FIR digital filter Implementation', 'Boffin Tech, Namakkal', '2', 'The FIR filter contain more number of multipliers. This multiplier take more area on FPGA and more power. Complex to design.', '2', '', 'The design is simulated by using model sim 6.4a and synthesis by quartus II 9.0. it implemented on cyclone II FPGA', 'multipliers are replaced by adders.It is very easy to design.', 449),
(290, 'Area Efficient parallel FIR digital filter Implementation', 'Boffin Tech, Namakkal', '2', 'The FIR filter contain more number of multipliers. This multiplier take more area on FPGA and more power. Complex to design.', '2', '', 'The design is simulated by using model sim 6.4a and synthesis by quartus II 9.0. it implemented on cyclone II FPGA', 'multipliers are replaced by adders.It is very easy to design.', 449),
(291, 'Industrial Training', 'KELTRON', '1', 'Completed a seminar based on IEEE transaction paper(Performance analysis of new cmos output buffer)', '5', 'A new CMOS output buffer with low switching\r\nnoise and load adaptability is presented in this paper.\r\nThe proposed circuit consists of two stages; first stage is\r\nset to reduce switching noise, static power dissipation\r\nand also output ringing. The second stage involves\r\nenough speed and full dynamic range. The performance\r\nof the proposed circuit is examined using Cadence and\r\nthe model parameters of a 180 nm CMOS process. The\r\nsimulation results have confirmed that the proposed\r\noutput buffer can reduce propagation delay compared\r\nwith the previous designs. The topology reports low\r\nsensitivities and has features suitable for VLSI\r\nimplementation.', 'XILINX,DSCH,MICROWIND', '', 428),
(292, 'Internship ', 'AUDREY TECHNOLOGIES', '6', 'IEEE  PROJECTS,LIVE INDUSTRIAL PROJECTS ', '1', '', 'XILINX,CADANCE,MICROWND,', '', 428),
(293, 'Top level', 'Institute of Silicon Sytens', '15 days', 'lead role', '1', 'To perform audit checks, Floor Plan, Power Plan, Placement, IPO, Trial Route, Timing Analysis, CTS, Detail Routing', 'SOC encounter', 'To achieve 0 % congestion at trial route stage', 461),
(294, 'Minsoc', 'Chipedge', '4', 'Floorplanning, powerplan, placement, CTS and routing; fixing the violations', '1', '', 'ICC synopsys, primetime, calibre, redhwak', 'faces the huge congestion after placement, fixed by rearranging the macros, fixes the setup and hold violations, IR drop analysis, Crosstalk fixes. ', 463),
(295, ' Design and implementation of electronic voting machine', 'Technolexis', '1', 'Verilog RTL coding, Project specifications, documentation', '1', '', 'Xilinx ISE 14.7, Spartan 3 FPGA, Verilog HDL, ISIM', 'Implementing cominational counters in FPGA', 172),
(296, 'CRC generation and error detection using FPGA', 'Technolexis', '1', 'Verilog RTL coding, peoject specifications, documentation', '1', '', 'Xilinx ISE 14.7, Spartan 3 FPGA, ISIM', 'Handling a cumbersome Verilog code was bit challenging.', 172),
(297, 'Test power Aware BIST:', 'iMspired Solutions', '6', 'power reduction at abstraction level', '4', '', 'EDA Tools: Cadence RTL compiler RC9.1.205, Cadence Encounter test ET10.1.106,\r\n\r\n\r\n', 'Task: employing clock gating and scan staggering to reduce the testing power, and scan chain\r\nsegmentation to reduce the testing time.\r\nChallenges: scan staggering implementation with clock gating logic and planning a test session.\r\n', 0),
(298, 'Test power Aware BIST:', 'iMspired Solutions', '6', 'power optimization at abstraction level and implementation at design level', '4', '', 'Cadence NCSIM\r\nCadence RTL compiler RC9.1.205,\r\nCadence Encounter test ET10.1.106', 'Task: employing clock gating and scan staggering to reduce the testing power, and scan chain segmentation to reduce the testing time.\r\nChallenges: scan staggering implementation with clock gating logic and planning a test session.\r\n', 465),
(299, 'Router 1x3 Design and Verification', 'Maven Silicon Softech Pvt Ltd', '1', 'FIFO Design using Verilog, Environment development using UVM for Verification', '2', '', 'Xilinx ISE, Questa Sim', '', 458),
(300, 'Dual Port RAM â€“ RTL design and Verification', 'Maven Silicon Softech Pvt Ltd', '1', 'Implemented the Dual Port Ram using Verilog HDL independently, Architected the class based verification environment using SV and UVM.', '2', '', 'Xilinx ISE, Questa Sim', '', 458),
(301, 'UART (Universal Asynchronous Receiver/Transmitter) IP CORE â€“ Verification', 'Maven Silicon Softech Pvt Ltd', '0.5', 'Architected the reusable Test Bench Environment with UVM Methodology', '1', '', 'Questa Sim', '', 458),
(302, 'AXI', 'maven - silicon', '2', 'AXI communication protocal', '1', '', '', '', 472),
(303, ': â€œA NEW REVERSIBLE DESIGN OF BCD ADDER IMPLEMENTING   EDA', 'GREATER IT SYSTEMS', '6 MONTHS', 'VLSI', '1', '', 'TANNER SOFTWARE', '--', 471),
(304, 'Heart Rate Measurement Using Fingertip', 'Amal Jyothi College of Engineering', '6 months', 'Designing, Soldering and Testing', '4', '', '8051 microcontroller, Embedded C', 'Designing the circuit and minimization of noise was the main challenge. Soldering the correct way and integration with 8051 along with its coding was the next major challenge.', 495),
(305, 'Design and Implementation of Autopilot Controller using GPS and Sensor Suites', 'NAL, Bangalore', '8', 'Schematic design + Driver software design and development', '1', '', 'Keil Âµvision 5, STM Cube MX, ORCAD', '', 501),
(306, 'Adaptive Scheduling of Traffic Signal using OpenCV', 'VIT, Vellore', '4', 'Hardware interfacing + Programming', '3', '', 'Raspberry Pi, Open CV', '', 0),
(307, 'Adaptive Scheduling of Traffic Signal using OpenCV', 'VIT, Vellore', '4', 'Hardware interfacing + Programming', '3', '', 'Raspberry Pi, Open CV', '', 501),
(308, 'Implementation of Secured Wireless Communication between two Arm Processor based devices using RSA Algorithm', 'VIT, Vellore', '4', 'Hardware interfacing + Programming', '3', '', 'Technology	C, Embedded C\r\nTools used	        NUVOTON( ARM Cortex M0 )', '', 501),
(309, 'Embedded Web Server Application for Industrial Automation', 'VIT, Vellore', '4', 'Hardware interfacing + Programming', '3', 'The prime objective of this paper is to design a remote data acquisition system which is controlled by Linux portable ARM processor and web server application with GPRS technology. This system focuses not only on device monitoring but also control it', 'Technology	Python, Webserver\r\nTools used	        Raspberry Pi, Apache, SQLite', '', 501),
(310, 'DMA ', 'DKOP LABS', '2 MONTHS', 'IDENTIFICATION OF FUNCTIONALITY AND CONSTRAINTS, DESIGN OF FSM, GATE LEVEL DESIGN OF CELL, VERILOG CODING', '1', '', 'XILINX FOR DESIGN AND IMPLEMENTATION OF THE MODULE ', 'MAINTAINING THE TIMING SPECIFICATIONS AND INTEROPERABILITY AS PER THE CONTROL SIGNALS. \r\nDESIGN OF FSM. ', 505),
(311, 'Implementation of Round Robin Arbiter', 'Sandeepani School of VLSI', '1', 'Dividing in Submodules and Write Verilog code and Documentation', '3', '', 'Software Tools: Xillinx ISE, Model Sim\r\nHardware: FPGA-3 developement board', 'Digital design, Verification', 522),
(312, 'Designing an alaram clock', 'RV-VLSI Design Center', '1', 'RTL Design Engineer', '1', '', 'verilog', 'Architecture of an alarm clock, designing of hours, minutes and seconds counter, loading a value into these counters to set alarm.', 524),
(313, 'Description: Design the DTMF processor with 180nm Technology from cell level implementation.', 'Orange Semiconductor Pvt Ltd', '3', 'Complete PNR Flow.', '1', '', 'Cadence SOC encounter', '', 528),
(314, 'Design the Leon processor with 45nm Technology from Block level implementation.', 'Orange Semiconductor Pvt Ltd', '3', 'Complete PNR Flow.', '1', '', 'Cadence SOC Encounter , Prime Time and Synopsys ICC Complier', '', 528),
(315, 'Robotic Arm', 'ICIT PVT LTD', '6', 'Team leader, mostly software, motors allignment', '4', '', 'Proteus, PIC controller, ', 'Button assembly with motors alignment', 541),
(316, 'ASIC Design and Verification', 'Smart Chip Design Training Institute', '6 ', 'Design and Synthesis of a RISC Stored - Program Machine, Ethernet Switch - Verification, Network Router Switch Verification.', '1', '', 'Questa Sim 10.0b.', '', 560),
(317, 'System Verilog & PERL ', 'VLSI GURU Training Institute', '6', 'AXI VIP Development using SystemVerilog, Memory Controller Functional Verification using System Verilog.', '1', '', 'Questa Sim 10.0b, Cygwin Terminal', '', 560),
(318, 'VLSI  schematic and layout design', 'Sanklyp semiconductor Pvt. Ltd. , Bangalore', '24 (part time)', 'Designing of logic gates, op-amps and running LVS and DRC check on these.', '1', '', 'Cadence Virtuoso (180nm)', 'working on cadence tool was little bit in beginning. ', 562),
(319, 'implementation of i2s master and slave bus controller on fpga', 'boffintech', '3 months', 'design using verilog, part of documentation and PPT preparation ', '4', '', 'modelsim, quartus II, cyclone II fpga (DE2 Board)', 'design the transmitter and receiver and also reach the goal within deadline ', 238),
(320, 'Analysis and Design of BiCMOS Logic for Multipliers in 180nm Technology', 'VEL TECH MULTI TECH ENGG COLLEGE', '4 MONTHS', 'Deisgn of BiCMOS logic (drawing the schematic)', '3', '', 'CADENCE SPECTRE AND ASSURA', '', 572),
(321, 'Design and Implementation of BCD multiplier on FPGA', 'CDAC (TICA, Mumbai)', '1', 'Implementation of multiplier and showing it on seven segment', '2', '', 'Xilinx ISE Design Suite', 'bad output for wrong input\r\nFlickering of BCD\r\nProblems with Enable pin of the seven segment', 574),
(322, 'SPI implementation using FPGA', 'TICA,CDAC', '1 month', 'design the spi control state machine', '4', '', 'Xilinx ISE Design Suite', 'Time duration was less So cannot implement the hardware ', 573),
(323, '5 bot movement ', 'TICA,CDAC', '1 week', 'verification', '3', '', 'Modelsim', 'motor driving circuit design', 573),
(324, 'AMBA AXI4 INTERCONNECT AND MASTER SLAVE INTERFACING', 'CDAC-ACTS', '1', 'Verification test Cases', '4', '', 'Xilinx ISE', 'In self testing Checker', 578),
(325, 'Design and Implementation Of RISC Processor', 'CDAC, Noida', '01', 'Created mux , flip flops using verilog .', '4', '', 'Model SIM', '.When  we started our project , we follow bottom to top technology. Now the major challenge is to reconnect the small modules and to function as one.', 582),
(326, 'Design of 8 bit three stage pipelined Processor using Structured Datapath Design Flow', 'Intel India Pvt. Ltd, Bangalore.', '10', 'Designed it individually (Just for learning design flow)', '1', '', 'Intel In House Tools', 'Fixing all timing paths for setup and hold violations, Reduce leakage power, To reduce dynamic power, To reduce the time for critical path ', 584),
(327, 'Design of 16 bit RISC Processor on FPGA using VHDL', 'National Institute of Technology Karnataka, Surathkal', '2', 'Understanding MIPS architecture and  VHDL Programming ', '2', '', 'Modelsim, Xilinx ISE and  Chipscop', 'Design a clock generator to provide clock for all 5 stages of execution and implement branch instruction', 584),
(328, 'Implementation of 8 bit Barrel Shifter schematic and layout using Electric Tool in 250 nm Technology', 'National Institute of Technology Karnataka, Surathkal', '2 ', 'Schematic and Layout design for Barrel Shifter', '2', '', 'Electric Tool: used for designing schematic and layput\r\nSpice: Circuits simulation', 'Placement and routing', 584),
(329, 'Design of Configuration Logic Block (CLB) based on XC-4000 series FPGA using Cadence Virtuoso', 'National Institute of Technology Karnataka, Surathkal', '3', 'Understanding CLB architecture, Configuration of FPGA. Schematic Design', '2', '', 'Cadence-Virtuoso', 'How to configured the CLB for particular function. \r\nconfigure CLB as 16X8 bit distributed RAM.', 584),
(330, 'Design of a DRAM Memory cell by using CNT-FET.', 'vit university', '6months', 'verilog-A model implementing in cadence', '1', '', 'cadence 180nanometer technology', 'power,area  optimization,', 563),
(331, 'Efficient CNT-FET Galois Design As a Basic Ternary-Valued ', 'vit-university', '6months', 'ternary logic designs using CNT FFT', '1', '', 'cadance', 'better utilization of logics', 563),
(332, 'A novel low-power full-adder cell for low voltage.', 'vit-university', '6months', 'learning digital basic fundamental and methodologies to design different adder circuitry ', '1', '', 'cadence virtuoso ', 'area optimization ', 563),
(333, 'Approach to low leakage power VLSI design', 'vit', '6 months', 'handled complete work alone', '1', '', 'Tool-CadenceÂ® virtuoso (45nm Technology).', '', 587),
(334, 'Design of 8-bit RISC Processor', 'vit', '6 months', 'handled complete work alone', '1', '', '1. Tools-Xilinx,CadenceÂ® encounter,RC,NC launch.', '', 587),
(335, 'Py Game with Bunny and Badgers', 'JNTUK,Kakinada', '4 Months', 'Coding the Py Game.', '1', '', 'Py Game', 'Within the time limit if the health is over the game is over and proved the accuracy. Itâ€™s a 200 line py code, but its simple.', 425),
(336, 'Current Comparison Based Domino for Wide Fan in Gates(Present Working) ', 'JNTUK,Kakinada', '12 months', 'Total Project', '1', '', 'HSPICE Coding', 'Wide fan-in gates designed using a 16-nm high-performance predictive technology model demonstrate 51% power reduction and at least 2.41Ã— noise-immunity improvement at the same delay compared to the standard domino circuits for 64-bit OR gates.', 425),
(337, 'CLUTTER SUPRESSION ALGORITHM FOR LANDMINE DETECTION USING GPR', 'LRDE, DRDO', '5', 'Code developer', '4', '', 'MATLAB 9.0', '', 593),
(338, 'DESIGN AND IMPLEMENTATION OF COMPLEX NUMBER MULTIPLIER USING 90nm (CADENCE) TECHNOLOGY', 'PESCE Mandya', '5', 'Schematic design, testing and Back end design', '1', '', 'Cadence virtuoso and layout editor', 'Shrinking area and power minimization', 593),
(339, 'implementation of fpga based hardware accelerator', 'BEL, CRL', '10', 'design crypto primitives and ethernet protocol', '4', '', 'virtex- 5 development board.\r\nchipscope pro analyzer\r\nwireshark', 'optimize the design to obtain greater frequency.', 610),
(340, 'AMBA AXI', 'Maven Silicon', '1', 'Builded Verification environment in UVM, Generated functional coverage', '1', 'AMBA AXI supports high performance, high frequency system designs and low latency designs.', 'Questa sim', 'Writing Driver and Moniter logic', 611),
(341, 'AMBA AHB - APB Bridge  ', 'Maven Silicon', '1', 'Architected the design, implemented the RTL using verilog and verified using verilog.', '1', '', 'ISE', 'Analysing the pipe line operation, Burst operation, Wrapping, Indenous logic.', 611),
(342, 'GPIO', 'Maven Silicon', '1', 'Architected the verification environment, verified RTL using SV, generated  functional coverage.', '1', '', 'Questa sim', '', 611),
(343, 'Router 1x3', 'Maven Silicon', '1', 'Architected the design, implemented the RTL using verilog and verified using verilog and UVM, generated code and functional coverage.', '1', '', 'ISE, Questa sim.', '', 611),
(344, 'Low Power, Area- Efficient and High Speed Fast Adder for Processing Element', 'Muthayammal Engineering College', '2', 'lead the project and finish it', '1', '', 'Modelsim ', 'I didn&#39;t get the exact values of power, area and delay. after that, i resolve the problem', 297),
(345, 'FPGA based Universal Counter', 'Indian Institute of Technology, Roorkee', '2', 'Tha main task was to design a counter that could generate states as required by user. Perform counting task as well as generate specific outputs.', '3', '', 'Xilinx ISE,  Isim simultaion, FPGA(Spartan 3E),PSPICE', '1. Sequnece detecting logic designing. Formulating the logic then designing the digital circuit for it.\r\n2. FPGA input out interaction of the design with the input sequence. Synchronizing it with the time.', 575),
(346, 'Developing an Active Power Filter for mitigation of Harmonics in line current.', 'Indian Institue of Technology, Roorkee', '3 ', 'The primary task was to develop the PLL that could provide an ideal framed signal of the line current. Then use output of PLL to  rectify line current', '3', '', 'Eagle CAD, Pspice', '1.  Finding the parameters for the PLL to get the correct line current waveform.\r\n2. Designing and then simulating the design using PSpice. Finding the reasons for any errors and noises in output.\r\n3. Designing of the PCB board for the complete circuit', 575),
(347, ' STANDARD CELLS AND SIZING STRATEGY', 'Amrita school of engineering, kollam', '2 month', 'schematic and layout work', '2', 'It describes the characteristics and analysis of various combinational and sequential standard cells which are obtained from simulations performed in Cadence. ', 'cadence virtuoso 90 nm technology', 'sizing strategy in order to  equalize the rise time and fall time of standard cells', 566),
(348, 'OPAMP DESIGN', 'Amrita school of engineering, kollam', '1 month', 'schematic design ', '2', 'It describes the analysis of Single stage fully differential Telescopic Op-amp which are obtained from simulations performed in Cadence (Virtuoso).', 'cadence virtuoso 90 nm technology', ' to get gain of (opamp) 60dB', 566),
(349, ' SRAM DESIGN', 'Amrita school of engineering, kollam', '1 month', 'design', '2', 'A SRAM cell must meet requirements for operation in submicron / nano ranges. The scaling of CMOS Technology has significant impact on SRAM cell. It describes the characteristics and analysis of conventional SRAM-6T which are obtained from simulations', 'cadence virtuoso 90 nm technology', '', 566),
(350, 'MULTILPIER DESIGN ', 'Amrita school of engineering, kollam', '2 month', 'Matlab coding', '2', '', 'MATLAB ,  xilinx,Modelsim DE 6.5e', '', 566),
(351, 'FIR FLTER DESIGN ', 'Amrita school of engineering, kollam', '2 month', 'Matlab coding', '2', '', 'MATLAB .XILINX,MODELSIM DE 6.5e', '', 566),
(352, 'Design and advanced verification of ARM AMBA APB 3.0 using System Verilog and UVM', 'MIT,MANIPAL', '10', 'design ,verification', '1', '', 'cadence incisive', '', 621),
(353, 'Project:- AMBA AXI-4 Protocol Verification ', 'MAVEN SILICON', '1', ' configurable UVM based verification IP.', '1', '', 'Questa sim ,xilinx', 'to verify out of order response.\r\ntrying for interleaving concept from axi3\r\n', 627),
(354, ' (UART)Universal asynchronous receiver/transmitter Design.', 'maven silicon', '1', 'Design using Verilog HDL independently.', '1', '', 'xilinx ise.', 'Responsibilities:\r\ndesign should full synthesis.\r\ndesign should work in simplex mode,half duplex and full duplex mode.\r\n', 627),
(355, '(SPI) Serial Peripheral Interface Bus verification  ', 'maven silicon', '1', 'verify SPI using uvm', '1', '', 'questa sim', '', 627),
(356, 'Verification of GMII Interface in System Verilog(OVM/UVM)', 'Deep Thought Technologes', '1 months', 'Interestingly whole project Done by me', '1', '', 'QuestraSim for Design and Verification.', '', 629),
(357, 'Design and Verification of AXI Interface in Verilog HDL:', 'Deep Thought Technologies', '1 month', 'Whole Project done by me', '1', '', 'EDA Playground (Online Tool) and QuestraSim for simulation ', '', 629),
(358, '1.	Design and Implementation of a Simple 32-bit RISC Processor', 'Deep Thought Technologes', '1 month', 'Whole Project done by me', '1', '', 'Xilinx ISA 13.1', '', 629),
(359, 'Basic Image Processing toolbox on FPGA', 'Eduvance', '1', 'The main factor was the logic part which was my contribution.', '2', '', 'Software:- Xilinx ISE Design Suite 14.5\r\nHarware:- Basys-2 Spartan 3E board\r\n                      Verilog HDL was used.', '', 630),
(360, 'SRAM Chip', 'Eduvance', '1', 'The layout of basic blocks of SRAM was designed by me. ', '2', '', 'Software :- Electric for Layout and LTSpice for Simulations.', 'The major challenge we faced is the layout not working initially because of the LVS(Layout Versus Schematic) mismatch.', 630),
(361, 'Design and Physical verification of HIGH SPEED SPI â€“ AHB IP CORE', 'IIVDT', '8', 'SPI - AHB Bridge, Designing of TOP level Architecture, SPI Interface', '4', '', 'Verilog Coding and simulation by Cadence NCVERILOG\r\nTest bench implemented in Verilog\r\nSynthesis using RTL Complier on TSMC 90nm technology.', 'Designing the SPI - AHB Bridge', 632),
(362, 'Formal Verification of Memory Controller', 'IIIT Bangalore', '6', 'Written properties in Computation Tree Logic (CTL) in VIS.  Verified the Refresh Controller and FIFO using these properties. ', '1', '', 'VIS (Verification Interaction with Synthesis) is the tool used for the  project.', 'Debugging the properties failure is the challenge and converting the Verilog code in the BLIF (Berkeley Logic Intermediate Format) is the biggest challenge.', 607),
(363, ' Physical design of DTMF using 180nm technology', 'shastra micro system', '1week', 'Gate count: 5k                    Metal Layer: 6                    Macro count: 4                           Technology: 180                                        Clock Frequency: 130MHz', '4', '', 'Soc encounter', 'Starting from Netlist in, Sanity checking of netlist and Floor planning to GDSout and delivering the Timing closed and DRC/ LVS clean database\r\n', 594),
(364, 'RTL Design of SECD CPU', 'Imperial College London', '6', 'Complete RTL Design using VHDL and Verilog including test benches and Synthesized the hardware in Altera Cyclone iii FPGA Board', '1', '', 'Modelsim, Xilinx, Altera Quartus II, Mentor Graphics.\r\nProgramming: C/C++, VHDL, Verilog, Matlab.\r\nHardware Board: Altera Cyclone III FPGA Board.', 'Converting the Software Compiler/Processor into Hardware.\r\nRTL Implementation of CPU with proper static timing analysis.\r\nImplementation of Linked lists data structures in hardware.\r\nDesign of CPU which is completely Synthesizable.\r\n', 661),
(365, 'Design and layout of Synchronous 16x8 SRAM, Ring Oscillator, PLL, Edge triggered D-Flip flop, Differential pair, and 8-bit Counter using Cadence (0.18 um technology).', 'Imperial College London', '3', 'Full Custom Design  and layout of 16x8 SRAM, PLL etc., using Cadence Virtuoso.', '1', '', 'Virtuoso Cadence Layout & Schematic Editor, Spectre, Ultrasim, Pspice, LTSpice, Matlab,  and Calibre.', 'Understanding the difference between the hand calculations and simulation results.\r\nDesigning the test benches.', 661),
(366, 'ï‚§	Design and layout of two stage operational transconductance amplifier using Cadence ', 'Imperial College London', '2', 'Full Custom Design  and analogue layout of operational amplifier.', '1', '', 'Cadence Layout & Schematic Editor, Spectre, Ultrasim, Pspice, LTSpice, Matlab, Modelsim and Calibre.', 'Matching of differential pair transistors and Improving the gain.', 661),
(367, 'Design a Metro train prototype System', 'CETPA INFOTECH PVT.LTD', '15 Aug 2010 to 15 May 2011', 'Interfacing of all the components.', '4', '', 'Micro controller programming.', 'Studied basic of assembly language program.', 657),
(368, ': TESTING AND FAULT DIAGNOSIS OF 3D- FIELD PROGRAMMABLE GATE ARRYAS.', 'nsic chennai', '1 year ', 'searching for the solutions of testing 3D FPGAS in differnt methods and excuting the coding by verilog and also solutions for fault diagnosis', '1', '', 'Xilinx power Pc processor, modelsim for verilog coding', 'simulation and experimental results for both testing and fault diagnosis of 3D FPGAS', 665),
(369, 'SPI verification', 'MAVEN SILICON', '1 month', 'Identifying the ports and writing the sequences to check the working of the ports', '1', '', '', '', 666);
INSERT INTO `tbl_academicproject` (`idacademicproject`, `project_title`, `college_name`, `time_duration`, `role`, `team_size`, `project_description`, `tools_used`, `challenges`, `idstudent`) VALUES
(371, 'GPIO Verification', 'MAVEN SILICON', '1 month', 'Identifying the ports and writing the sequences to check the working of the ports,responsible for architect the class based verication environment.', '1', '', 'QuestaSim', 'Collecting and comparing the data size of the master and slave fifo in scoreboard. Writing the sequences for configuring the ports.', 666),
(372, 'Power optimization in RTL phase for PIC32 Microntrollers', 'Microchip Technology India', '12', 'Changing the RTL using sequential analysis to obtain low power.', '1', '', 'Design Compiler, PrimeTime, Questa CDC, Spyglass Lint, Questa AMS, Synopsys Formality. ', '', 548),
(373, 'Open Power Modeling Methodology for Complex SOC architecture ', 'MSRUAS', '6', 'POWER MODELLING, CLOCK GATING,PHYSICAL DESIGN OF SOC ', '1', '', 'CADENCE VIRTEX 5', 'PHYSICAL DESIGN, WRITING SCRIPTS FOR CONSTARINTS', 672),
(374, '"Implementation of I2S Master and Slave Bus Controller on FPGA"', 'BOFFINTECH', '3', 'To Design the RTL Code for Transmit Master and Part of Document and PPT Presentation', '1', '', 'Soft wares:\r\n        1.RTL Simulation-ModelSim\r\n       2.RTL Synthesis-Altera-Quartus-II\r\nHardware:\r\n     Altera DE-2 board-Cyclone II-Signal tap analyzer\r\n', 'Understanding the on chip communication in SOC.To draw the Micro Architecture and design the individual block in Transmit and Receiver Master.Working with the Signaltap II logic analyzer tool in Quartus.', 484),
(375, 'Wireless Controlled Electrical Appliances Using Android 	Application', 'cdac', '2', 'Hardware interfacing and software development using   embedded c. ', '4', '', 'ARM7.Keil', '--', 680),
(377, 'GSM Based Home Automation', 'Coders & Developers', '2', 'Board Design Development, Code Modification, Assembling , Testing, Debugging', '2', '', 'SIM900, Arduino Mega development board, USB to Serial Converter,  Relays, Arduino IDE, Motor for load', 'AT commands for SIM900, Reset issues for GSM Module, Network detection issues, faults in PCB Board', 703),
(378, 'Design and implementation of 1Gbps full duplex ethernet MAC layer.', 'CDAC', '1', 'Designed transmitter part of the project and verified Receiver part', '6', '', 'XILINX ISE', '', 706),
(379, 'Physical Design Flow for Torpedo block', 'RV-VLSI design center', '4', 'placing macros', '1', 'Torpedo block is a project which contains 32 macros,standard cells with supply voltage of 1.8v working at frequency 400MHZ. It used a total 5 clocks .Number of metal layers 6 and 180 nanometer technology is used.', 'ICC, Prime Time for synopsys and Caliber from Mentor Graphics.', 'Getting IR Drop under control during power, Analyzing Timing violations for timing path with OCV, CRPR and Signal integrity.', 713),
(380, 'STA for all Timing paths using 180nm technology', 'RV-VLSI design center', '1', 'Analyzed Timing Reports', '1', 'Analysis of Timing Reports for Input-Reg,Reg-Reg,Reg-Output,Input-Output.Analyzing Timing paths for multi-cycle paths and False paths.', 'synopsys prime time', 'understand setup and hold timing paths for Input to Reg,Reg to Reg,Reg to Output and Input to Output. Analyzed multi-cycle paths and False path exceptions.', 713),
(381, 'Design and Verification of AXI Interface in Verilog', 'DEEP THOUGHT TECHNOLOGIES', '3', 'WRITING VERILOG CODE FOR AXI INTERFACE AND VERIFICATION OF IT', '1', '', 'EDA PLAYGROUND', '', 717),
(382, 'Verification of GMII interface ', 'DEEP THOUGHT TECHNOLOGIES', '3', 'WRITING VERILOG CODE FOR GMII INTERFACE AND VERIFICATION OF IT', '1', '', 'EDA PLAYGROUND', 'Development of stimulus generator which transfers the data in terms of packets.Development of Driver and monitors which acts as transactors for the DUT.\r\n', 717),
(383, 'Layout design of standard cell library in 90nm ', 'RV-VLSIDESIGN CENTRE', '10days', 'STANDARD', '1', '', '', '', 0),
(384, 'SPI Protocol Simulation using Verilog', 'NIELIT, Calicut', '1 month', 'SPI Module with full duplex ', '3', '', 'Modelsim 10.0.7', 'we faced problems while implementing CPOL and CPHA bit and while doing their timing analysis\r\nas well as while implementing master and slave mode together', 722),
(385, 'Development of Digital Signal Processing, Automatic Gain Control and switch ing sch em e for channel equalization of Digital Beam Position Monitor (BPM) for Indus-2 Synchrotron Radiation Facility.', 'RRCAT INDORE, DAE, Govt. of India', '6', 'The development constitutes almost all the critical blocks of Digital back-end of BPM - a very sophisticated equipment used in synchrotron Raddition.', '1', '', 'All designs are done with Verilog HDL and simulated in Xilinx ISE 14.7 & implemented in realtime with constraints using ADC and DAC of Virtex 4 FPGA SX35F668 and analyzed with LeCroy & keysight oscilloscope and Rohde & schwarz FSH4 Spectrum Analyzer.\r\n', 'All designs are used in Digital BPM for INDUS-2 SR and individual modules are designed to meet the requirements. NO IP cores are used in any design. ADPLL design and CORDIC design with pipelining was critical. Mixer-less DDC is proposed & implemented', 698),
(386, 'Development of new algorithm and architecture design of Wavelet domain image watermarking', 'IIEST, SHIBPUR', '6', 'Developed a new algorithm for image water marking in vavelet domain which has simple hardware but better performance. ', '1', '', 'Matlab R2014', 'The new algorithm being successful, dual watermarking embedding is implemented with lifting scheme\r\nfor its natural advantages and hardware minimization. ', 698),
(387, 'Verilog-Implementation of Discrete Cosine Transform and Quantization Processor for image processing Purpose', 'Indian Institute of Technology Roorkee', '6', 'Design and Verilog Programming', '1', '', 'Xilinx ISE', '', 736),
(388, 'Design of UART Transmitter in Controller-Datapath Architecture', 'Indian Institute of Technology Roorkee', '2', 'Design and Verilog Programming', '1', '', 'Xilinx ISE', '', 736),
(389, 'Design of Laser-Timer using Verilog', 'Indian Institute of Technology Roorkee', '1', 'Design and Verilog Programming', '1', '', 'Xilinx ISE', '', 736),
(390, 'Design and Verilog-Implementation of Sequence Detector', 'Indian Institute of Technology Roorkee', '1', 'Design and Verilog Programming', '1', '', 'Xilinx ISE', '', 736),
(392, 'Physical Verification(DRC and LVS) of D-Flip flop in 180nm technology', 'RV-VLSIDESIGN CENTRE', '2 Weeks', 'Understanding the DRC rules,and LVS rules', '1', '', 'ICStudio from Mentor Graphics: Pyxis - Schematic and Layout Editor ,Calibre -\r\nDRC and LVS Checks', 'Fixing discrepancies like shorts and open was challenging . Fixing nets and\r\ninstance errors was challenging', 91),
(393, '90nm Standard Cell Library Design(9tracks)', 'RV-VLSIDESIGN CENTRE', '3 weeks', 'Objective of the project is to design 90nm standard cells.', '1', '', 'ICStudio from Mentor Graphics: Pyxis - Schematic and Layout Editor ,Calibre -\r\nDRC and LVS Checks', 'Placing Poly and Contact on grid was challenging .Routing by using only M1\r\nlayer was difficult for complex circuits.Fixing Bad device extraction error was\r\nchallenging', 91),
(395, 'Smart Traffic Light Controller', 'CDAC', '1', 'I have done the coding of C for the Project. I helped for the Coding for MATLAB.', '4', '', 'KEIL, ARM Microprocessor', '', 743),
(396, 'Cell Library and Comparator Designing in VLSI', 'Indian Institute of Information Technology, Gwalior (IIIT)', '8 weeks ', 'Schematic and Layout Designing of basic and universal logic gates on SILVACO Custom IC CAD, Comparator Designing on 32 Nano Meter technology.', '2', '', 'SILVACO Custom IC CAD', 'Some challenges are faced on Full custom Layout Designing.', 758),
(397, ': Implementing device drivers for EEPOM using I2C protocol', 'Cranes Varsity, Bangalore', '2', 'Implemented the routine to write a byte into the EEPROM', '2', '', 'Hardware used	: ARM7 (LPC2148)\r\nSoftware used	: Keil Micro vision\r\nLanguage used	: Embedded C\r\n\r\n', '', 762),
(398, 'Mobile Operating Robot using microcontroller', 'Shri Mata Vaishno Devi University', '5', 'I have worked as a programmer for developing this algorithm in Embedded C.', '4', '', 'Keil Embedded Development Tools for ARM And Additional Hardware (AT89C51)', '', 769),
(399, 'Development of a New Density Based Clustering Method for Binary Data Sets', 'Malaviya National Institute of Technology', '2', 'I have worked as a programmer for developing this algorithm in MATLAB.', '2', '', '', 'Cluster analysis is the automatic grouping of objects into groups on the basis of Binary Data consisting of measures either of Attributes of the objects or of the dissimilarities between them. So We generate a new algorithm for Binary Data Sets Clus.', 769),
(400, 'Heterojunction Si/SiGe solar cell efficiency analysis', 'Indian School of Mines', '2', 'Whole project was done by me under guidance of phd student santosh who has given idea of developing numerical model of cell.', '1', '', 'MATLAB,TCAD', 'Matlab code for 3d analysis\r\nOperation in TCad', 777),
(401, 'VGA controller', 'INDIAN INSTITUTE OF INFORMATION TECHNOLOGY', '3 month', 'RTL Design, Implement design on FPGA board', '1', '', 'xilinx ISE 14.3,\r\nNexys 3 development board', 'Faced problem in generating horizontal and vertical synchronisation signal.\r\nFaced problem in generating rhombic motion.\r\n ', 789),
(402, 'Two car vertical Elevator', 'Design Contest from Mentor Graphics', '6 mornth', 'RTL design and develop algorithm for two car vertical elevator on singal shaft', '3', '', 'Questasim 10.3c', 'Faced problem in  developing algorithm.\r\n', 789),
(403, 'Dual Port RAM', 'Maven silicon', '1 week', 'RTL design and verification ', '1', '', 'Cadence NC-sim', 'Faced problem in getting 100% functional coverage', 0),
(404, 'Design of wideband branch line coupler. ', 'GAETEC', '4', 'I have studied IEEE paper from internet  for desninig of branch line coupler and later on for advanced PCML.I am a team leader of this project.', '3', '', 'ADS software', 'Calculation  of  width ,height and loss tangent of the for various dielectric materials.2.Simulation of  coupler and its losses.', 790),
(405, 'Developing the regressive test suite for DS1977 device (iButton)', 'ANURAG, DRDO', '6', 'Testing the complete functionality', '1', '', 'DS1977 device\r\nFPGA based hardware platform\r\nOscilloscope\r\n Processor tool chain\r\ngVim Editor\r\nHyperterminal on Windows\r\nFileZilla (FTP client)\r\n Putty', 'Testing with different iButton devices', 770),
(406, 'UART DESIGN', 'MAVEN SILICON', '15 DAYS', 'ïƒ˜	Architected the design and described the functionality using Verilog HDL. ïƒ˜	Verified the RTL model using Verilog. ïƒ˜	Generated Code coverage for the ', '1', 'Description: The UART IP core provides serial communication capabilities, which allow communication with modem or other external devices. UART will operate in three different modes â€“ Simplex mode, Full Duplex mode and loopback mode.', 'HDL           	 : Verilog\r\nEDA Tools	 :Modelsim and Xilinx-ISE\r\n', '.After gave the specification understood specification clearly and developed tx and rx blocks flow charts.\r\n.i have written module wise rtl code tx and rx separately tested by passing testcases individulaay\r\n.Finally added all modules at top. ', 800),
(407, 'SPI controller core verification', 'MAVEN SILICON', '1 month', 'ïƒ˜	Architected the class based verification environment using UVM ïƒ˜	Verified the RTL module using System Verilog ïƒ˜	Verification of the RTL module using', '1', '', 'HVL            	      :SystemVerilog\r\nTB Methodology :UVM\r\nEDA Tools	     :Modelsim, Questa-Verification Platform\r\n', 'Based on the specification planed tb for generate stimulus,Developed TB using UVM technology,then created class based test cases for found bugs in RTl.\r\nFound functional coverage. ', 800),
(408, '2.	Implementation of Digital Access Controller Using VHDL/Verilog', 'Tevatron Technologies Pvt. Ltd', '2 Months', 'Programming and Testing with peripherals', '2', '', 'XILINX ISE 13.3 & ModelSim, BASE2 KIT', 'Programming\r\nTesting', 802),
(409, 'Router 1X3 RTl design and verification', 'MAVEN SILICON', '15 DAYS', 'ïƒ˜	Architected the design and described the functionality using Verilog HDL. ïƒ˜	Verified the RTL model using Verilog. ', '1', '', 'HDL           	       :Verilog\r\nHVL           	       :System Verilog \r\nTB Methodology  :UVM\r\nEDA Tools	      :Modelsim, Questa-Verification Platform and Xilinx-ISE\r\n', 'This is the first project i have done in vlsi ,Based on the spec first i have written code for fifos then i tested after i got confidance,developed all remaining modules and added in top level,found code covereage and using uvm also i tested.', 800),
(411, 'Analog Digital System Design', 'VNIT, Nagpur', '2', 'RTL Design, Testing & Verfication', '1', '', 'Eldo , Cadence, Matlab.\r\nSince this was a software project there was no hardware being used.', 'Designing and Testing all the circuit&#39;s was only challenging part on the project, ', 797),
(413, 'Advance Embedded Systems', 'Hewlwtt Packard Educational Services', '1', '.', '1', '', '', '', 479),
(414, 'GPIO IP CORE VERIFICATION', 'maven-silicon', '1', 'WRITING AND READING OF THE DATA FROM IO PORTS', '1', '', 'MODELSIM 6.0', 'The microcontroller I/O pins are connected to onboard peripherals/modules through a multiplexer that allows only one peripheralâ€™s alternate function (AF) connected to an I/O pin at a time.In this way, there can be no conflict between peripherals sharing the same I/O pin.', 824),
(417, 'Router 1X3 design & verification', 'maven silicon', '2', 'Go through protocol & draw design plan.design  FIFO&#39;S,FSM,REGISTER MODULE,SYNCHRONIZER MODULE,to verify the top module& verification using SV&UVM.', '1', '', 'S/W:VERILOG,XILINX ISE,QUESTA SIM,SV WITH UVM.', 'Designed RTL using Verilog.Developed Architecture of Verification Environment using SV & UVM.Developed of various test cases & verified RTL.Generated Functional & Code Coverage for Verification Signoff. ', 823),
(418, 'vending,machine,digital clock,multiple read and write fifo', 'CETPA INFOTECH', '6 MONTHS', 'RTL DESIGN COADING', '2', '', 'QUESTA SIM,MODELSIM,XILINX ISE,SPARTAN 3,CPLDKIT.', '', 807),
(419, 'ROADMAP FROM COLLEGE TO CORPORATE', 'SHRI MATA VAISHNO DEVI UNIVERSITY,KATRA', '1', 'I HAVE ACTIVELY PARTICIPATED IN THE WORKSHOP.I HAVE COMPLETED SEVERAL ASSIGNMENTS REGARDING THE WORKSHOP.', '1', '', '', '', 828),
(420, 'Inverter', 'Pine training Academy', '2 days', 'All work done by me', '1', '', 'sylvaco', '', 832),
(421, 'Design of 8 bit MIPS(microprocessor without interlocked pipeline stages) processor using verilog', 'C-DAC Hyderabad', '45days', 'wrote a verilog code for the entire design', '3', '', 'Xilinx 14.4', 'Designing a control unit is a major part.', 194),
(422, 'LAYOUT DESIGN OF ANALOG AND DIGITAL BLOCKS', 'INSTITUTE OF SILICON SYSTEMS', '3', 'WORKED ON FLOOR PLAN, LVS, DRC , MATCHING , POWER CALUCULATIONSCREATION OF P CELLS', '1', '', '', '', 850),
(423, 'area delay power efficient carry select adder', 'oculus', '7 days', 'verilog programming', '1', '', 'xilinx 12.0', 'impliment in sparton 3 kit', 869),
(425, 'AHB TO APB BRIDGE VERIFICATION', 'maven silicon', '1 month', 'vERIFICATION USING CLASS BASED ENVIRONMENT BUILD USING UVM', '1', '', '', '', 77),
(426, 'Solid state disc controller', 'IIT delhi', '6', 'Design and execution', '2', '4 disc access using scheduling and cache memory implementation in VHDL', 'Xillinxand Spartan kit, RTL Compiler, LEC, Cadence encounter for Physical design\r\n130nm', '--', 905),
(427, '4 Bit Serf adder design', 'IITD', '2', 'Design and layout', '1', '', 'Cadence virtuoso and Calibere for DRC and LVs', '--', 905),
(428, 'Low Voltage interconnect ', 'IIT delhi', '3', 'Design and analysis', '1', '', 'cadence virtuoso', '--', 905),
(429, '32bit AMBA ASB APB Bridge in Xilinx RTL coding ', 'SELF HOBBY PROJECT', '3', 'RTL CODING , ARBITRATOR , ENCODING', '1', '', 'XILINX 9.I', 'TRIED TO IMPLEMENT WITH HARDWARE BUT I DIDN&#39;T GET CHIPSCOPE TO IMPLEMENT AND SPARTAN 3E KIT , TRIED TO DO WITH HUFFMAN ENCODING CODING  FOR POWER REDUCTION STILL TRYING', 920),
(430, 'Standard cell library in Cadence Tool', 'KT-VLSI', '3', 'SCHEMATIC', '2', '', 'CADENCE , PSIPCE , PERL', 'DID ONLY SCHEMATIC AND SOME PART OF SIMULATION', 920),
(431, 'I2C', 'CDAC', '1', 'Coding of some modules in ISE Tool(XILINX).', '4', '', '', '', 933),
(432, 'Developing digital communication link using matlab and simulink', 'NAL,Bangalore', '2 months', 'Simulink and matlab', '4', '', 'matlab and simulink', 'Simulink design', 934),
(433, 'Adaptive continuous time delta sigma modulator for digital audio system', 'RVCE,Bangalore', '3', 'Developing the simulink model of different types of delta sigma modulators and matlab design of DSM', '3', '', 'matlab and simulink', 'Improvement of SNR and quantization noise problem', 934),
(434, 'Verification of GMII Interface in System Verilog(OVM)', 'Deepthought Technologies', '1 month', 'Development of GMII Interface which acts like Dummy DUT. Development of driver, monitor and checker components. Simulation & debugging of test cases', '1', '', 'Systemverilog, OVM, Questasim', 'Development of verification environment and Implementation of Driver and Monitor', 938),
(435, 'Verification of FIFO in System Verilog(UVM)', 'Deepthought Technologies', '2 months', 'Development of Verification components like Sequencer, Driver, Monitor, Scoreboard, Simulation & debugging of test cases using Questasim simulator', '2', '', 'Systemverilog, UVM, Questasim', 'Development of Input and Output Interfaces with respect to DUT and also Development of Virtual Sequence to control the sequences and Sequencers.', 938),
(436, 'Design and Verification of AXI4-Lite Interface in Verilog HDL', 'Deepthought Technologies', '2 months', 'Understanding the specifications and features of the block and Simulation & debugging of test cases using Xilinx ISE Design Suite 13.1', '1', '', 'Verilog HDL, Xilinx ISE', 'Preparation of test plan and coding of test cases in Verilog HDL.', 938),
(437, 'Designed an Intelligent traffic control system.', 'inspire it labs', '1', 'My experience in this project is to develop RTL code for internal IP blocks.', '1', '', 'Xilinx ISE Design Suite 14.7', '', 942),
(438, 'Designed a Test pattern generator by using PRNG.', 'inspire it labs', '1', 'My experience in this project is to develop RTL code for internal IP blocks.', '1', '', 'Xilinx ISE Design Suite 14.7', '', 942),
(439, 'Analog & Layout Design ', 'INDIAN INSTITUTE OF VLSI DESIGN & TRAINING', '2', 'Basic Gates & PLL & Amplifire,Current Mirror Circuits,Oscillators', '1', '', 'Cadence Design System - Virtuoso 6.1.3 , (Assura, Spectre, layout XL ) - 180nm process technologies', '', 943),
(440, 'Automatic Traffic Light Director and Controller - (Verilog Project)', 'dkop labs', '3 months', 'FPGA, verilog HDL, Mealy Machine, Sequential Encoding', '3', '', 'xilinx,modelsim', '', 968),
(441, 'energy efficient arithmetic computations and their influence on digital filters', 'k.s.rangasamy college of technology', '6', 'design a residue based fir architecture and verify the area,delay and power of the architecture', '1', '', 'xilinx 8.1, synopsys(design compiler 90nm,130nm)', 'rtl design verification and moduli selection was challenge while i did my project', 979),
(442, '10 Bit IADC using AMS35 technology.', 'FH_Villach', '6', 'Comparator Design (Transistor Level)', '2', '', 'CADENCE Virtuoso, Velocity', 'Optimization of design', 980),
(443, 'HDL Design  (RISC Processor)', 'FH_Villach', '6', 'Design and Verification plan Processor Design ', '1', '', 'Cadence  VSIM', 'Optimizing the power', 980),
(444, 'UART- IP Core â€“ Verification:', 'Maven Silicon VLSI Design and Training centre', '2 Months', 'ïƒ˜	 Architected the class based verification environment using system Verilog. ïƒ˜	Verified the RTL module using System Verilog and UVM. ', '1', '', 'HDL: Verilog.  HVL: System Verilog.\r\nEDA Tools: Xilinx ISE, Modelsim, Questa - Verification Platform.\r\n', '', 1002),
(445, 'Design of front panel card of Data Link Radio Frequency Unit of a Radio.', 'Bharat Electronics Ltd', 'going on', 'ïƒ˜	Designing the front panel schematic using Orcad Capture.ïƒ˜	Coding Davinci processor using C language to receive the broadcasting information of radio', '1', '', ': Orcad Capture, Code Composer Studio, Xilinx ISE.', '', 1002),
(446, 'FPGA implementation for Bilinear Interpolation module in Ultrasound', 'National institute of Electronics and Information Technology', '1', 'Developed the Architecture for Bilnear Interpolation in Scan Converter module. It comprises of ROM,RAM, ALU,Registers, Adder, Divider and Multiplexer.', '1', 'Implementation of Scan Conversion Architecture in FPGA in order to produce high computational and high precision than DSP Processors  ', 'Modelsim and Spartan 3E Evaluation Board.', 'Computation in order to calculate the address of its 4 or 8 neighboring pixels values for its Inputs.Need high precision for Phased Array images. Because it includes Angle and radius to point the exact pixel value representation of the scanned image', 1004),
(447, 'SPI Controller Core  -  Verification', 'Maven Silicon', '1', 'Verified the RTL module using SystemVerilog ,â€¢	Architected the class based verification environment using SystemVerilog', '2', '', 'Modelsim, Questa -- Verification Platform', 'â€¢	Generated functional and code coverage for the RTL verification sign-off\r\n', 1010),
(448, 'Router 1x3 â€“ RTL design and Verification', 'Maven Silicon', '1', 'Architected the design and described the functionality using Verilog HD,Verified the  RTL model using System Verilog.', '1', '', 'Modelsim, Questa -- Verification Platform and ISE', 'Synthesized the design', 1010),
(449, 'VIDEO GRAPHICS ADAPTOR â€“ RTL DESIGN', 'Maven silicon softech pvt ltd', '20', 'ïƒ˜	Architected the design ïƒ˜	Implemented the RTL using Verilog HDL ïƒ˜	Verified the RTL using Verilog HDL ïƒ˜	Implemented the design on the Spartan, Xilinx ', '2', '', 'HDL:           Verilog                                                                                                           \r\nEDA Tools: Modelsim, Questa â€“ Verification Platform and ISE\r\n', '', 1005),
(450, 'DUAL PORT RAM â€“ VERIFICATION', 'Maven silicon softech pvt ltd', '15', 'ïƒ˜	Implemented the Dual Port Ram using Verilog HDL independently ïƒ˜	Architected the class based verification environment using system Verilog ïƒ˜	Verified', '2', '', 'HVL: 	         System Verilog\r\nEDA Tools: Modelsim, Questa - Verification Platform and ISE\r\n', '', 1005),
(451, 'ROUTER 1X3 â€“ RTL DESIGN AND VERIFICATION', 'Maven silicon softech pvt ltd', '30', 'âž¢	Architected the design and described the functionality using Verilog HDL. âž¢	Architected the class based verification environment using systemverilog', '2', '', 'HDL:           Verilog\r\nHVL:           Systemverilog\r\nEDA Tools: Modelsim, Questa - Verification Platform and ISE\r\n', '', 1005),
(453, 'DATA PRESENTATION OF HMI IN SCADA SYSTEM', 'CDAC-ACTS', '2', 'Designed GUI.', '3', 'Human Machine Interface(HMI) for SCADA system.Data presentation of process data in HMI to user for monitoring.', 'Eclipse IDE,Oracle', 'Connectivity between GUI and Database.', 1021),
(456, 'General Purpose Input/Output Core Verification', 'Maven Silicon Certified VLSI Design and Verification Center', '1 month', 'Verified the RTL using UVM. Generated the Coverage', '2', '', 'QuetaSim and ISE', '', 1023),
(459, 'Design of CPU for Spacecraft Onboard Computers using Dual-Core LEON3-FT Processor', 'ISRO Satellite Centre, Bangalore', '10', 'Hardware Schematic Designed and verifed, Tested the Single core board to verify its correct functionality', '1', 'The work involved designing the Dual-Core processor based CPU. The tool used in making the hardware schematic is OrCAD Capture CIS. The schematic is designed for the chipset using ISRO constraints.', 'OrCAD Capture CIS, GRMON, Logic Analyzer, CRO, Clamp on Current meters', 'I/O Compatibility of the devices, Selection of Chipset Components,  Schematic Design, Board Testing', 362),
(460, 'Single Card On-Board Computer System For Smaller Satellites', 'ISRO Satellite Centre, Bangalore', '10', 'Schematic Design of the BMU Card was done on OrCAD CIS Tool, Digital logic implementation of actuator interfaces are done on FPGA', '1', '', 'OrCAD CIS Tool, Xilinx ISE Design Suite', 'Writing Test Benches and verifying the functionality of the design. ', 1036),
(461, 'Watchdog timer driver monitoring RTOS on BeagleBoard-Xm', 'CDAC ACTS Bangalore', '1', 'Porting of linux operating system and reai time operating system(Xenomai),wrote watchdogtimer driver code ', '4', '', 'Linux operating system,Embedded C and Device Driver concepts', 'Porting operating system\r\nconfiguring the board in real time envirnoment(device driver)', 1039),
(462, 'EMULATING COMPUTATIONALLY INTENSIVE WCDMA BLOCKS ON VST&#39;S FPGA USING INSTRUMENT DRIVER FPGA EXTENSIONS', 'National Instruments Systems(India) Pvt. Ltd.', '6', 'Starting new technique for NI India by designing FIR & Correlator IP which process on FPGA itself rather than on software to save execution time. ', '1', '', 'LabVIEW FPGA software and the hardware used for emulation was NI PXIe-5644R/5646R, a VST with Virtex-6 FPGA and also containing a Vector Signal Generator (VSG) and Vector Signal Analyzer (VSA). The chassis used is NI PXIe-1085 with 18 slots with 8031', 'Optimizing resource v/s clock rate, Fixed-Point Design & Limited Library Issues, Timeout  Issues, LV versions & Drivers Incompatibility issues, Interfacing with VST for WCDMA', 982),
(463, 'RISC USING MIPS', 'NATIONAL INSTITUTE OF ELECTRONICS AND INFORMATION TECHNOLOGY', '1', 'AS A DESIGNER OF MY PROJECT', '3', '', 'CADENCE,MODELSIM ,', 'IN PHYSICAL DESIGN', 255),
(464, 'Design techniques of P type CMOS circuits for gate       leakage reduction in Deep submicron IC', 'Raman Research Institute', '2', 'Leakage power was decreased .Based on the fact that PMOS transistors have an order of magnitude smaller gate leakage than NMOS, PCPL,P-DCVSL were used', '1', '', 'Pspice', '', 0),
(465, 'Design techniques of P type CMOS circuits for gate leakage reduction in Deep submicron IC', 'Raman Research Institute', '2', 'Leakage power was decreased .Based on the fact that PMOS transistors have an order of magnitude smaller gate leakage than NMOS, PCPL,P-DCVSL were used', '1', '', 'Pspice', '', 1055),
(466, 'Temperature Sensing Using Arduino', 'Raman Research Institute', '1', 'Aim:To find the temperature of the IC and to maintain a moderate temperature in order to maintain their life. Arduino board was programmed', '1', '', 'Arduino Programming', '', 1055),
(467, 'SIMULATING I2C BUS MASTER USING VERILOG HDL', 'CDAC', '2', 'Verilog code and synthesize the code', '3', '', 'Mentor Graphics', 'Time delay', 1062),
(468, 'blind image quality assesment', 'uniq technologies- chennai', '1', 'writing and implementing matlab code ', '4', '', 'matlab tool,image acqusition techniques\r\n', 'writing matlab code is very difficult and it is difficult because we should check each and every filter for its characterstics', 1094),
(469, 'Design of BDDs by Reduction algorithm and rearranging the input cube set', 'manuro tech research', '12', 'Matlab coding and GUI interface', '1', '', 'MATLAB ', '', 975),
(470, 'Physical Design & Verification of DTMF CHIP', 'IIVDT', '1', 'Floor Plan, Power Plan. ,Placement, Trial Route,Timing Analysis, CTS, Detail Routin,	With 6 metal layers in which 2 layers are for PG & shoul', '1', '', 'SOC Encounter, TSMC 180nm Library', '', 1110),
(471, 'FULL-CUSTOM DESIGN PROJECT', 'IIVDT', '1', 'CMOS based circuit design and verification, Layout Design, DRC and LVS Check, Technology used - GPDK 180nm.', '1', '', 'Cadence Schematic Editor, Layout XL, Cadence Assura', '', 1110),
(472, 'AHB Protocol', 'IIVDT', '1', 'â€¢Literature Survey to understand feature of design. â€¢	RTL coding in Verilog and implemented single master and single slave. â€¢	Synthesis for area and ', '1', '', '', '', 1110),
(473, 'AHB Protocol', 'IIVDT', '1', ' RTL coding in Verilog,Synthesis for area and timing optimization,Prepared verification test plan,Creation of system Verilog  based Verification', '1', '', 'Cadence NC Verilog, SimVision, RTL compiler.', '', 1110),
(474, 'LIGHTING FRAMEWORK DESIGN USING WI-FI ', 'CDAC Pune', '1', 'Coding of Cortex-M4', '4', '', 'Software used: Code Composer Studio, Android SDK, Linux OS for Socket Programming\r\nHardware Used: Tiva C Series Arm Cortex M4 Tm4c123g Launchpad, RN-XV wifi Module, Android Smartphone', '1.We faced challenge in programming of Cortex-M4 with CCS because we are new for CCS IDE and unaware of Cortex-M4 processor so we first learn the basics of Cortex-M4 and CCS IDE to work on it.\r\n2. We faced problem in socket programming ', 1118),
(475, 'Design of VGA controller', 'Sandeepani School Of VLSI Design', '1', 'Generates a Signal Timing for the VGA interface, Configurable VGA mode (i.e. resolution and refresh rate),implementation using Spartan3E board', '2', 'Displayed image,characters and video on the monitor by designing a VGA controller and other\r\nrequired interfaces using Verilog through Spartan3E FPGA board interfaced with the monitor', 'Software tools: Xilinx ISE,QuestaSim\r\nHardware: Spartan3E FPGA', 'Including all the minute details in the specification', 1149),
(476, 'Logic Synthesis Projects', 'Institute of Silicon Systems', '3WEEKS', 'Low Power Implementation was used in the projects', '1', '', 'Cadence RTL Compiler', '', 1150),
(477, 'Design of UART transmitter/receiver', 'Sandeepani School Of VLSI Design', '1', 'Data transmission rate,clock signal,serial communication', '2', 'UART is a standard serial communication protocol for linking computer and its peripheral devices to allow serial data exchange. RTL coding of UART protocol based on specification. Developed design document for the design. Coding using Verilog', 'Software tools:Xilinx ISE\r\nHardware:Spartan3E FPGA', '', 1149),
(478, 'BLOCK-I', 'Institute of Silicon Systems Pvt Ltd', '2WEEKS', 'BLOCK LEVAL DESIGING', '1', '', 'Cadence SOC Encounter', '', 1150),
(479, 'BLOCK-III', 'Institute of Silicon Systems Pvt Ltd', '2WEEKS', 'BLOCK LEVAL DESIGING', '1', 'To perform audit checks, Floor Plan, Power Plan, Placement, Trial Route and Congestion analysis,Timing analysis, CTS, Detail Routing', 'Cadence SOC Encounter', '', 1150),
(480, 'BLOCK-II', 'Institute of Silicon Systems Pvt Ltd', '2WEEKS', 'TOP LEVAL DESIGING', '1', '', 'Cadence SOC Encounter', '', 1150),
(481, 'Automatic Motor control For Irrigation System', 'Sandeepani school of VLSI Design', '1', 'Embedded C,8051', '1', '', 'Keil IDE, Flash Magic', '', 1155),
(482, 'reusable verification of i2c protocol using system verilog', 'sandeepani school of vlsi design', '2', 'designed the slave and was a part of verification plan and creating the environment to verify the protocol', '5', '', 'questa sim', 'creating  a reusable environment for any i2c protocol design', 1158),
(483, 'Reusable Verification Environment for RISC Processor', 'Sandeepani School of VLSI', '1 month', 'Verification of memory', '4', '', 'ModelSim', 'Finding corner test cases while writing the test plan', 1161),
(484, 'Implemention of RISC Microprocessor using VERILOG', 'CDAC NOIDA', '3', 'DATAPATH AND CONTROL UNIT DESIGN', '4', '', 'MODELSIM and TANNER TOOLS', 'Implementing the memory unit individually ', 1182),
(485, 'universal sequence detector', 'sandeepani school of vlsi design', '1', 'i worked on it using fsm', '2', '', 'XILINX ISE', '', 862),
(486, 'BOOTH MULTIPLIER', 'sandeepani school of vlsi design', '1', 'I tried to get videos from you tube and created our own algorith', '1', '', 'XILINX ISE', '', 862),
(487, 'Custom Layout ', 'Institute of Silicon Systems Pvt Ltd.', '3', 'Standard Cell Design,Pcell.', '1', '', 'Cadence (ASSURA,PVS)', 'Matching Conditions,Floor Planning,DRC,LVS,ERC.', 1197),
(488, 'ARM 7 Based Wireless Robot Monitoring Using Zigbee  ', 'Electronic Corporation of India Limited (ECIL)', '3', 'Designing  processor, assembling robot and monitoring using UART and Zigbee device.', '1', '', 'Xilinx 13.2 ISE, MASM, Kiel, ARM 7 Microcontroller, Zigbee device and UART communication.', 'Coding was quite a challenge, assembling the controller pins, and monitoring with UART.', 1213),
(489, 'Microwave Communication and 4G Technology', 'Oil and Natural Gas Corporation', '2', 'Study in Depth, Industrial Tour and finding new techniques, and Seminar on the topic.', '1', '', '', '', 1213),
(490, 'I2C(Inter- integrated circuit) bus master controller', 'DKOP Labs, Noida', '2', 'constructed the code for byte data transfer b/w i2c master and slave and synthesized using verilog and xilinx and implemented it on fpga.', '1', '', 'Xilinx ISE 14.1, Sparten 3E FPGA.', 'Standard i2c design with all the specifications was not possible; tried to push it as much as was within the language and software limits', 1211),
(491, 'Java Programming', 'TUYA Computer Institute', '1', 'Learning the JAVA Programming and facing to write own programs', '1', '', '', '', 1213),
(492, '3axis bot for magnetic field measurement', 'BMS COLLEGE OF ENGINEERING', '3', 'BUILT THE 3 AXIS MAGNETIC FIELD MEASUREMENT FROM SCRATCH', '1', '', 'Hbot system, Stepper motors, ARDUINO Mega and arduino IDE, Linear motion mechanical parts, RAMPS 1.4 with A4988 driver sticks.', 'Learning mechanical design, minimizing backlash error so that sensor measures precisely. ', 593),
(493, 'Arduino based IoT (Internet of Things) for smart precision agriculture', 'BMS COLLEGE OF ENGINEERING', '3', 'Interfacing a soil moisture sensor to the Arduino board. GSM module and programming. SMS alerting and Cloud computation was used.', '1', '', 'Arduino UNO, GSM module (SIM 900A), Soil moisture sensor,ARDUINO IDE,', 'uploading data to cloud its analytic based on sensor data and performing relavent action.', 593),
(494, 'Physical Coding Sub layer design   ', 'Maven Silcon Softech Pvt Limited', '1', 'verifeid the RTL and achieved Functional Coverage of 95%', '1', '', 'Xilinx ', '', 260),
(495, 'Development of Reusable Verification environment for I2C protocol.', 'sandeepani school of vlsi design', '1 month', 'verify the environment', '3', 'I2C is a simple bi-directional bus that is used to connect low-speed peripherals. A verification environment was developed to verify the functionality of I2C.The environment was developed using System Verilog ', 'â€¢	Software Tools: Model Sim', 'by passing different test vectors verify the environment of the project. ', 1220),
(496, 'Hardware Implementation Of PID Controller Using FPGA Spartan 3E', 'Thakur Institute of Career Advancdement', '1', 'coding in verilog', '4', '', 'MATLAB, Simulink, Verilog, Xilinx ISE,FPGA ', 'Finding the desired controller characteristics for PID controller', 1235),
(497, 'Soldering assembeling and testing of analog circuits', 'Aryabhatt Research Institute of Observational sciences, Nainital.', '3', 'Assembling component on PCB,Soldering,Testing of PCB.', '1', '', 'Multimeter,DC Power Supply,Soldering iron', '', 876),
(498, 'Verification of APB-SPI protocol using UVM', 'Orange Semiconductors', '2', 'Â·	Thorough understanding of APB and SPI protocols. Â·	Feature extraction of the DUT from design entry and specifications. Â·	Developing Test-plan. Â·	Developing UVM based Verification Environment from scratch. Â·	Implementation of directed and constrained random testcases. Â·	Running regression. Â·	Writing SystemVerilog Assertions for Protocol and timing checks. Â·	Coverage analysis.', '2', ' It is very essential to verify the design before progressing to advance phase. Complex System-on-Chip and ASIC designs requires an efficient and thorough verification methodology.  Functional verification of APB-SPI Protocol was carried out.', 'Tools : QuestaSim 10.2c\r\nLanguage : UVM', 'Â·	Thorough understanding of APB and SPI protocols.\r\nÂ·	Feature extraction of the DUT from design entry and specifications.\r\nÂ·	Developing Test-plan.\r\nÂ·	Developing UVM based Verification Environment from scratch.\r\nÂ·	Implementation of directed and constrained random testcases.\r\nÂ·	Running regression.\r\nÂ·	Writing SystemVerilog Assertions for Protocol and timing checks.\r\nÂ·	Coverage analysis.', 1240),
(499, 'AMBA3 APB Protocol Specification ', 'Perfect VIPs Techno Solutions Pvt. Ltd.', '8 month', 'Intern', '2', '', 'Questasim for simulation, Modelsim', '', 1244),
(500, 'Development of Reusable Verification environment for I2C protocol.', 'sandeepani school of vlsi design', '1 month', 'specifications,and write the environment. verified by passing the different test vectors', '3', '', 'matlab', '', 1247),
(501, 'Development of Reusable Verification environment for I2C protocol.', 'sandeepani school of vlsi design', '1 month', 'specifications,and write the environment. verified by passing the different test vectors', '3', '', 'matlab', '', 1247),
(502, 'Adaptation of Different Adiabatic Logic Designs for Low Power Application(June 2013-Dec 2013)', 'NIT,ROURKELA', '7', 'I did all of the works by myself under the guidance of M. Nulul Islam', '1', '', 'Cadence Virtuoso', ' 1.Modification to replace diodes in GFCAL using MOSFETS.\r\n2.Biasing the circuit for proper operation\r\n3.Design of basic carry look ahead adders and basic NAND, NOR, XOR.\r\n4.Comparison of power consumption with basic CMOS design.', 1260),
(503, 'Design and analysis of CMOS Comparator to use in a pipeline ADC in an efficient way (Jan 2014-June 2014)', 'NIT,ROURKELA', '6', 'I did all of the works by myself under the guidance of M. Nulul Islam', '1', '', 'CADENCE TOOL', '', 1260),
(504, 'Serial Data Transfer Using Hyper-terminal by Unicast and Multicast Method(May 2014-July 2014)', 'Defense Research Development Organization,CHANDIPUR', '3', 'I have designed the block diagram of all the sender and receiver portion using NI LabView', '4', '', 'NI LabView', '', 1260),
(506, 'Layout design of level shifter.', 'Pine Training Academy', '2 months', 'designer', '3', 'designed by considering important parameters and concept of deep nwell, generated diode which should be reverse biased, removed parasitic elements which can cause error in our design', 'Silvaco', 'in cleaning the DRC', 1271),
(507, 'Invertor Layyout design', 'Pine Training Academy', '15 days', 'designer', '2', '', 'Silvaco', 'in fingering', 1271),
(508, '6T RAM', 'Pine Training Academy', '2 months', 'designer', '1', '', 'Silvaco', '', 1271),
(509, 'DDR4 memory controller design ', 'Graphene Semiconductor Services Pvt. ltd.', '9', 'Design of CSR for DDR4 memory Controller, Interface logic between CSR and DDR4 core and APB slave protocol design ', '6', '', 'ModelSim 10.2C', '', 1275),
(510, 'vlsi', 'NItk surathkal', '5', 'full 8 bit alu design was done by me', '2', '', 'magic', '', 1279),
(511, 'Advanced Embedded Systems Training', 'Sigma Solutions', '3 ', 'Designing Code meant to be run in kernel space (tasklets, mutexes, kthreads, makefiles etc) and nominal char device driver', '4', '', '', '', 1281),
(513, 'Noise modelling using Supply Noise Sensitivity Matrix in a PHY', 'STMicroelectronics', '6', 'Project aims at designing a Matlab model which can ascertain that the noise is within acceptable range ', '1', '', 'Matlab Programming and Eldo programming', '', 1320),
(514, ' A Design and Implementation of High Precision Digital Weighing System Using Microcontroller', 'TEXAS INSTRUMENTS INNOVATION CHALLENGE', '3 months', 'I was the coordinator of the project. My work was fully on calculation  for accuracy and also on portability', '5', '', 'Code Composer Studio , Tina , Energia ,Proteus ', 'There were to challenges  faced during the project\r\n1. position of components to make it compact\r\n2. Accuracy', 1321),
(515, 'Optimization of multi precision multiplier using parallel prefix adder', 'International Conference conducted by Jeppiaar Engineering college', '3 weeks', 'Designing of multi precision multiplier', '1', '', 'Cadence(NClaunch)\r\nXilinx', '', 1321),
(516, 'CUSTOM DIGITAL IMPLEMENTATION OF CRC', 'IIVDT', '1', 'I HAVE DONE SCHEMETIC AND LAYOUT DESIGN AND VERIFICATION', '1', '', 'CADENCE VIRTUOSO AND ASSURA', '', 1323),
(517, 'ACTITIME', 'QSPIDERS BANGALORE', '3', 'TEAM MEMBER', '4', '', 'QTP', '', 1334),
(518, 'vedic multipliers in RISC processor', 'paavai college of engineering', '6', 'Team leader,coding(verilog HDL)developer,simulation and implementing in hardware.', '1', '', 'modelsim,quartus II/Altera DE0 kit.', 'as a team leader i had to convince and guide  all my team members with the exact idea of the project and to avoid implementing wrong ideas.the other part was manual calculation of no.of components being used in other devices so that we could reduce.', 1335),
(519, 'A Design and Implementation of High Precision Digital Weighing System Using  Microcontroller', 'Texas Instruments', '3', 'Doing the calculation in ADC and load cell and study of microcontroller.', '5', '', 'The software implementation is done by using the Code Composser Studio software(Texas Instruments). The hardware implementation is dine by using load cell, MSP 430FR5969 microcontroller, INA11AP instrumentation ampifier.', 'Interfacing the ADC, microcontroller, LCD Display,Load Cell.', 1331),
(520, 'Digital Design', 'KarMIC, manipal', '6', 'Verification of Digital Blocks using System Verilog and Verilog. Simulation and Synthesis of Digital Blocks', '6', '', 'Cadence Virtuoso, Cadence NC sim and simvision', 'Synthesis measure and testbench generation for IP. To overcome those, design of code and recheck simulation.', 871),
(521, 'Standard Cell Design and Characterization', 'ST Microelectronics Pvt Ltd, Greater Noida', '12', 'Characterization and .lib view generation of Standard Cell Libraries.Validation and Packaging of it.Debug in automation using Script.Layout generation', '6', '', 'Cadence- Virtuoso :\r\nMentor Graphics- Calibre, Eldo :\r\nSynopsys - Library Compiler and Design Compiler :\r\nDesign Automation using Script - Csh, Tcl, Perl', 'Characterization run-time error for combinational cells and solution of it using Manual Characterization. Metastability check in sequential cells and validation of generated .lib for combinational and Sequential cells', 871),
(522, 'A Design and Implementation of High Precision Digital Weighing System Using Microcontroller', 'Project for Texas Instruments Innovation Challenge India Design Contest -2015', '3 months', 'My contribution  is in  Load cell and interfacing micrcontroller with LCD', '5', '', 'Code Composer Studio, Proteus, Tina, Energia', 'I have faced Challenges during interfacing and accuracy', 1342),
(523, 'Design and implementation of digital real time clock', 'CDAC, Mohali', '1.5', 'Verilog Coding', '2', '', 'Xilinx 14.2 Suite,FPGA spartan 3 kit,Isim simulator', ' I have learned VHDL in the institute but I have implemented this project on Verilog.So getting acquainted with the language directly on the project was a real challenge. Apart from that, code debugging of around 5000 line code has taken time.', 0),
(524, 'Design and implementation of digital real time clock', 'CDAC, Mohali', '1.5', 'Verilog Coding', '2', '', 'Xilinx 14.2 design suite, FPGA spartan 3E kit, ISim simulator', 'I have learnt VHDL at this institute but implementing this project directly on Verilog was a big challenge. Apart from that, debugging the code of length around 5000 lines was also a time consuming and keeping real patience process.', 1347),
(525, 'SPI', 'Maven Silicon', '2', 'Uvm Methodolgy', '2', '', 'QuestaSim,Xilin', '', 1350),
(526, 'Phase locked loop detector', 'Eklakshya VLSI R&D center(Sankalp Semiconductors)', '1', 'Layout design of Key blocks of project, like integer devider, Charge pump, PFD.', '4', '', 'worked 45nm technology using Cadence Virtuoso 6.1.5, ', 'Transistor,resistor  matching and routing of differential amplifiers, current mirrors in layouts. keeping  an aspect ratio 0f 2:1 was necessary for the entire block ', 1355),
(527, '8-Bit ALU', 'Eklakshya VLSI R&D center(Sankalp Semiconductors)', '1', 'layout Design of standard cells, Desing of crucial blocks(B2G,G2b converter, full adder) also incharge of top level routing', '4', '', 'worked on 45nm technology, Cadence virtuoso 6.1.5', '', 1355),
(528, 'Power Management circuit ', 'Eklakshya VLSI R&D center(Sankalp Semiconductors)', '1', 'layout Design and implimentation of entire circuit', '1', '', 'Worked on 45nm technology, Cadence Virtuoso 6.1.5', '', 1355),
(529, 'Band Gape reference', 'Eklakshya VLSI R&D center(Sankalp Semiconductors)', '1', 'Layout Design and implimentaion of BGR circuit', '1', '', '45nm technology, Cadence Virtuoso 6.1.5 ', '', 1355),
(530, 'Verification of AMBA AHB Master', 'DKOP Labs Pvt. Ltd.', '1', 'Designed AMBA AHB Master using the Verilog HDL, Developed verification environment using SystemVerilog in QuestaSim to find out bugs in DUT', '2', '', 'QuestaSim, ModelSim, Xilinx Design Suite', 'Coverage Analysis ', 1360),
(531, 'LC3 â€“ Microcontroller', 'DKOP Labs Pvt. Ltd.', '15 days', 'Verified the data and control path of an unpipelined LC-3 Microcontroller with a reduced instruction set using System Verilog', '1', '', 'QuestaSim', '', 1360),
(532, 'Two-Stage Pipelined DUT', 'DKOP Labs Pvt. Ltd.', '15 days', 'Verified two stage pipelined DUT that consists of an Execute preprocessor and an ALU by defining probes into the internals of the DUT using pipelined ', '1', '', 'ModelSim, Xilinx ISE, QuestaSim', '', 1360),
(533, 'Design and Synthesis of UART Transmitter', 'DKOP Labs Pvt. Ltd.', '15 days', 'Designed UART Transmitter using Verilog HDL and synthesized it using Xilinx ISE Design Suite', '1', '', 'ModelSim, Xilinx ISE Design Suite', '', 1360),
(534, 'Design and Verification of synchronous FIFO with burst read and burst write support', 'Sandeepani School Of VLSI Design', '2', 'synchronization,burst read and write clock cycles,empty and full check,creation of test plan', '3', '', 'Software:ModelSim,QuestaSim\r\n', 'clock cross domain', 1149),
(535, 'SPI MASTER CORE', 'Infosemi Tehnologies', '3', 'making monitor and interface.', '4', '', '', '', 460),
(536, 'I2C Master Core', 'Infosemi Tehnologies', '3', 'driver and Interface', '3', '', '', '', 460),
(537, 'AMBA APB Timer', 'Infosemi Tehnologies', '5', 'APB Interface and all register functionality', '5', '', '', '', 460),
(538, 'High-k dielectric application on SONOS semiconductor memories', 'BANASTHALI VIDYAPITH', '1 YEAR', 'tunneling and scaling of layers', '3', '', 'SILVACO', 'scaling of layers was challenging ', 1372),
(539, 'Design Kit validation and Automation In SKILL language for developing LVS test suits', 'STMicroelectronics, G.Noida', '12', 'Used EDA tools to validate DRC, LVS, ERC codes and rules and developed automated LVS test suit from scratch with team size 2', '1', '', 'Calibre, Virtuoso, ADOC, Calibre-Real Time, ELDO', 'environment Issues, tool compatibility issues, licensing Issues', 1375),
(540, 'Router 1x3 â€“ RTL design and Verification', 'Maven silicon softech pvt ltd', '2 months', 'verilog, system verilog, uvm and coverage', '1', '', 'EDA Tools: Questasim and ISE', '1. sending of each packet to its correct address\r\n2. verification of this using uvm and also to do coverage', 1376),
(541, 'VHDL to Verilog converter using PERL ', 'einfochips training and Research Academy', '1', 'Involved in overall coding and programing ', '4', '', 'PERL interpreter', 'As there is a VHDL and verilog was not able to completely transferring  VHDL code in to verilog code', 1395),
(543, 'Command Processor using FIFO', 'eInfochips Training & Research Academy', '6', 'Develop logic of  Asynchronous FIFO , develop logic of different 6 command, analysis waveform, Synthesis top level design &Synthesis report of project', '3', 'This project is being made for the applications in ALU designs in which operations are executed according to the command given by the other device.Synchronization issues while working with devices having different processing speed.', 'Synopsys VCS functional verification tool, Xilinx ISE , Altera Quartus-II', '', 1394),
(544, 'Verification of data and control path of an unpipelined LC3 microcontroller using System Verilog', 'MENTOR GRAPHICS', '1 month', 'Verification of unpipelined LC3 microcontroller', '1', 'Created  object oriented constrained random unit testing for LC3 microcontroller that included different modules such as FETCH, DECODE, EXECUTE, WRITEBACK and CONTROLLER modules.  The design is verified for functional coverage', 'QuestaSim simulator', '', 475),
(545, 'Automated WEEDING Robot using FIREBIRD-(V) ', 'Indian Institute Of Technology,Mumbai', '4', 'Programming MC-AT2560,Building of Mechanism for Hand,Report Writing ', '4', 'Under the banner of E-Yantra,we had to programme the fire bird to detect WEED and Plant and to uproot the weeds and collect them. ', 'AVR-Code Vision\r\nAt Mega 2560\r\nSharp Sensor\r\nIR Sensor\r\nMotor Driver IC\r\nSTEPPER motor\r\n\r\n\r\n', 'To detecting WEED and PLANT\r\nTo uproot the weed\r\nTo work with Analog Sensors for the first time\r\nTo know the whole configuration of ATMEGA2560 ic\r\nSmooth riding of Robot\r\n', 1423),
(547, 'Design of iHOME ', 'National Institute of Science and Technology', '1', 'Idea generation,Soldering whole module', '2', '', 'AND/OR/NAND/ IC\r\n555 ic\r\n4017 ic\r\nRF module\r\n', 'To do efficient Soldering', 1423),
(548, 'Full custom design of PLL', 'IIVDT, Bengaluru', '1', 'Done layout of both analog and digital blocks of PLL to prevent various effects', '1', '', 'Technology: gpdk-180nm, Tool: Cadence Virtuoso XL', '', 874),
(549, 'Design of ADPLL', 'BITS Pilani Goa Campus', '2', 'ADPLL is simulated using a verilog code and synthesis, physical design, static timing analysis is done. RTL to GDSII flow is done', '1', '', 'Cadence encounter', '', 874);
INSERT INTO `tbl_academicproject` (`idacademicproject`, `project_title`, `college_name`, `time_duration`, `role`, `team_size`, `project_description`, `tools_used`, `challenges`, `idstudent`) VALUES
(550, 'automation engravy machine', 'fifonet systems', '3', 'stepper motor interface with PWM codings', '4', '', 'ARM micro controller(LPc1768) cortex M3,stepper motors, stepper motor driver(L298),Decoder(L297),IR sensor,Key pad(4X4),LCD(20x4),Limit switches, emergency switches, PWM circuit,UART,resisters,potensio meter,capacitors,keil micro vision software', 'we are faced lots of challenges in this system first of all to drill alphabets is the on of the challenge so we are planned to use bresenhams alogoritm for line and circle,second think setting auto and manual mode.', 1460),
(551, '1KB SRAM Design and Layout using 180nm Technology in Cadence Virtuoso', 'Kanada Technologies', '9 months', 'I have drawn layouts for memory leaf cells- bitcell, column mux, row decoder, sense amplifier, read and write drivers', '1', '', 'Cadence virtuoso, cadence calibre, cadence spetre', 'to draw layouts considering minimum area with drc and lvs clean', 1462),
(552, 'UART-16550 (Universal Asynchronous Receiver/Transmitter) IP Core Verification', 'Maven Silicon softek pvt ltd', '1 Month', 'To Verify the UART and find if there is any bug in  Given RTL', '1', '', 'Questasim', 'Reading using same drive for transmitting data,different test cases.', 151),
(553, 'Router 1x3 ', 'Maven silicon', '1', 'complete design using verilog and verification using UVM', '1', '', '', '', 1497),
(554, 'AHB2APB Bridge', 'Maven Silicon', '1', 'complete design using verilog ', '1', '', '', '', 1497),
(555, 'UART Core IP ', 'Maven Silicon', '1', 'complete  verification using UVM', '1', '', '', '', 1497),
(556, 'DESIGN AND VERIFICATION OF A 1X3 ROUTER MODEL', 'Maven Silicon,  Bangalore ', '2 weeks', 'RTL DESIGN, CREATING UVM tb environment,  writing SV assertions ', '1', '', 'Xilinx ISE, QUESTASIM', 'FSM STATE DESIGN, implementing Soft reset to reset the fifo is data is not read within 30 clock cycles,  writing Assertions, Pipelining the control signal in fifo', 1517),
(557, 'Verification of a RAM module', 'Maven Silicon, Bangalore ', '1 week', 'Writing tb in SV, Functional Coverage ', '1', '', 'Questasim', 'Setting constraints to attain required functional coverage', 1517),
(558, 'Home appliance control through SMS ', 'GOVT POLY TECHNIC COLLEGE SHORANUR', '5', 'programming and presentation', '5', '', 'Main Hardware: micro controller 8051\r\nSoftware: Embedded c', 'programming', 1524),
(559, 'Spectrum', 'Institute of Silicon Systems', '5', 'To perform audit checks, Floor Plan, Power Plan, Placement, IPO, Trial Route, Timing Analysis, CTS, Detail Routing, RC extract, STA.', '1', '', 'SOC Encounter, QRC, ETS', 'local Congestion,Setup violations,hold violations,more logic levels in clock tree,DRC&#39;s.', 1538),
(560, 'Block Level Design', 'Chipedge Technologies Private limited', '5', 'Floorplan,placement,CTS', '3', 'Tools			:	ICC compiler, IC-Validator\r\nInstant count		:	800K\r\nMacros 			:	20\r\nNo. of Clocks 		:	5\r\nFrequency		:	400MHz\r\nTechnology / Layers	:	28nm / 9 Metal Layers.\r\n', 'IC-Compiler,IC-Validator,Prime Time', 'Problem in Placing the input/output buffers.Global congestion,Local congestion,Timing violations,Cell overlapping,', 1538),
(561, 'Block Level Design', 'Chipedge Technologies Private limited', '5', 'Floorplan,placement,CTS,Timing closure,Routing,', '2', '', 'IC-compiler', 'Congestion,Utilization increasing suddenly after placement and tool added lot of buffers,Setup/hold violations', 1538),
(562, 'Block Level Design', 'Chipedge Technologies Private limited', '4', 'Floorplan,placement,CTS,Timing closure,Routing,DRC', '3', 'Tools			:	ICC compiler, IC-Validator\r\nInstant count 		:	600K\r\nMacros 			:	16\r\nNo. of Clocks 		:	9\r\nFrequency		:	316 MHz\r\nTechnology / Layers	:	28nm / 9 Metal Layers.\r\n', 'IC - compiler,IC-validator', 'congestion,Timing violations,Utilization hike,CTS issues', 1538),
(563, 'RTL Verification of 2D-DWT-IP (Discrete Wavelet Transform â€“Image Processing) for ASIC.', 'NIELIT', '1 ', 'Develop Verification Environment with its components. ', '2', '', 'QuestaSim', '', 1543),
(564, 'APB Verification.', 'Aadi Semicon Pvt Ltd. Bengaluru', '1', 'Building Verification Environment.  ', '1', '', 'Questa SIM', 'Virtual sequences, Score boarding.', 1562),
(565, 'Verification of Router using system verilog', 'LSI India R&D Pvt. Ltd, Pune', '6', 'Creating System verilog verification environment from scratch', '1', '', 'Cadence NCSIM', 'Data driven at Module interface through driver and collecting at Monitor with proper synchronisation.', 1561),
(566, 'Design and verification of SPI and APB slave', 'Aadi Semicon Solutions Pvt. Ltd, Bangalore', '1', 'Designing of SPI and Verification of APB', '2', '', 'Questasim', 'UVM Environment Creation from Scratch', 1561),
(567, 'Verification environments for SPI and I2C protocols using System Verilog and UVM', 'Aadi Semicon Solutions Pvt. Ltd.', '5 Months', 'Creating verification environments using System Verilog and UVM.', '1', '', 'Questa sim.', '', 1563),
(568, 'ROUTER 1X3', 'MAVEN-SILICON', '1 MONTH', 'fsm,register,synchroniser,fifo', '2', '', 'xilinx', 'some time taken while analising the simmulation report', 1576),
(569, 'DESIGN AND IMPLEMENTATION OF I2C PROTOCOL', 'DKOP LABS PVT LTD', '1 MONTH', 'I AM RESPONSIBLE FOR DESIGNING THE I2C THROUGH MODELSIM', '2', '', 'TOOLS USED FOR DESIGNING IS MODELSIM AND HDL LANGUAGE USED IS VERILOG HDL', '', 1578),
(570, 'VERIFICATION OF TWO STAGE PIPELINED DUT', 'DKOP LABS PVT LTD', '1 MONTH', 'I AM RESPONSIBLE FOR DEBUGGING THE DUT AND FIX THE ERRORS ', '2', '', 'TOOLS USED IS QUESTASIM FOR VERIFICATION AND HDL IS VERILOG HDL', '', 0),
(571, 'Design of SoC with 32-bit RISC Microcontroller using Verilog HDL and display of its working on screen through VGA', 'CDAC-Acts, Pune', '1', 'I have designed SPI, VGA which are some peripherals used in this project. I have also designed a "Barrel  Shifter".', '4', '', 'Software:- Xilinx ISE v14.7, QuestaSim v10.1d\r\nHardware:- Xilinx Vertex-4 FPGA', '', 1580),
(572, 'Hybrid low test power reduction technique with modified scan in path', 'VTU Extention Centre, UTL technologies Ltd', '6', 'Proposed new test power reduction technique by parallel loading the scan chain. Experimented the technique on ISCAS89 benchmark circuit in cadence.', '1', '', 'Cadence NCSIM, Cadence RTL Compiler, Cadence Encounter test', 'Exploring the perfect gating logic to reduce power in scan chain', 1583),
(573, 'working model chocolate factory', 'CTTC, BBSR, ODISHA', '2month', 'chip design &software installizationer', '4', '', 'Plc s7-400, ic installzer kit, xlline software to set programe, electrical hardware parts like- limits siwtch, optical& metalic sensores, hydrulics presure kits, pipes, steelness setel convery, rorate balt through 300watt sarvomotor, computer system.', 'Where we face the quality of chocolate& some sensores working process, chip installazation, ', 1593),
(574, 'Design, Development and validation of UART driver.', 'viven embedded academy', '6', 'to know the  how to deal with UART', '1', '', 'C,GCC,16550A', 'reading  status of registers then writing the data to registers,enable the interrupts.writing the device drivers', 1607),
(575, 'Hardware implementation of PID controller using FPGA ', 'CDAC', '2', 'Code devleopment and Matlab Simulink', '4', '', 'Vlsi Design', 'PID Coefficient Generation', 1617),
(576, 'Sophisticated Sign Board Power Saving System', 'Vector', '01', 'Monthly dates and times and power off and on timings.', '1', '', 'AT89S52 Microcontroller,Lcd,Keypad,EPROM,RTC,I2C.', 'Difficulties in updating of dates i.e working day and holiday and power off and power on timings. ', 1655),
(577, 'counting objects using external interrupts', 'cranes varsity', '1', 'team leader and code developer', '4', '', 'kiel software and lpc2148 microcontroller', 'no', 1670),
(578, 'Developed APB Master VIP ', 'CVC Pvt Ltd ', '2', 'Architected the class based verification environment using UVM for AMBA APB ', '1', '', 'Verilog, System Verilog, UVM and Aldec-Rivera PRO', '1. Verified the RTL module using UVM2. Developed multiple test cases such as directed and random 3. Modelled scoreboard and achieved functional coverage4. Virtual Sequence', 1668),
(579, 'Design and Implementation of I2C Controller', 'C-DAC: Centre for Development of Advanced Computing,TICA,Mumbai.', '1', 'Documentation, RTL-Design, Test, Implementation', '4', '', 'Xilinx ISE Design Tools/Suit, XST, ModelSim,Spartan 3E FPGA', 'No big challenges,just small code design issues which got resolved easily.', 1680),
(581, 'Enhanced memory reliability against multiple cell upsets using Decimal Matrix Code', 'Clarozon Technologies', '1', 'Architecture development in VHDL,simulation in modelsim,synthesis in xiinx', '1', '', 'Modelsim,xilinx ISE', '', 1730),
(582, 'â€œIMPLEMENTATION OF I2S MASTER AND SLAVE BUS CONTROLLER ON FIELD PROGRAMMABLE GATE ARRAYâ€', 'BOFFINTECH FROM NAMAKKAL', '6 ', 'i2c(inter integrated circuit)', '3', 'The I2S bus (Inter-IC Sound bus) is a 3-wire, half-duplex serial link for connecting digital audio devices in an electronic system. The bus handles audio data and clocks separately to minimize jitter that may cause data distortion.', 'Simulation â€“ modelsim-6.4a.\r\nSynthesis â€“Altra -Quartus-II.\r\nTo using Altra DE2 board in cyclone II FPGA.\r\nOn chip debugging - Signal tapII logic analyzer.', 'To understanding a project title .\r\nTo design  in transmitter block is difficult.\r\n', 695),
(583, 'GPIO IP CORE Protocolâ€“Verification using SV and UVM', 'Maven Silicon Softtech Pvt Ltd', '2', 'Key Features verified: ïƒ˜	Number of  GP I/O signals range from 1-32 and user selectable and can be bidirectional', '1', '', 'HVL: System Verilog\r\nTB Methodology: UVM\r\nEDA Tools: Modelsim, Questa -- Verification Platform\r\n', '', 1738),
(584, 'Router 1x3 â€“ RTL design using Verilog HDL and Verification using SV and UVM', 'Maven Silicon Softtech Pvt Ltd', '2', 'Packet routing, Parity, Sending Packet, Timeout Check,Reading packet and etc...', '1', '', 'HDL: Verilog\r\nHVL: SystemVerilog \r\nTB Methodology: UVM\r\nEDA Tools:Xilinx ISE, Questa 10.0b Verification Platform \r\n', 'ïƒ˜	Architected the design and described the functionality using Verilog HDL.\r\nïƒ˜	Architected the class based verification environment using system Verilog\r\nïƒ˜	Verified the RTL model using SystemVerilog.\r\n', 1738),
(585, 'optimization and operational perameters of WIRE EDM METHOD', 'CENTRAL INSTITUTE OF TOOL DESIGN', '2 MONTHS', 'My contribution in the project is 100 percent by acheive my goal', '4', '', 'EURONORM STEEL 31', 'I face the challenges in machining, cutting and executing the project', 1741),
(586, 'DESIGN A AMBA AHB TO APB BRIDGE', 'maven silicon soft tech limited ', '1 month', 'i have done my ownself.', '1', '', ' HDL: Verilog 	,	         EDA Tools: Xinix ISE ', 'i have designed in verilog ,i have executed successfully', 1755),
(587, 'SPI IP-CORE VERIFICATION', 'maven silicon soft tech limited ', '1 month', 'i have done my ownself.', '1', '', 'UVM Methodology. by using questasim', 'i have successfully verified.', 1755),
(588, 'DESIGN & VERIFICATION OF ROUTER 1X3', 'maven silicon soft tech limited ', '1 month', 'i have done my ownself .', '1', '', '       HDL	:  	Verilog HDL        HVL   :    System Verilog    	Methodology   : UVM\r\n       Tools Used	:  	Xilinx ISE & QuestaSim.        \r\n', 'i  have successfully designed &verified', 1755),
(589, 'Plac and Route', 'Institute of Silicon Systems', '2weeks', 'To perform audit checks, Floor Plan, Power Plan, Placement, Trial Route and Congestion analysis,Timing analysis, CTS, Detail Routing.', '1', '', 'pnr tool', '', 1778),
(590, 'BLOCK-II (Top level)', 'Institute of Silicon Systems', '2weeks', 'To perform audit checks, Floor Plan, Power Plan, Placement, Trial Route and Congestion analysis,Timing analysis, CTS, Detail Routing.', '1', '', 'pnr tool', '', 1778),
(591, 'BLOCK-II (Top level)', 'Institute of Silicon Systems', '2weeks', '*Low Power Implementation ', '1', '', ' Cadence RTL Compiler', '', 1778),
(592, 'Sophisticated Sign Board Power Saving System', 'vector Institute, Hyderabad', '1 months', 'design the embedded C programming for I2C read and write  data functions.', '4', '', 'I2C protocol,  keypad matrix ,20*4 LCD, RTC 8051 device ', 'I have faced little problem in despite the I2C code.', 1791),
(593, 'Physical Coding Sublayer', 'Maven Silicon, Bengaluru', '2', 'RTL design of the encoder, decoder, transmit code group state machine, SIPO mechanism and carrier sensing mechanism block', '1', '', 'Verilog HDL in Xilinx ISE 12.2 Environment', 'Understanding the encoding/decoding mechanism, generation of a codegroup fsm to enable said mechanism at both encoder and decoder ends, understanding the working of the synchronizer block, writing specific test cases for the blocks.', 1567),
(594, 'Implementation of â€˜AMBA AHB Protocolâ€™ using Verilog HDL ', 'CDAC-ATC ', '3', 'Verilog Coding for design and verification', '4', '', '', '', 1827),
(595, 'FPGA implimentation of 16 Bit RISC processor', 'SMEC Automation', '.4', 'Architecture design, verilog coding, RTL design, Verification', '1', '', 'FPGA spartan 3E, Xilinx ISE, Modelsim', '', 1838),
(596, 'Intelligent wheel chair', 'NMAMIT, Nitte', '2 ', 'Sensor and actuator interfacing to MSP430', '4', '', 'MSP430 Board, Code Composer tool.', 'Reading exact value from Accelerometer Sensor for direction.', 1036),
(597, 'Seat Belt Warning System', 'NMAMIT, Nitte', '2', 'Coding ', '2', '', 'ARM7 TDMI Kit, Eclipse', 'Writing code', 1036),
(598, 'Computer Control for Paralyzed User', 'Sahyadri College of Engineering and Management', '6', 'Accelerometer interfacing, IR Sensor and ps2 mouse connections', '4', '', 'MikroC PRO, Kanda super programmer, PIC16F887A', 'Code', 1036),
(599, 'USB 3.0 physical layer verification', 'school of information science', '4', 'Generation of packet and writing scoreboard to Encoder and PISO ', '3', '', 'CADENCE ncsim', 'Generating the packet and to sync the design and test-bench .And in achieving constrained driven random verification.', 679),
(600, 'Block Level Physical Design Implementation based on 180nm Technology', 'RV-VLSI Design Center, Bangalore', '6', 'Coming up with a fully implemented design that meets  setup and hold timing requirements while considering the constraints of IR drop and congestion.', '2', 'Technology Node:180nm, Number of Macro:32, Area:5.9mm2, Supply Voltage:1.8V, IR DROP(VDD + VSS): 5%, Frequency: 400MHz, No. of Metal Layers:6, Fab: JAZZ Semiconductor.', 'IC Compiler for physical design and Prime time for STA.', 'Placement of Hard Macros during floorplanning\r\nComing up with a good power plan with acceptable amount of IR drop.\r\nFixing the floating pins and floating shape errors during power planning.\r\nAnalyzing of timing reports after each step in the flow.', 1728),
(602, 'RFID Based automatic Tollgate Control System', 'VECTORINDIA', '6', 'To avolation of new technology ', '1', '', '', '', 1903),
(603, 'Shutting down of PC using Remote', 'Vector India Pvt Ltd', '2 weeks', 'Working with Socket Programming for interconnection of PCs.', '4', 'It deals with shutting down a PC connected in LAN using another PC which is connected to micro controller using RS232 DB9 connector, TSOF is used for receiving of IR signals from remote.', 'Keil C', 'Working with time states of Philips Remote to transmit signal, Inter-relating the I2C programming to socket programming. creating socket program to make use of serial interface of microcontroller kit.', 1912),
(604, 'Improve reliability of HMDS and AUTOMATION SYSTEM', 'TESCO, JAMSHEDPUR', '2', 'I learned there how to controll  giant machines with PLC. and how PLC network is working .', '1', '', 'PLC, Relays, Ethernet cables,\r\nOne PLC can work with five thousand inputs and five thousand outputs and to saving the PLC from power hazard we use RELAYS as a  fuse. Ethernet cables are joined in ring topology which share information of datas.', '', 1922),
(605, 'Improve reliability of HMDS and AUTOMATION SYSTEM', 'TESCO, JAMSHEDPUR', '2', 'I learned there how to controll  giant machines with PLC. and how PLC network is working .', '1', '', 'PLC, Relays, Ethernet cables,\r\nOne PLC can work with five thousand inputs and five thousand outputs and to saving the PLC from power hazard we use RELAYS as a  fuse. Ethernet cables are joined in ring topology which share information of datas.', '', 1922),
(606, 'Design  32-Bit RISC Microcontroller using Verilog HDL and Display its working on screen through VGA.', 'CDAC', '1', 'Designed the Keyboard,VGA interface and amba 3 ahb lite bus. ', '4', 'Designed 3-stage pipeline microprocessor with Logical and arithmetic operations.\r\nThe microcontroller has been interfaced with UART,SPI,VGA peripherals\r\nResults of the operation performed by the microcontroller are displayed on the screen through', 'Xillinx ISE 14.7, Questasim 10.1d, Xillinx FPGA VIrtex 4 ', 'While interfacing Keyboard and VGA, keyboard sometimes freezes up. Solved it by reading the keyboard stokes when its not being written.\r\nInterfacing amba bus was a typical part. Implementing it was a bit difficult. ', 1581),
(607, 'Archaebotz', 'Shatabdi Institue of Engineering and Research, Nasik', '2 days', 'Line follower, obstacle detector', '1', '', '', '', 1896),
(608, 'PHYSICAL DESIGN OF BLOCK LEVEL TORPEDO SUBSYSTEM USING 180nm', 'RV-VLSI DESIGN CENTER', '4', 'Placement of macros during Floorplan, deciding number of power straps to meet IR drop (VDD+VSS) budget, Fixing floating Pin and floating shape errors.', '2', 'To Implement a block using APR flow and close timing after STA. Project\r\nincludes a block level implementation of torpedo subsystem consisting of 32\r\nmacros and 43275 leaf cells and 5 clocks.Tech-180nm,Clock-400MHz, Target IR Drop-5% .', 'IC Compiler, Prime Time, Hercules from Synopsys and Calibre from Mentor Graphics.', 'Placement of macros during Floor plan, Deciding number of power straps to get IR drop (VDD+VSS) less than 5% of 1.8V, placement of standard cells without floating pins, Analysing timing reports. ', 1862),
(609, 'Router 1x3 model', 'Maven silicon', '1 month', 'RTL design and  verification using UVM', '2', '', 'Xilinx , questasim', 'Designing with less delay, and reducing memory in design and UVM verification with system verilog language ', 1931),
(610, 'A SUCCESSIVE APPROXIMATION ANALOG TO DIGITAL CONVERTER', 'VIT UNIVERSITY', '5', 'Design and implementation of architecture of SAR ADC. Implemented the Bootstrap Switch and Double Tail Latch Type of Comparator.', '1', 'A  8bit resolution of Successive Approximation Analog to Digital Conveter is implemented. SAR ADC includes the blocks of sample and hold circuit, comparator, SAR logic and digital to analog converter.', 'Cadence Analog Design Environment', 'Design and implementation of Bootstrap switch and Double Tail Latch type of Comparator. An average power consumption of comparator  of 390.5 nw is achieved', 1862),
(615, 'Line Follower Robot', 'ThinkLabs Pvt. Ltd', '2', 'Hardware as well as programming at winAVr software in embedded C', '2', '', 'PCB, Atmel microcontroller, WinAVR, Embedded C', '', 1945),
(616, 'bio metric pill dispercei', 'polytechnic', '2', 'fingure print module', '4', '', '', '', 1974),
(617, 'Microcontroller based Automated Robot', 'IIT Kgp', '2 months', 'Hardware design and Interfacing', '3', '', 'AVR  development board,AVR studio,Embedded C', 'Microprocessor Programing and Interfacing of sensors to a great precision.', 1807),
(618, 'Physical design of Torpedo Sub System in 180nm technology with clock Frequency of 400 MHz', 'RV-VLSI', '4', 'Effective Floor planning, TCL scripting, Power planning  ', '2', 'Torpedo Processor design incorporated 32 macros, 43000 cell instances and 5 clocks (3 propagated and 2 generated clock) in a die of size 5.9 mm sq, Operating at 400 MHz frequency, \r\nSupply Voltage : 1.8v,\r\nTechnology :180nm.', 'Synopsys IC-Compiler, Prime - Time, Hercules\r\n', 'During floorplan the placement of 32 macros block wise by avoiding stacking to create the best power network with the appropriate width, pitch to meet the IR drop constraint without any DRC and floating shapes or pins.', 1916),
(619, 'design and verification of axi protocol', 'orange semiconductors', '3', 'ownership', '1', '', 'questa sim 10.2c', '100% functional coverage and code coverage ', 1978),
(620, 'PHYSICAL DESIGN FLOW IMPLEMENTATION OF TORPEDO SUBSYSTEM.', 'RV-VLSI', '6 MONTHS', 'FLOORPLANNING,POWERPLANNING AND CTS.', '2', '', 'IC COMPILER-SYNOPSYS.', 'UNDERSTANDING THE TCL SCRIPTS AND HOW THE TOOL WORKS IN THE BACKGROUND.', 1829),
(621, 'Block level Physical Design Implimentation of Torpedo Subsystem', 'RV-VLSI design center', '4 months', 'placing of macros strategically during floorplan, analysis of timing reports,reducing IR drop using minimum number of metal straps and width variation', '2', '', 'IC Compiler, Prime Time,  ', 'understanding timing exceptions during STA, ', 1989),
(622, 'Block Level Physical  Design of a Torpedo Subsystem under 180nm Process Technology', 'RV VLSI DESIGN CENTER', '4', 'Floor Planinng , Power Planning, Placement of standard cells,  CTS, Routing and Tcl Scripting when ever necessary', '2', 'Floor planning was done initially and then Power planning was done to meet the IR drop goals.\r\nAfter placement of standard cells timing analysis was done to find out the kind of violations.\r\nCTS was done and again the timing violations were analyzed.', 'IC Complier for Floor Planning, Power Planning, Placement and CTS ,\r\nPrime Time for Static Timing Analysis ,\r\nHercules for DRC (Internally run by ICC),\r\nHercules for LVS (Internally run by ICC)', 'Challenges were faced during Power planning, the power network was not synthesized properly due to which had to change floor plan.\r\n', 1991),
(623, 'Torpedo Block', 'RV-VLSI Design Center', '6', 'Physical Design, stacking of macros, floor plan', '2', '', 'ICCompiler, Prime Time, Hercules from Synopsys, Calibre from Mentor Graphics.', 'Placement of macros with restricted orientations and to avoid stacking of macros, have done multiple iterations to come up with an efficient floor plan. Encountered a lot of congestion between and on the macros and on the standard cells', 1990),
(624, 'Static Timing Analysis', 'RV-VLSI Design Center', '6', 'STA, setup and hold ', '2', '', 'Primetime from Synopsys', 'Identifying and Resolving the cause for Setup and Hold violations such as Input transition,Load Capacitance,Insertion delay,Cell delay was challenging.', 1990),
(625, 'Analysing, Writing and debugging TCL Scripts', 'RV-VLSI Design Center', '6', 'TCL,  power plan,placement,CTS,Routing', '2', '', 'Tclsh, TCL tutor, Linux OS', 'Challenges Learning TCL from scratch,Understanding each command in the script using man pages, Debugging TCL Scripts, writing TCL to design examples.', 1990),
(626, 'Block Level Implementation and Verification of SOC Subsystem', 'RV VLSI DESIGN CENTER', '6', 'Physical implementation of netlist ', '2', '', '', '', 0),
(627, 'Block Level Implementation and Verification of SOC Subsystem on 180 nm technology', 'RV VLSI DESIGN CENTER', '6', 'Floorplan,Placement of Standard and Macro Cells,Power Planning, CTS ,Routing ,Post Layout STA and Physical Verification', '1', 'The core processor includes 32 macros, 43000 standard cells, five clocks (three propagated and two generated) working on a clock frequency of 300 MHz, Operating voltage of 1.8 V with a die size of 2.450 mm sq. on 180 nm technology.', 'IC Compiler, Primetime, Hercules.', 'Understanding the effect of Macro placement, Timing Closure, IR Drop Analysis ,Congestion Issues, Minimizing clock skew,Understanding OCV, Area Budgeting,Meeting DRC,Clock Gating Timing Check,Hold Fixing on Scan Chain Paths.', 1895),
(628, 'Block level physical design of Torpedo subsystem - 180nm technology  ', 'RV-VLSI', '4', 'spacing between the macros and placement of macros during Floorplan,Understanding the placement  all the standard cells,analysis of the timing reports', '2', '', ' Synopsys IC compiler, Prime Time,Hercules', 'placement of macros during Floorplan, deciding number of power straps to meet IR drop (VDD+VSS) budget, Fixing floating Pins standard cell placement', 0),
(629, 'Block level physical design of Torpedo subsystem - 180nm technology  ', 'RV-VLSI', '4', 'spacing between the macros and placement of macros during Floorplan,Understanding the placement of all standard cells,analysis of the timing report', '2', 'Torpedo sub block includes floorplan of 32 macros, placement of 43k standard cells with supply voltage of 1.8V with 45mV max IR drop and power budget of 300mW, working at operating frequency of 400 MHz,it consists of 6 metal layers.', 'Ic complier, Prime time for STA ,Hercules', ' macro spacing during Floorplan to solve congestion and drc rules, to decide power plan to meet IR drop  budget, Fixing floating Pins,standard cell placement.', 1860),
(630, 'Static Timing Analysis for all  Possible Combinations of Timing Paths', 'RV-VLSI Design Center, Bangalore', '5 days', 'Understanding the concept of setup & hold time.', '1', '', 'Prime time by Synopsys', 'Analyzing timing paths for Input-Reg, Reg-Reg, Reg-Output and Input-Output. \r\nAnalyzing multi cycle paths & false paths exceptions. \r\nAnalyzing effects of Clock Uncertainties, Skew, latency, Jitter on timing.', 1728),
(631, 'PHYSICAL DESIGN OF TORPEDO SUBSYSTEM USING 180 nm TECHNOLOGY IN 400 MHZ OPERATING FREQUENCY', 'RV VLSI DESIGN CENTER', '4 MONTHS', 'To do Macro placement,Placement Blockages and Power Planning in  Floor Planning, Placement, Clock Tree Synthesis of the torpedo block', '2', 'Torpedo sub block is a project which incorporates 32 macros,43275 standard cells with supply voltage of 1.8v working at a frequency of 400MHz.It used a total of 5 clocks.number of metal layers:6,180 nm technology node is used.', 'ICC,Prime Time from synopsys, Calibre from Mentor Graphics', 'Designing a floor plan without any floating pin or floating shape DRC violations and also to limit the the number of straps,width to get IR Drop (VDD+VSS) less than 5% of 1.8', 1938),
(632, 'To implement back-end design of 180nm Torpedo design with operating freq. 400MHz and operating Voltage 1.8V.', 'RV-VLSI DESIGN CENTRE BANGALORE', '3 months', 'I tried to complete PNR from floor planning to CTS, which includes IR drop analysis, Timing analysis, ', '2', '', 'IC compier, Primetime, Questasim ', 'Encountered with overlapping of M1 rails with M5 power rails, fixing power grids in core area(M5), floating pin errors after placement, huge timing violations, congestion  ', 0),
(633, 'Block Level Implementation Of Torpedo Processor using 180nm process', 'RV-VLSI Design Centre', '6', '....', '2', '', '', '', 0),
(634, 'Physical design and  Implementation for 180nm Torpedo chip with 400Mhz operating frequency and 1.8V supply voltage', 'RV-VLSI DESIGN CENTRE BANGALORE', '3 months', 'I tried to complete PNR flow from floor planning to CTS, which includes IR drop analysis, Timing analysis etc.', '2', 'Torpedo subsystem had 32 hard macro with 5.9 Sq mm Area. and six metal layer usage.', 'Primetime (synopsys), IC compiler.', 'I encountered with fixing power and ground nets(No. of straps),overlapping of metal straps, floating pin errors (before and after placement), pre-routes are not generated in some part of design, congestion and macro placement,timing violations. ', 2001),
(635, 'Block level Physical Design of 180nm technologhy Torpedo Subsystem', 'RV-VLSI Design centre', '4', 'Timing closed , DRC and LVS clean gds', '2', 'Torpedo subsystem uses 180 nm technology node with supply voltage of 1.85V,  Operating frequency of 400 MHz, Area 5.9 sqmm, power consumption 300mw,  6 metal layers are used,  Floor planning, Power Planing, Placement, CTS, Routing, DRC ,LVS ', 'IC Compiler', 'Creating the floorplan within available core area.\r\nMacro placement keeping in mind the data flow , logic clusters and also reduce congestion.\r\nPower planning, generating power straps which meet the required target power drop.\r\nAnalysis of timing report', 1983),
(636, 'Torpedo', 'RV VLSI Design Center', '4', 'Appropriate placement of macros, Meeting IR drop, Calculating core and chip utilisation factors', '2', '', '', 'Macro placement due to its connectivity with standard cells and finding out  minimum distance between them, deciding appropriate blockage between macros, power planning because of more IR drop, floating pins error rectification,  ', 0),
(637, 'Physical design implementation of Torpedo in 180nm technology', 'RV VLSI Design Center,  Bangalore', '4', 'Appropriate placement of macros, Meeting IR drop, Calculating core and chip utilisation factors', '2', 'Technology : 180nm ,Supply voltage : 1.8 v,  Frequency: 400 MHz, Power consumption: 300 mW, Maximum IR drop: 5.0% ,Fab : Jazz semiconductor.', 'IC Compiler', 'Placement of macros due to its connectivity with standard cells, calculating minimum spacing between macros, Power planning- Meeting IR drop ,providing appropriate placement blockage and area to be blocked, floating pins error.', 2004),
(638, '9 track Standard Cell Libraries Layout Design and Physical Verification in 90nm CMOS Technology.', 'RV-VLSI Design Center', '0.5', 'Understanding Foundry document and designing the standard cell layout from Source Netlist , Obtained the LVS, DRC, Compatibility clean layout design.', '1', '', 'ICStudio from Mentor Graphics: Pyxis Schematic and Layout Editor,  Calibre DRC/LVS.', '', 1985),
(639, 'Design of Combinational Circuits by Cyclic Combinational Method for Low Power VLSI', 'CITD, hyderabad', '3 months', 'cadence tools ', '1', '', 'cadence tools', '', 2009),
(640, 'Design of standard cells to obtain clean drc, lvs and compatible error free gds', 'RV-VLSI', '1', 'To give clean lvs and drc clean gds standard library.Design of standard cells to make sure its compatible with pnr tool.', '1', '', 'Caliber tool from Mentor Graphics.', 'Understanding the lvs report.\r\nPlacement of clock pin in flipflop to have better routing.\r\nRouting to avoid routing parasitics.', 1995),
(641, 'laying out Op-amp with consideration of matching techniques', 'RV-VLSI', '1', 'laying out Op-amp by matching all the transistors inorder to avoid mismatches.', '1', '', '', '', 1995),
(642, 'Block level physical design of Torpedo subsystem using 180nm technology ', 'RV-VLSI', '4', 'Placing macros, blockage placement and power planning in Floor planing, Placement, Clock tree synthesis', '2', 'Torpedo subsystem is block level physical design of an image processor. It has 32macros with supply voltage of 1.8v with 45mv max of IR drop, 300mW power budget and operated at 400MHz. It has 5 clocks. FAB:Jazz Semiconductor, 180nm technology is used', 'Synopsis IC Compiler, Primetime, Hercules', 'Analysing timing reports, Floor planning', 1809),
(643, 'Analysis of different timing paths in a design', 'RV-VLSI', '0.5', 'Found different timing paths and analysed their timing reports  ', '1', '', 'Prime time', 'Understanding of Input delay and virtual clock was difficult.', 1916),
(644, 'The Design and Development of Inductive Sensors for Segmented Mirror Telescope', 'Indian Institute of Astrophysics', '6', 'Designing of Inductive Sensors ', '5', '', 'Matlab, Cadence Orcad Capture, Labview', '', 2011),
(645, 'Block Level Implementation Of Torpedo Processor using 180nm Technology', 'RV-VLSI Design Centre', '3', 'Implementation of the physical design flow by understanding the challenges faced in each step and systematic approach towards resolving it.', '2', 'Block level implementation of Torpedo sub-system with an intent to capture the various aspects and challenges of Physical Design flow.', 'Synopsys IC Compiler\r\n', 'Creating the optimized floorplan.\r\nSynthesis of power rails so as to meet the IR drop constraints.\r\nTiming closure of setup post 43k cells placement.\r\nGenerating the optimized clock tree, meeting the target skew and fixing hold or setup violation.', 2002),
(646, 'SYNTHESIS AND PERFORMING STATIC TIMING ANALYSIS', 'RV-VLSI', '1 ', 'Calculating the arrival and required time ', '1', 'Synthesis of many designs and performing STA and analyzing timing reports Writing SDCâ€™s to create/generate clocks, to declare false paths, multi cycle paths,  understanding of the effects of skew on timing,fixing timing violation .', 'Prime Time', 'Calculating the arrival and required time,Fixing setup and hold,analysis of various data flow and clock paths  ', 1860),
(647, 'Block Level Physical Design Of TORPEDO', 'RV-VLSI Design Centre, Banglore', '6 months', 'Understanding the inputs and outputs of all stages of physical design, Floorplan, Powerplan and Placement.', '2', 'Torpedo sub block incorporates 32 macros with supply voltage 1.8v working at a frequency 400 MHz.Technology is 180nm. PD activities involves Floor Planning, Placement, Congestion which ultimately should meet the goal of area/timing/power optimization', 'IC compiler.', 'Creating Floor Plan within available core area to avoid the stacking of macros and managing congestion.\r\nPlacement of macro to meet the Area,Power and Timing constraints.\r\nFreezing the number of straps,width to get IR drop(VDD+VSS) less than 5% of 1.8V', 1986),
(650, 'Static Timing Analysis using Synopsys-PrimeTime  ', 'RV-VLSI Design Centre', '7days', 'To perform setup timing analysis for complex designs and to analyse the timing report for different timing paths.', '1', 'Static timing analysis plays a vital role in facilitating the fast and reasonably accurate measurement of circuit timing. Project intended a detailed study of timing calculation and timing report analysis.', 'Synopsys-PrimeTime', 'Understanding the timing arcs and their delay representation in the delay table.\r\nPerforming timing calculation.\r\nAnalyzing the timing report of register-to-register, input port-to-register, register-to-output port, input port-to-output port.', 2002),
(651, 'Optimized 9 track standard cells layout design in 90nm technology with DRC, LVS and compatibility clean.', 'RV-VLSI INSTITUTE', '1', 'Designed layouts for an optimized standard cells with DRC, LVS and compatibilty clean for a standard cell libraries.', '1', 'Objective is to design layouts for basic logic gates, combinational and sequential Logic circuits of various drive strengths. Key features are to enable APR with minimized area and to achieve high speed by reducing parasitics.', 'Pyxis schematic, Pyxis layout Editor, Calibre ( DRC, LVS, Compatibility check ).', '1.Analyzing LVS results.\r\n2.Reducing Area and Parasitics.\r\n3.To make route efficient layouts.', 2000),
(652, 'Static Timing Analysis ', 'RV VLSI DESIGN CENTER', '1 week', 'Analysing the given timing paths in order to find the violtions and the amount of slack in the path and do the needful to fix them', '1', 'Various timing paths were provided to understand the concepts of STA better.\r\nThe paths were analyzed in Prime Time to find the type of path and violations in them if any. \r\nAnalysis involving the ways to fix violations. ', 'Prime Time', 'Challenges were encountered while analyzing the Reg to Reg paths and fixing the timing violations for same', 1991),
(653, 'Exposure to DRC and LVS', 'RV VLSI DESIGN CENTER', '1 week', 'Draw a Layout, run DRC and LVS and resolve the errors found ', '1', 'Layout was drawn on Pyxis  Layout Editor to have an idea how the layout of a device is formed by abiding the design rules.\r\nRunning the DRC and LVS on the layout to get the idea of the kind of errors encountered.\r\nThe ways to approach to resolve error.', 'IC Studio\r\nCalibre for DRC LVS(internally run by IC Studio)\r\nPyxis Layout Editor(internally run by IC Studio)', 'The approach to resolve the DRC errors. Once go the approach its was a better task to deal.\r\nTo resolve LVS errors once got to know where to find and fix, it was easier to resolve.', 1991),
(654, 'Two Stage Op-amp Analog  Layout Design and Physical Verification in 180nm CMOS Technology.', 'RV-VLSI Design Center', '1', 'Doing Floorplan by adopting the matching techniques to meet the specification and obtaining the DRC and LVS Clean layouts.', '1', '', 'ICStudio from Mentor Graphics : Pyxis Schematic and Layout Editor, Calibre DRC/LVS. ', '', 1985),
(655, 'Two stage operational amplifier Analog layout Design in 180nm process technology with device matching techniques', 'RV-VLSI Instititute', '1', 'To design an efficient floor plan using device matching techniques.', '1', '', 'Pyxis schematic, Pyxis layout editor, Calibre DRC/LVS (Mentor Graphics).', '1.To acomplish efficient device matching techniques.', 2000),
(656, 'Block level Torpedo Subsystem Implementation for 180nm process node', 'RV-VLSI Design center ', '4.5', 'Creating the floorplan within available core area  and setting Powerplan to meet the power budget,  timing & congestion driven Placement & CTS.', '2', 'Torpedo sub block includes 32 macros, 43275 standard cells with supply voltage of 1.8V, working at an operating frequency of 400MHz with total 5 clocks (3 propagated and 2 generated) and 6 metal layers.  Fab:JAZZ Semiconductor Technology Node :180nm.', 'ICCompiler, Prime Time & Hercules from Synopsys.', 'Deciding optimum Floor plan , Deciding No. of straps while creating power plan to meet IR drop goal,  Rectifying  the cause of timing violations while analysing timing reports , identifying timing exceptions which are not constrained. ', 1979),
(657, '180nm Block Level implementation of TORPEDO Subsystem', 'RV VLSI Design Center', '4', 'Evaluated the complete flow of design and made necessary modifications in the Tcl script.Understood setup & hold violations by analyzing timing paths', '2', 'In a chip with fixed core height width,performed placement of 32 macros such that continuous core area is obtained.Created appropriate placement blockages.Performed IR drop analysis.Placed standard cells,performed the congestion and timing analysis', 'Synopsys IC compiler', 'Macros Placement during Floorplan with appropriate spacing between them\r\nDetermining number of power straps to meet IR drop\r\nFixing Floating Pin errors\r\nAnalyzing Timing Reports\r\nControlling Congestion', 1984),
(658, 'Design of test architecture for verification of ALU design', 'RV-VLSI design center', '2weeks', 'developed verilog code for arithmetic and logical unit (ALU) design and a self checking test environment for verification', '1', '', 'Questa Sim', '', 1989),
(659, 'Design of Half adder in Full custom', 'RV-VLSI design center', '1week', 'Drawing the schematic of Half adder and its layout', '1', '', 'IC-Studio', '', 1989),
(660, 'Router Design and verification', 'Maven Silicon', '3 months', 'Wrote the write and read transactions, environment and read and write drivers', '2', '', 'questa sim 10. used to write the System verilog test bench', 'The major challenge faced was writing the test cases to cover all the functionalities and score board to write the bins for coverage', 2025),
(661, 'Verification Serial Peripheral port SPORT', 'hyderabad DRDO', '4', 'wrote the interface ,and test cases .Integrates the VIP to SOC and wrote some of the c test cases', '5', '', 'Cadence Incisive ', 'Integrating to soc was the challenge faced and writing c test cases', 2025),
(662, 'A Block Level Design of Torpedo 180nm Sub system with APR Flow', 'RV-VLSI Design Center', '6', 'Floorplanning, Placement, Pre-CTS Optimization, Clock tree analysis, Post CTS Optimization, performs STA & bring the block to timing closure,DRC,LVS.', '2', '', 'IC Compiler, PrimeTime, Hercules from Synopsys and Calibre from MentorGraphics.', 'Have designed various floorplan experiments to get good QOR and achieve the specified requirements, critical of congestion and timing of the block.', 0),
(663, 'A Block Level Design of Torpedo 180nm subsystem with APR Flow', 'RV-VLSI Design Center,Bangalore', '6', 'Floorplanning,Placement, Pre-CTS Optimization, Clock tree analysis, Post CTS Optimization, performs STA & bring the block to timing closure, DRC, LVS.', '2', 'Torpedo sub-block includes 32 macros, 43275 standard cells with supply voltage of 1.8V, working at an operating frequency of 400MHz, it has total of 5 Clocks 3 propagated and 2 generated, Design uses 5 metal layers. Fab: Jazz Semiconductor.', 'ICCompiler, PrimeTime, Hercules from Synopsys and Calibre from Mentor Graphics.', 'Have designed various floor plan experiments to get good QOR and achieve the required specifications.\r\nPerforms STA & bring block to timing closure.', 2022),
(664, 'Block Level implementation of TORPEDO', 'RV- VLSI Design Center', '4', 'Uniqueness in floor-planning and placement in the design. Met timing in most of the timing paths. Reduction in IR drop and congestion. ', '2', 'Worked from block level such as macro placement,standard cell placement,clock tree synthesis,IR drop analysis, congestion analysis.Knowledge on DFM and antenna effects. Timing reports analysis,OCV,MCMM,Core and standard cell utilization calculation.', 'IC Compiler, Hercules, Prime Time.', 'Evaluated the complete flow of the design.\r\nAfter floorplan, analysed and fixed encountered DRC issues due to PG connectivity. \r\nThe Max IR-Drop of the design was more than 5% VDD so successfully reduced the IR Drop.\r\nFixed timing issues and congestion', 1812),
(665, 'To perform static timing analysis for a given design.', 'RV-VLSI Design Center', '0.5', 'To find the critical path for the design. To tweak variables like input external delay and transition delay, along with clock periods and clock skews.', '1', 'Timing analysis, determining clock frequency,fixing setup and hold times, understanding the effects of slew and skew, CRPR, need for timing closure.', 'Synopsys Primetime.', 'To calculate the critical path and hence the maximum operating frequency for the design, keeping in mind the input delays and clock skews.\r\nFixing negative slack, and understanding the need of excess positive slack in few paths.', 1812),
(666, 'Review,analyse understand the DRC rule file for 90nm &180nm CMOS processes.', 'RV VLSI Design center', '2 days', 'understanding about different layers required for the layout design &  DRC rules for all the layers supported by the FAB.', '1', '', 'ICStudio from Mentor Graphics: pyxis schematic and layout editor,calibre-DRC & LVS Verification.', 'DRC clean Optimized inverter layout.', 1994),
(667, 'Block level LVS of D-Flipflop.', 'RV VLSI Design center', '3days', 'Understanding different lvs errors such as incorrect nets,missing instances, incorrect ports, property errors and fixing the errors.', '1', '', 'ICStudio from Mentor Grahics: pyxis schematic and layout editor, Calibre-DRC & LVS Verification.', '1.Comparing source netlist with layout netlist.\r\n2.analyzing and resolving various LVS errors such as missing instances,text shorts,power shorts,missing ports & incorrect nets.', 1994),
(668, 'Design of standard cell layout using  90nm CMOS technology  in pyxis layout editor with grid based in placement & single metal for routing.', 'RV VLSI Design center', '2weeks', 'Draw the schematic from golden netlist provided by front end fullcustom engineer, Eulers path to decide source drain sharing,Stick diagram & Layout.', '1', 'Design of layout for combinational and sequential standard cells (Inverter,AND,NAND, NOR,XOR,Half adder,MUX,D-Flipflop) of different drive strengths(1X,2X,3X,4X).', 'ICStudio from Mentor Graphics: pyxis- schematic and layout editor, Calibre-DRC , LVS & Comatibility verification. ', '1.Optimizing the layout for a given standard height.\r\n2.Use of only metal1 for routing.\r\n3.Avoiding poly routing.\r\n4.Identifying and fixing LVS errors for Incorrect nets,Incorrect ports, missing instances,bad devices.\r\n5.Placing the pin proerly on Grid.', 1994),
(669, 'To Design Layout of a two stage operational amplifier in 180nm CMOS Technology.', 'RV VLSI Design center', '2weeks', 'Floor planning(placing the fingers in such a way that they have common centroid), Deciding the source drain sharing,Stick diagram and Layout.', '1', '', 'ICStudio from Mentor Graphics: pyxis- schematic and layout editor, Calibre- DRC  &  LVS   verification.', '1.Iterative floor planning with centroid matching, Dispersion, Symmetry and compact.\r\n2. Identifying which transistor pair is more sensitive.\r\n3. Making the layout to form a square.\r\n4.Avoiding routing over active poly.\r\n5.Deciding Unit finger width.', 1994),
(670, 'Analyzing different Timing reports for OCV', 'RV-VLSI Design Center,Bangalore', '1/2', 'Generating timing reports for different designs for MCMM.', '1', '', 'PrimeTime from Synopsys', 'Understanding signal integrity and cross-talk effects, Timing analysis of latch based designs, effects of clock skew on timing.', 2022),
(671, 'Analyzing, Writing and Debugging Tcl Scripts.', 'RV-VLSI Design Center,Bangalore', '1/4', 'Writing various Tcl scripts.', '1', '', 'Tcl Tutor, IC Compiler from Synopsys.', 'Debugging Tcl scripts, writing Tcl to design examples.', 2022),
(672, 'VERIFICATION AND CORRECTION OF LVS ERROS IN GIVEN DFF LAYOUT', 'RV-VLSI DESIGN  CENTRE', '3days', 'PHYSICAL VERIFICATION ENGINEER', '1', 'Understanding the LVS errors of the given DFF layout which was done in 180nm technology and correcting them according to the schematic given.', 'PYXIS Layout editor\r\nCALIBER Verification Tool', '', 1996),
(673, '9 Track Standard Cell Libraries Layout Design and Physical verification in 90nm CMOS Technology', 'RV-VLSI Design Center', '0.5', 'Understanding Foundry document and designing the standard cell layout from Source Netlist , Obtained the LVS, DRC, Compatibility clean layout design.', '1', '', 'ICStudio from Mentor Graphics: Pyxis Schematic and Layout Editor, Calibre DRC/LVS.', 'Fixing the LVS Erros .', 1985),
(674, '9 Track Standard Cell Libraries Layout Design and Physical verification in 90nm CMOS Technology', 'RV-VLSI Design Center', '0.5', 'Understanding Foundry document and designing the standard cell layout from Source Netlist , Obtained the LVS, DRC, Compatibility clean layout design.', '1', '', 'ICStudio from Mentor Graphics : Pyxis Schematic and Pyxis Layout Editor, Calibre LVS and Calibre DRC.', 'Fixing the LVS Errors', 2033),
(675, 'Two Stage Op-amp Analog Layout Design and Physical Verification in 180nm CMOS Technology. ', 'RV-VLSI Design Center', '0.5', 'Doing Floorplan by adopting the matching techniques to meet the specification and obtaining the DRC and LVS Clean layouts.', '1', '', 'ICStudio from Mentor Graphics : Pyxis Schematic and Pyxis Layout, Calibre DRC , Calibre LVS.', '', 2033),
(676, 'GEOMETRY EDITING OF STANDARD CELLS IN 90NM TECHNOLOGY', 'RV-VLSI DESIGN  CENTRE', '15days', 'STANDARD CELL LAYOUT ENGINEER', '1', 'Designing of schematics from given spice net list. Designing layouts by looking at the schematic. Running DRC, LVS and compatibility checks and fixing the errors.', 'PYXIS Layout Editor for layout design.\r\nCALIBER Verification tool', '', 1996),
(677, 'To verify and understand lvs errors in d-flipflop', 'RV_VLSI', '3 days', 'Physical verification engineer', '1', 'D-flipflop layout was given already in ICStudio, the main objective was to understand  and verify lvs errors for the given layout.\r\nFirstly the ground and power error nets were to be resolved followed by other errors.', 'Tool used for the verification of lvs was on Caliber by mentor graphics.', '1)understanding open and short errors was interesting as well challenging..\r\n2)Resolving the connectivity errors like soft check errors was another challenge factor.\r\n3)To understand errors in power and ground nets to be first priority.', 1993),
(678, '90nm 9track standard cell design library to obtain drc and lvs clean gds.', 'RV_VLSI', '15 days', 'Layout design engineer', '1', 'Technology used to design the Standard cells is 90nm process.Standard cells were designed to provide clean lvs and drc gds library.The cells were designed to provide least parasitic by using multiple contacts when possible and by efficient routing.', 'Layout design was performed in PYXIS(ICStudio) by mentor graphics ,while the verification of the layout was done using Caliber tool.', '1)Efficient routing when considering bigger and complex layouts.\r\n2)Routing to be done in order to reduce parasitic.\r\n3)Best floor planning within the PRboundary was challenging.', 1993),
(679, '28nm 7track standard cell library design to obtain drc and lvs clean gds', 'RV_VLSI', '10 days', 'Layout design engineer.', '1', 'Technology used to design the Standard cells is 28nm process.Standard cells were designed to provide clean lvs and drc gds library.The cells were designed to provide least parasitic and routing within the given PRboundary constraints.', 'Layout design was performed in PYXIS(IC Studio) by mentor graphics ,while the verification of the layout was done using Caliber tool. ', '1)Poly routing was challenging.\r\n2)The need to put poly and contacts on the grid was challenging.\r\n3)Use of metal1 without the use of higher metal to provide efficient route was challenging.', 1993),
(680, '2 stage opamp layout floor plan design using 180nm', 'RV_VLSI', '15 days', 'Analog design engineer.', '1', '2-stage op-amp layout is designed with appropriate floor planning. The layout is done in a way to avoid mismatches. Layout is designed by considering matching techniques like centroid , dispersion , compactness and symmetry.  ', 'Layout design was performed in PYXIS(IC Studio) by mentor graphics ,while the verification of the layout was done using Caliber tool. ', '1)Floorplanning considering matching techniques was an challenge within the given area parameters.\r\n2)Considering matching techniques like centroid,dispersion,compactness and symmetry together was an challenging issue..\r\n3)Least parasitic layout design', 1993);
INSERT INTO `tbl_academicproject` (`idacademicproject`, `project_title`, `college_name`, `time_duration`, `role`, `team_size`, `project_description`, `tools_used`, `challenges`, `idstudent`) VALUES
(681, 'LAYOUT DESIGN OF STANDARD CELLS IN 28NM TECHNOLOGY', 'RV-VLSI DESIGN  CENTRE', '10days', 'STANDARD CELL LAYOUT ENGINEER', '1', 'Designing the schematic from given spice net list. Geometry editing of layout a 9-track Placement and Routing(PR) Boundary. \r\nwhich should be DRC, LVS and compatibility clean.', 'PYXIS Layout Editor for layout design\r\nCALIBER Verification Tool', '', 1996),
(682, 'Design of Data acquisition card with closed loop PLC interface', 'Sahjanand Laser Technology Ltd', '4', 'Responsible for designing comeplete DAC system', '1', '', 'RxLogix (ABB PLC), ORCad circuit design tool, NI MultiSim', 'Complete System was divided into 3 parts. Computer software, DAC & PLC. Synchronization & Interfacing was the main challenge as all 3 system used different language of information & voltage specifications.', 2039),
(683, 'LVS error clearance of 180nm D Flip Flop', 'RV-VLSI DESIGN Center', '3 days', 'Physical Verification engineer', '1', 'Run Caliber LVS on D- flip flop.', 'Calibre from Mentor Graphics.', '*Analyzing hierarchical LVS report structure.*Identifying issues in source netlist for eg., Missing globals like VDD,VSS.*Identifying shorts and opens.*Missing ports, nets and Instances.*Property errors. ', 2035),
(684, '9 Track STANDARD CELL LIBRARY DESIGN in 90nm process with DRC, LVS and Compatibility clean', 'RV-VLSI DESIGN Center', '15 days', 'Layout Design Engineer', '1', 'Architect the layout of the standard cells with different drive strengths and with DRC, LVS and compatibility clean for a standard cell library.Combinational  Circuit: INVX1, XOR2X1, NAND4X1,AOI22X2,MUX21X2.Sequential Circuit : D Flip Flop : DFFX2', 'ICStudio from Mentor Graphics1.Pyxis (Schematic and Layout Editor).2.Calibre(DRC, LVS, Compatibility checks).', '1.To get a optimized layout by placing the complete layout within the PR-Boundary and maintaining DRC rules.2.Layout optimization techniques for better floor planning.3.To reduce parasitics.4.To make route efficient layout.5.Analyzing LVS results.', 2035),
(685, '7 Track STANDARD CELL LIBRARY DESIGN in 28nm process', 'RV-VLSI DESIGN Center', '10 days', 'Layout Design Engineer', '1', 'To architect the layout of the standard cells with different driving strengths and with DRC, LVS and compatibility clen for a standard cell library.', 'ICStudio from Mentor Graphics1.Pyxis (Schematic and Layout Editor).2.Calibre(DRC, LVS, Compatibility checks).', '1.Understanding the design based rules.\r\n2.Placing the poly and contact on the grid.', 2035),
(686, 'Two Stage  Op-Amp Layout in 180nm process', 'RV-VLSI DESIGN Center', '15 days', 'Analog Layout Design Engineer', '1', 'To architect the layout of two-stage Op-amp. ', 'ICStudio from Mentor Graphics1.Pyxis (Schematic and Layout Editor).2.Calibre(DRC, LVS, Compatibility checks).', '1. Floor planning and dummy placement for sensitive transistor pair and providing guard ring for protection.2. Effective floor planning using interdigitization patterns like centroid matching, symmetry, compact and dispersion.3. Minimum parasitics.', 2035),
(687, 'Analysis of 180nm, 90nm and 28nm process technologies DRC files.', 'RV-VLSI DESIGN Center', '1 day', 'Layout Design Engineer', '1', 'To review and analyze of various process technologies rule files like 180nm, 90nm and 28nm.', 'Jazz semiconductors document', ' To understand all DRC rules required for  layout designing. ', 2035),
(688, 'Leaf cells layout design of SRAM in 28nm technology process', 'RV-VLSI DESIGN Center', 'ongoing', 'Memory Layout Design Engineer', '1', 'To design a leaf cells of SRAM', 'ICStudio from Mentor Graphics1.Pyxis (Schematic and Layout Editor).2.Calibre(DRC, LVS, Compatibility checks).', '1. Efficient routing', 2035),
(689, 'L1 Cache Controller', 'CDAC,Pune', '1', 'FSM designer - rtl coding verilog', '4', '', 'xilinx ise , questasim', '', 1173),
(690, ' Layout design of Leaf Cells used in 6TSRAM Memory Compiler using 28nm', 'RV_VLSI', 'ongoing', 'Memory layout engineer.', '1', 'This project is yet to be completed, as of now understood the basics of 6T sram.', 'Layout design was performed in PYXIS(IC Studio) by mentor graphics ,while the verification of the layout was done using Caliber tool. ', 'Though the project is yet to be completed the challenges expected are\r\n1)placing the pins across the periphery of the cells to provide efficient connection.\r\n2)efficient routing within the given area.\r\n', 1993),
(691, 'Physical design of block level torpedo subsystem using 180nm technology in 400 MHz operating frequency', 'RV VLSI DESIGN CENTER', '4', 'Designed a floorplan based on desired specifications ,fix the IR Drops in below 42 range and verified the timing reports after placement.', '2', 'Torpedo sub block is a project which incorporates 32 macros,43275 leaf cells with supply voltage of 1.8V working  at a frequency of 400MHz. It used a total of 5 clocks number of metal layers 6,180 nm technology node is used.', 'IC Compier, Prime Time and Hercules from Synopsys, Calibre from Mentor Graphics', 'Designing a floor plan without any floating pin or floating shapes DRC violations and also to limit the number of straps,width to get IR Drops (VDD+VSS) less than 5% of 1.8', 1992),
(692, 'Block Level Physical design Of Torpido For 180nm.', 'RV-VLSI', '6', 'Understanding Each And Every Step From Floorplan To CTS.', '2', 'Torpedo sub block includes 32 macros,43275 standard cells with supply voltage 1.8v, working operating frequency of 400MHZ, it has total  5 clocks (3 propagated and 2 generated),5 metal layers used, FAB:jazz semiconductor,180nm technology node used.', 'ICC,Prime Time from synopsys , Calibre from Mentor Graphics.', '1.Placement of macros with congestion free floor plan.\r\n2.Deciding number of power straps to get IR drop (VDD+VSS) less than 5% of 1.8v.\r\n3.Analyzing timing reports. ', 1828),
(693, 'Analysis of Different Designs with Various PVT conditions ', 'RV-VLSI Design center', '1', 'Writing SDC and analysing various voilating path under different scenarios with MCMM ', '1', 'Generation and Analysis of Timing Report for different Designs in various PVT conditions , Understanding of False path and Multi cycle path , Understanding of Effect of Clocking Abnormalities on Timing ', 'Synopsys Prime Time', 'Dealing with false path and multi cycle path\r\nDealing with latch based design \r\nAnalysis of timing with CDC and Cross talk  ', 1979),
(694, 'Data automation with Tcl scripting ', 'RV-VLSI Design center', '1', 'Writing Tcl Script to fetch priority information from large files', '1', 'Write various script to extract information from IC Compiler data base. Analysis of tool template Tcl script of Floor-plan , Power Plan , Placement and CTS and customized them according to the flow. ', 'Tclsh , Tcl-Tutor , Synopsys IC Compiler. ', 'Accessing  various attributes of commands in ICC shell  \r\n', 1979),
(695, 'Physcial Design OF Block Level Implementation Of Torpedo In 180nm Technology', 'Rv Vlsi Design Centre,Bangalore', '4', 'Placement of macros in floorplan and Power grids to met the IR drop,Analysising Of Timing Reports', '2', 'Torpedo sub-block includes 32 macros,43275 standard cells with supply voltage of 1.8V,Working at an frequency of 400MHz,it has total of 5 clocks 3 propagated and 2 generated,design uses 6 metal layers.Fab:jazz Semiconductor', 'ICCompiler,PrimeTime and Hercules from Sysnopsys and Calibre from Mentor Graphics', 'Placement of Macros with congestion free floorplanning, deciding number of power straps to get IR drop(VDD+VSS) less than 5% of 1.8V,overcoming of floating cells by adding blockages', 1723),
(696, 'Block level physical design of an RV VLSI custom processor IP working at 180nm tech.', 'RV VLSI Design Center', '4', 'PD deliverables include spec study, floor planning, placement, CTS, signal routing, STA, DRC, LVS, Antenna RC, Electrical RC and XOR check.            ', '2', 'The GLN of the IP generates 32 macro cells and 43K standard cells for the physical design. The operating requirements are, 45mV IR Drop, 1.8 V Supply, 400 MHz operating frequency and a power budget of 300mW.', 'Synopsys IC Compiler G-2012 and PrimeTime vI-2013.12.', 'Closing in on the best floor plan and power plan. Arriving at an acceptable timing slack after placement legalization and optimization.  ', 1973),
(697, 'Block level implementation of Torpedo system', 'RV-VLSI', '2', 'Floorplanning, IR drop analysis, STA', '2', '', 'IC Compilerâ€“Floor Planning, Place & Route, and clock tree synthesis\r\nPrimeTimeâ€“Static Timing Analysis and Crosstalk Analysis', '', 1724),
(698, 'Real Time Clock â€“ RTL design and verification', 'Maven Silicon', '1', 'Designed', '1', '', 'modelsim', 'Implemented the Real Time Clock using Verilog HDL independently\r\nArchitected and developed the class based verification environment using System Verilog\r\nVerified the RTL model using System Verilog.\r\nGenerated functional and code coverage for the RTL ve', 2074),
(699, 'Physical Coding Sublayer (PCS) - RTL design', 'freelance', '1', 'Designed', '1', '', 'modelsim', 'no challanges', 2074),
(700, 'Generic Automation simulation script', 'Vecima Networks.', '5', 'programmer.', '1', '', 'crontab, cygwin', '', 2074),
(701, 'â€¢	Design and Performance of a Phase Locked Loop using a Differential   Voltage Controlled Oscillator. ', 'Institue of Technical Education and Research', '12 months', 'designed various blocks of PLL, VCO along with their layouts and compared the performances of the entire circuit using different CMOS technologies.', '1', '', 'Tanner EDA tools for analog and mixed-signal ICs  design offers designers an  efficient path from design capture through verification. Its a powerful, robust tool  and is ideal for applications including Power Management, Life Science, RF, MEMS,etc..', 'designing the Layouts of the VCO.', 557),
(702, 'Design and physical verification of 9 track standard cells in 90nm CMOS technology', 'RV- VLSI Design Center', '1', 'Placing the complete layout within the given PR-Boundary.Making the layout as small as possible by Source & Drain sharing.', '1', 'Standard cell library is a collection of combinational and sequential cells which\r\nis required for any type of higher level design. Designed standard cells with\r\nheight constraint of 2.88 um with different drive strengths.\r\n', 'IC station from Mentor Graphics- \r\n1.Pyxys(schematic and layout editors)\r\n2.Calibre (DRC,LVS and PEX check)', '', 1897),
(703, 'Physical verification of D Flip flop in 90nm CMOS technology', 'RV- VLSI Design Center', '0.5', 'Adjusting to new technology node.Understanding of well sharing and device mismatch.Understanding of transistor folding techniques.', '1', 'To read the foundry document and clear associated DRC and LVS errors.', 'IC station from Mentor Graphics-\r\n1.Pyxys(schematic and layout editors)\r\n2.Calibre (DRC,LVS and PEX check)\r\n', '', 1897),
(704, 'Foundry Document Overview.', 'RV- VLSI Design Center', '0.5', 'Gained the knowledge of how to use the information provided in the foundry document in the design.', '1', '', '', '', 1897),
(705, 'Layout design and physical verification of Two stage diffrential Op-Amp in 180nm CMOS technology', 'RV- VLSI Design Center', '1', 'Floor planning and dummy placement for Sensitive Transistor pair and double guarding for protection. Good Floor planning with common centroid.', '1', '', 'IC station from Mentor Graphics-\r\n 1.Pyxys(schematic and layout editors)\r\n2.Calibre (DRC,LVS and PEX check)\r\n', '', 1897),
(706, 'To find the core utilization and standard cell utilization using Tcl.', 'RV- VLSI Design Center', '0.25', 'Found the macro area, standard cell area, hard blockage area and the total area on chip to calculate the result.', '1', '', 'Tcl.', '', 1812),
(707, 'To analyze and review 180nm, 90nm and 28nm process rule file', 'RV-VLSI', '1 day', 'Physical verification engineer', '1', 'To review and understand the drc file, lvs file and foundary document files for all the three process node technology.', 'Jazz semiconductors-foundary document.', '1)Is challenging and interesting to understand the variations in all three process node technologies while referring the rule files .e\r\n2)Understanding the process design kit.\r\n3)variations in all three process node technologies.', 1993),
(708, 'DESIGN OF OPAMP FLOORPLAN AND LAYOUT USING DEVICE MATCHING TECHNIQUES IN 180NM TECHNOLOGY', 'RV-VLSI DESIGN  CENTRE', '15 days', 'ANALOG LAYOUT ENGINEER', '1', 'Designing floor plan for Operational Amplifier by using device matching techniques and designing a layout of OpAmp which should be LVS and DRC clean.', 'PXYIS LAYOUT for geometry editing.\r\nCALIBER for verification', '', 1996),
(709, 'SMART PAROXYSM PREDICTION AND LIFE SAVER SYSTEM ', 'SRI MUTHUKUMARAN INSTITUTE OF TECHNOLOGY', '4', 'programming the whole project using Embedded C in KEIL', '3', '', 'Embedded C, 908 GPS/GPRS module, AT89S52 MICROCONTROLLER', 'its hard to make it as a compact  device since it as three modules', 2093),
(711, 'AMBA APB MASTER ', 'einfochip training and research center ', '1', 'I have done ACTIVE AGENT', '2', '', 'VCS ', 'We  have generate the error nous scenario. and apply wrong input and check the DUT behavior.', 2109),
(712, 'Ethernet ', 'einfochip training and research center ', '15 days', 'i have done all the things ', '1', '', 'VCS', 'I was checked the same packet in both agent and my test case is passed or not.', 2109),
(713, 'Home Appliances Control through WIFI', 'SpikingNet Technology Noida', '6', 'I was the integrated part of the team for programming, hardware design, PCB design and procurement.', '4', '', 'STM32F controller, Keil uvision, KiCad tool.', '', 2114),
(714, 'GSM AND GPS BASED VEHICLE LOCATION AND TRACKING SYSTEM', 'RV-VLSI Design Center', '2 weeks', 'Downloading the data sheets for the modules like GSM and GPS, collecting the reference codes for the modules.', '1', '', 'LPC2148,SIM300 GSM module,GPS module,Flash magic', '', 0),
(715, 'GSM AND GPS BASED VEHICLE LOCATION AND TRACKING SYSTEM', 'RV-VLSI Design Center', '2 weeks', 'Downloading the data sheets for the modules like GSM and GPS, collecting the reference codes for the modules.', '1', '', 'LPC2148,SIM300 GSM module,pam-7q GPS module,KEIL,Flash magic.', 'Developing the required source code from the reference code,integrating the modules.', 1999),
(716, 'ADVANCED TRAFFIC LIGHT CONTROLLER', 'DKOP PVT LTD', '1 ', 'in this project , i have done all the things from designing architecture to  implementing to fpga.', '3', '', 'modelsim,xilinx,xilinx-plan ahead,digilent', 'architecture was the only  first problem this project as this is my own idea.', 2117),
(717, 'Block level physical design of 180nm torpedo subsystem with 1.8v supply voltage', 'RV-VLSI Design Centre', '4Â½', 'Physical Design Engineer Trainee', '1', '', 'IC Compiler from Synopsys (for physical implementation), Prime Time from Synopsys (for STA), Hercules from Synopsys (for DRC)', 'Placement of macros with restricted orientations and to avoid stacking of macros, fixing floating shapes and floating pin errors during power planning,  encountered a lot of congestion between and on the macros and on the standard cells.', 2067),
(718, 'Static Timing Analysis with OCV', 'RV-VLSI', '1', 'Analysis of different timing paths,Identification of causes for timing violations and suggest the solutions to fix violations', '1', 'Analyse timing reports of different designs in various scenarios.Analysis of latch based designs.Understand the effect of clock uncertainty in timing and various solutions to fix timing violations.Analyse false paths and multi-cycle paths.', 'Synopsys Prime Time', 'Analysis of latch based designs.Understanding half cycle paths.Dealing with false paths and multi-cycle paths.', 1938),
(719, 'Torpedo Block', 'RV-VLSI Design Center', '6', 'Physical Design, stacking of macros, floor plan', '2', '', 'ICCompiler, Prime Time, Hercules from Synopsys, Calibre from Mentor Graphics.', 'Placement of macros with restricted orientations and to avoid stacking of macros, have done multiple iterations to come up with an efficient floor plan. Encountered a lot of congestion between and on the macros and on the standard cells.', 2147),
(720, 'Static Timing Analysis', 'RV-VLSI Design Center', '6', 'STA, setup and hold ', '2', '', 'Primetime from Synopsys', 'Identifying and Resolving the cause for Setup and Hold violations such as Input transition,Load Capacitance,Insertion delay,Cell delay was challenging.', 2147),
(721, 'Analysing, Writing and debugging TCL Scripts', 'RV-VLSI Design Center', '6', 'TCL,  power plan,placement,CTS,Routing', '2', '', 'Tclsh, TCL tutor, Linux OS', 'Learning TCL from scratch,Understanding each command in the script using man pages.Debugging TCL Scripts, writing TCL to design examples', 2147),
(722, 'DTMF DECOADER', 'RADHARAMAN INSTITUTE OF TECHNOLOGY AND SCIENCE', '1 MONTH', 'DECOADER IC', '5', '', 'LED, DTMF IC, PCB, RESISTERS', '', 2149),
(723, 'Review, analyse and report on 180nm, 90nm, 28nm design rules.', 'RV-VLSI Design Center', '3 days ', 'Understanding the importance of foundry document.', '1', 'Understanding the design rules in 90nm, 180nm technology node of Jazz semiconductor foundry.', 'ICStudio from Mentor Graphics: Pyxis schematic ,Pyxis layout editor and Calibre LVS, Calibre DRC.', 'Inverter layout design as per the design rules given by the jazz foundry with area optimization and DRC clean.', 2122),
(724, 'Physical verification of D-Flip Flop Layout in 180nm technology.', 'RV-VLSI Design Center', '3 days ', 'Identify the LVS error and fixing the LVS errors.', '1', '', 'ICStudio from Mentor Graphics: Pyxis Schematic, Pyxis Layout editor and Calibre LVS ,Calibre DRC.', 'Comparing layout netlist with source netlist and identifying and resolving various LVS errors like Power and text shorts, incorrect ports, incorrect instances, missing instances and property errors.', 2122),
(725, '9 Track Standard Cell Libraries Layout Design and Physical Verification in 90nm CMOS Technology.', 'RV-VLSI Design Center', '2 weeks', 'Designing the Standard cell layout of the basic gates, combinational and sequential gates of various drive strength from the given Source Netlist.', '1', 'Layout designing of 90nm standard cells such as NAND, AND, NOR, OR, X-OR, INVERTER, D-Flip FLop, Mux, Halfadder, AOI with different drive strength(1x,2x,3x,4x) and checking for DRC, LVS, and compatibility.', 'ICStudio from Mentor Graphics: Pyxis Schematic, Pyxis Layout editor and Calibre LVS ,Calibre DRC.', 'Fixing LVS errors like incorrect ports, incorrect instances, device mismatch, property error and DRC errors, Pin placement to meet the compatibility, Area Optimization by diffusion sharing and maintaining standard cell height, Reducing poly parasitic', 2122),
(726, 'Two Stage Op-amp Analog  Layout Design and Physical Verification in 180nm CMOS Technology.', 'RV-VLSI Design Center', '2 weeks', 'Designing layout of two stage differential pair operational amplifier using matching techniques in 180nm technology  and checked for DRC and LVS.', '1', 'Designing analog layout of two stage op-amp using the matching techniques like common centroid, interdigitization to avoid mismatch, Reducing the parasitics and Maintaining the  square geometry for layout to obtain optimized area.', 'ICStudio from Mentor Graphics: Pyxis Schematic, Pyxis Layout and Calibre DRC , Calibre LVS.', 'Multiple floorplanning considering coincidence, symmetry, dispersion and compactness to avoid the mismatch between the devices,dummy placement for sensitive transistor pair, keeping the width of finger transistors same for symmetry, Sqaure geometry.', 2122),
(727, 'Layout design and physical verifivation of SRAM Blocks in 28nm technology.', 'RV-VLSI Design Center', 'ongoing', 'Desinging the leaf cells such as Inverter, NAND, and NOR of various drive strengths.', '1', 'To design the various blocks of the SRAM.', 'ICStudio Mentor Graphics: Pyxis Schematic, Pyxis Layout editor and Calibre LVS, Calibre DRC.', 'Poly and Contacts should be placed on the grid.', 2122),
(728, '1 Bit Error Detection and Correction through Hamming code', 'CDAC Noida', '2', 'Block diagrame and coding', '2', 'Whenever a message is transmitted then there are changes that it get scrambled by noise or data gets corrupted.\r\nWhen we add some additional data to a given digital message which can help us to detect if an error occurred during\r\ntransmission.', 'Modelsim, and RTL precession tool', 'complexity and reliablity', 2182);

-- --------------------------------------------------------

--
-- Table structure for table `tbl_achievements`
--

CREATE TABLE IF NOT EXISTS `tbl_achievements` (
  `idachievements` bigint(20) NOT NULL AUTO_INCREMENT,
  `achievements` text NOT NULL,
  `idstudent` bigint(20) NOT NULL,
  PRIMARY KEY (`idachievements`)
) ENGINE=InnoDB  DEFAULT CHARSET=latin1 AUTO_INCREMENT=2766 ;

--
-- Dumping data for table `tbl_achievements`
--

INSERT INTO `tbl_achievements` (`idachievements`, `achievements`, `idstudent`) VALUES
(1, 'Three dimensional Image processing VLSI system with Network-on-Chip system', 5),
(2, 'Secured certificate of merit in CEREBRIA, IDEEEas NATIONAL LEVEL TECHNICAL SYMPOSIUM, S.I.T, Tumkur.', 5),
(3, 'Achieved a first prize in multimedia presentations during graduation', 6),
(4, 'PG DIPLOMA IN VLSI AND EMBEDDED HARDWARE DESIGN', 21),
(5, 'â€¢	Honored with the prestigious funding by Department of Science & Technology (Govt. of India) for project on Integrated ', 20),
(16, 'Papers to be submitted:Correlation between Simulations and Measurements for Intelâ€™s High Speed Display Interconnect', 26),
(17, 'Papers to be submitted:An improved edge adaptive LSB steganography technique using dynamic thresholding and a secret key', 26),
(31, 'International Conferences: 03\r\n(1) Dolesh Bhardwaj, â€œAn Introduction to MTCMOS,â€ International Conference on VLSI, Comm\r\n', 53),
(32, 'Possesses a sound background in Digital Circuit Design and Embedded Systems as well as extensive training in programming', 53),
(39, 'pg diploma course in embedded systems software at RV-VLSI design center.', 62),
(40, 'NA', 63),
(41, 'NA', 63),
(42, 'NA', 63),
(43, '1', 46),
(61, 'Reduction of dynamic power in L2 cache architecture using way tag information under write-through policy', 74),
(76, 'Participated in National Level Project Competition for Polytechnic Students Sponsored by MSBTE, Nashik.', 60),
(77, 'Participated in the 7th & 8th Junior National Sepaktakraw Championship\r\nSecured 2nd Place in the State Level Foot Ball ', 60),
(80, ' 	Reconfigurable Custom Processor Design in FPGA" co-authored by   Anu S ( M.Tech VLSI Design Amrita University ) was ac', 93),
(83, 'Wireless ECG Signal Monitoring System using Compression Technique through GSM Module,ER Publications', 95),
(84, 'PCB Design, Voice Controlled Robot', 95),
(86, 'ASIC Implementation of High Throughput PID Controller\r\nIJEDR | Volume 2, Issue 3 | ISSN: 2321-9939', 34),
(129, 'Vocal signal manipulation in mixed music environment using the concept of fundamental frequency.   ', 84),
(139, 'Published paper at 1st IEEE conference on control systems held at IIT, chennai.', 81),
(165, 'fpga', 123),
(168, 'Paper published in International journal IJETAE (ISSN 2250-2459)  (March 2013)   ', 126),
(169, 'Certification course in Design and Verification Methodology at Maven Silicon Softech Pvt Ltd, Bangalore ', 126),
(172, 'paper publish in IJAER', 129),
(179, 'Secured First Rank in University in BE, Secured first rank in University in first year of Mtech. ', 130),
(180, 'BE Final year project in form of paper submitted to International Conference.', 130),
(187, 'â€˜On chip memory data Transfers: An overviewâ€™ in IJSRD, DEC 2014.', 145),
(189, 'Participated in poster presentation on â€œIC vs. MEMSâ€ In 15th Annual Conference of Society of Statistics Computer and A', 148),
(192, 'MSCIT', 149),
(193, 'Design And Implementation Of Ternary Bidirectional Barrel Shifter Using Multi-Valued Reversible Logic:- Description: An ', 155),
(216, 'â€¢	Winner of national level project exhibition at SVPM COE Pune', 171),
(217, 'â€¢	Winner of national level technical quiz competition at MIT Pune.\r\nâ€¢	Participated in 4 other national level paper presen', 171),
(219, '.Accomplished on-line PCB designing using Fritzing course through udemy.com,Worked for excellent engineering publication', 181),
(225, 'Defect Identification in Friction Stir Welding using Discrete Wavelet Analysis, Elsevier Publications', 183),
(229, ' International Conference on Electronics and Communication Systems 2015 (IEEE conference)', 185),
(230, 'physical design using soc encounter, synthesis using RTL compiler of cadence', 185),
(231, 'planning on springer and ieee', 187),
(232, 'Paper  presented  in  cloud  burzt  Technologies', 192),
(233, 'Surface  Conduction   Electron  emitter  Display', 192),
(234, 'Implant  Training  attend  in  Fudamental of  Telicommunication', 192),
(242, ' Currently am working on my project.I am going to publish soon.I will get degree only if i publish IEEE conference  pape', 109),
(251, 'IOSR JOURNAL FOR VLSI AND SIGNAL PROCESSING', 206),
(253, 'â€¢	Published a Paper on "Digital Watermarking Using Reconfigurable DWT" in E-Journal Volume 2, Issue 3 May 2014 of Intern', 217),
(258, 'Design of Ultra-Wideband LNA using Active Shunt Feedback Technique - IEEE conference ', 223),
(262, 'An FPGA Implementation of Image Signature based Visual-Saliency Detection', 25),
(271, 'International Journal of Innovative Research in Science, Engineering and Technology (IJIRSET) - 2014.', 242),
(272, 'asp.net from times technology', 242),
(286, 'Verilog , basics of C', 253),
(288, 'â€œAREA OPTIMAZATION OF HIGH SPEED AES FOR STORAGE AREA NETWORKâ€  International Conference at EASA College of Engineering.', 254),
(289, 'ïƒ„	Presented a paper   â€Design and Simulation of Router using Wrapped Wave Front Arbiterâ€ at PSG college of Technology', 79),
(290, 'GATE QUALIFIER 2012, ', 79),
(292, 'Design of Filters for PQ Improvement in Microgrids, PQ Enhancement in Microgrids, Performance Analysis of SB Inverter', 256),
(301, 'C,C++,LINUX,RTOS(VX WORKS),ARM(LPC 2148)', 262),
(302, 'Great answers show the recruiter how you had to be determined, dedicated or confident in the face ofa challenge in order', 263),
(303, 'NA', 263),
(304, 'NA', 263),
(305, 'MATLAB', 266),
(307, 'â€œAn Improved Design of CSA Using Reversible Logicâ€.', 269),
(309, 'ASIC Design and Verification.', 274),
(310, 'interest with reading IEEE paper', 24),
(311, 'basic knowledge of C', 24),
(318, '"Reconfigurable Hardware Implementation of Adaptive LMS algorithm for Noise Cancellation on Real-time Audio signals" ', 54),
(319, 'Published a technical note in International Journal of Scientific Research in Network Security and Communication', 54),
(333, 'National Conference on â€œIntelligent Vehicle Management System using GSM with Accident Identification systemâ€', 303),
(334, 'Professional Training course conducted by Transtaff Solutions.', 303),
(337, 'Published â€œEfficient VCO using FinFETâ€ paper in Indian Journal of Science and Technology', 305),
(338, 'C++, RTL, System Verilog', 305),
(346, 'â€œDesign and Implementation of Automated Pipelined Circuit using ASICâ€ in International Journal of Engineering Research', 309),
(350, 'In the process of publishing my thesis work in IEEE', 158),
(351, 'In the process of applying  for a Indian patent on my new SRAM design', 158),
(353, 'Published master thesis project in â€œInternational Journal of Engineering Research and Technology (IJERT)â€ in April-201', 315),
(354, '8051,PIC,ARM trained', 317),
(358, 'Published paper on â€œ Design and Implementation of  I 2C Communication  Protocol on FPGA for Eeprom â€ in "IJSER"', 326),
(361, 'Presented a paper on  â€œImproving occupancy grid fast SLAM by integrating navigation sensorsâ€ in the National Conference', 327),
(362, 'Presented the model â€œWireless Based Electronic menu & Billing Systemâ€ in â€˜Explore Electronicsâ€™ model presentation prgm.', 327),
(363, 'Meruva Kumar Raja et al â€œModeling and Implementation of Reliable Ternary Arithmetic and Logic Unit Design Using Vhdlâ€ .', 332),
(364, 'MERUVA VENKATASUBBARAYUDU', 332),
(368, ' â€œA novel Image Fusion Technique using Dual Tree Complex Wavelet Transformâ€ International Journal of Engineering Researc', 333),
(371, 'â€¢	Published an International Conference Proceeding on â€œ Implementation of Infinibandâ€ for 1X Transceiverâ€ in â€œInternatio', 341),
(373, 'Published paper in National Conference on Recent Advancements in Intelligent Computing System in the year 2012.', 350),
(379, '1. Implementation and analysis of RAMBIST, 2. IEEE 1149.1 Compliant JTAG Controller Design ', 338),
(380, 'WORKSHOPS ON MSP430, PIC MICROCONTROLLER, PHYSICAL DESIGN AND FRONT END VLSI DESIGN.', 338),
(387, 'ï¶	Published a Paper titled on â€œVLSI Implementation Of An Effective Compression Techniques For An Imageâ€ in International', 368),
(389, 'I took Advanced VLSI design course for U.G stdents', 221),
(390, 'Presented a Research Paper in National Conference on recent technologies in Electronics  (NCRTE-11)  on the title Recent', 115),
(391, 'GATE â€“ 2012 in EC (Score / AIR): 434 / 7981 (Out of: 176944)', 115),
(393, 'DIPLOMA IN EMBEDDED SYSTEM DESIGN FROM CDAC ACTS BANGALORE', 378),
(412, 'AN efficient reconfigurable for 1-D and 2-D DWT', 386),
(413, 'under review', 386),
(415, 'Journal\r\nTitle: â€œJob Execution Framework for Performance Testingâ€\r\nPublished by: IJEAT, Volume-1, Issue-6, August 2012.\r\n', 394),
(416, 'Qualified GATE 2010 with 90.87 Percentile.\r\nProtocol Engineering, CCE Proficience, IISc.', 394),
(417, 'got the good qualification and got new technology for the work', 383),
(418, 'pdp(personality development program) from certified institute', 383),
(420, 'Went to france for project testing and delivery.', 396),
(424, 'Vlsi designing', 401),
(426, 'Submitted my M.Tech project thesis in International Journal of Engineering Research and Applications(Vol.No:4, Issue-6)', 405),
(427, 'Published Paper in IOSR Journal, titled as "Design of Ternary D flip flop Using Neuron MOSFET"', 166),
(428, 'I am attended to ASIC design flow in synopsys tools Guest classes in my college.', 400),
(429, 'Paper published in 2 national conferences and 1 international journal.', 409),
(430, 'I did object oriented programming using C++ form NIIT.\r\nhands on experience on LATEX. ', 409),
(460, 'GEP based classification of biological data', 435),
(463, ' An Efficient Performance analysis for EEG signal Denoising&classificationusing Multiwaveletsisaccepted to publishin in', 251),
(464, 'Matlab, Verilog', 251),
(465, ' Paper Titled â€˜Cold Storage Management Using Swarm Roboticsâ€™ which was published in the â€˜DIGITECHâ€™ Journal in May 2013', 379),
(466, 'AutoCAD', 379),
(469, 'EMBEDDED SYSTEMS', 442),
(470, '	Presented a paper entitled â€œVideo surveillance using motion detectionâ€ at the â€œNational conference on recent advances ', 44),
(477, 'My paper titled â€œA Voltage Scaling Method To Reduce Power In Static RAMs In Deep Submicron Technologyâ€ got published in ', 452),
(478, 'Xilinx, Cadence, C Language', 452),
(481, 'C++ and perl scripting .', 410),
(484, 'Published a paper in International Journal Of Computer Technology and Electronic Engineering .\r\n', 307),
(489, 'Project selected to be presented as a poster at the annual Technical Symposium iTech Days 2015 at Infineon Technologies', 117),
(490, 'Languges in C, Embedded C, ', 455),
(496, '1) Design  of  Current  Starved  VCO  with  Improved  Frequency Stability\r\n2) Width Optimization for  Ultra Low Power VC', 462),
(497, 'Was nominated for Best out going student , \r\nCan use Latex ,Basic knowledge of C,C++', 462),
(501, 'Participated in Freescale technical summit, publish the paper at IJERT journal, ', 463),
(506, '"Real time implementation of spatial filtering using FPGA",International Journal on AVC2014, Vol 1, No.4', 172),
(512, 'Appreciation Letter from AAI (Airport Authority) for implementation of EPABX system on site at Raipur Airport', 458),
(514, '3 abstracts got shortlisted for Cadence Design Contest 2015.', 465),
(515, 'proposal medi-rings got selected in IEEE AYEHUM-R10-14, awarded with $250 grant and Written claims for patent [progress]', 465),
(516, 'Won best paper award for, Low Hardware cost STUMPS BIST architecture in IEEE International Conference I4C-2014, MSRIT\r\n', 465),
(519, 'Linux platform, LSF, Subversion etc.', 470),
(520, 'Got third prize in NCVCS national conference-2015 ', 476),
(521, 'ïƒŽ	Recognized as an asset and received wow award for outstanding performance.\r\n', 476),
(528, '2ND RANK IN DCET', 493),
(535, 'Personnel Management Using Image Processing in MATLAB, IJERT', 495),
(536, 'A week long training at BSNL, Kottayam, Kerala about communication technologies.', 495),
(537, 'workshops-Innovation in experimental learning by TMI systems, haptics robotic workshops,sky craft by IEEE', 237),
(549, 'Secured second rank in university for m.tech', 500),
(556, 'published dissertation work titled error reliable multicore architecture design using energy efficiency in IJESC', 523),
(559, 'â€¢	Won Third prize in the student paper contest entitled â€˜Brain Controlled Car for Disabled Using Artificial Intelligence', 257),
(560, 'â€¢	Won Second prize on a paper entitled â€˜Magnetic Computersâ€™ at the national conference at  I.E. Technical Session ', 257),
(562, 'Published paper in "International Journal of Scientific and Research Development (IJSRD)"', 201),
(569, 'C from NIIT and Learning the VLSI DESIGN', 530),
(573, 'Awarded the certificate of top 0.1% by CBSE in year 2011', 533),
(574, 'â€¢	Improvement of PSRR in Common Source Amplifiers, was published in IJAEST journal Vol. no .6, issue no 1, won 2ndplace ', 537),
(575, 'â€¢	Certificate in Web Component Development using Java Technologies from NIIT, Chennai', 537),
(577, 'BSNL EETP program', 539),
(580, 'IEEE certificate for Project presentation in ICCICT, IEEE conference in Mumbai held\r\non January 2015', 541),
(581, 'paper published in  Ijedr and ijca ', 542),
(582, 'labview certification,technophilia certification', 542),
(584, 'embedded c', 544),
(585, '1. Taylor & Francis.\r\n2. Springer.\r\n3. IEEE Nigeria Section.\r\n4. IEEE International Conference(ISPCC) 2013.', 322),
(586, 'Language C, C++', 322),
(589, 'Published a paper in the title of QDR SRAM Design using Multi-Bit Flip-Flop in "IJARECE, volume.4.Issue.3., March 2015.', 549),
(590, 'â€œ OPTIMIZED STRUCTURE IMPLEMENTATION OF DIVIDER FOR PREDISTORTION ALGORITHMâ€, IEEMS', 554),
(595, 'published two papers in IJEER in 2015 and presented a paper in ICCTEM in 2014', 488),
(598, 'â€¢	Journal		:    01 (Accepted)\r\nâ€¢	Conference 	:    International- 01\r\n		                        :    National- 07\r\n', 572),
(599, 'Advanced VLSI EDA tools 3 month duration', 572),
(600, 'â€¢	Won best paper award in paper presentation on remote sensing.', 576),
(601, 'â€¢	Presented a paper on Detection of brain tumors by fuzzy logic.', 576),
(602, 'â€¢	On Evolution to 4G and beyond held at Anna University.', 576),
(605, 'GATE Qualified', 578),
(608, ' Emerging Trends in Engineering and Technology', 563),
(609, 'last week only i presented my paper that paper will see after 5months in  Emerging Trends in Engineering and Technology.', 563),
(621, 'Got Industrial Experience at INTEL', 595),
(622, 'none', 600),
(623, 'none', 600),
(624, 'none', 600),
(626, 'ïƒ˜	Paper has been published in Indian Journal of Science & Technology.', 608),
(627, 'ABILITY TO WRITE VERILOG CODING', 608),
(628, 'CCNA , Java', 297),
(641, 'verilog,vhdl,c,c++,cmos,avr,arm,digital electronics,ASIC', 165),
(647, 'Authored a paper "Design of a Low transonductance OTA" and has been accepted and published by IRAJ Forum.', 612),
(663, 'Two Paper Published in Springer  - ICCPT2015 & ICAIECES 2015', 566),
(666, 'Published a Paper on "FPGA Based Complex Test Pattern Generation for High Speed Fault Diagnosis of FPGA Memory Blocks"', 73),
(671, 'Published a paper titled as "To design a low power phase lock loop in 90nm technology" at STEER 2014', 623),
(690, 'Journal publications under the topic â€œDesign and implementation of High performance Bus Architecture using FPGAâ€ in IJEC', 390),
(693, ' FPGA implementation of scene text detection using MSER, in the journal of IJESR/October 2014/ Vol-4/Issue-10/603-607.', 629),
(694, 'ïƒ˜	Xilinx ISE, Quartus , C, C++,Verilog HDL, VHDL  ,System Verilog, OVM, UVM,Perl, Python, UNIX', 629),
(695, 'ï‚§	H.Vaghela, M.khosla, Balwinder Raj, â€œAmbipolar Effect free Double Gate PN Diode based Tunnel Field Effect Transistor,"', 634),
(696, 'ï‚§	H.Vaghela, M.khosla, Balwinder Raj, â€œAnalog/RF performance improvement of Symmetric Tunnel FET,â€ Journal of Computatio', 634),
(700, 'published paper  in Ieee on contour segmentation of echo images', 244),
(701, 'Published a paper titled  â€œFPGA  implementation of Mulitplierless  Lift  DWTâ€ in a international journal IJRDT.', 591),
(704, 'High Level Synthesis', 607),
(707, 'Realization Of Receiver Architectures Of Downlink Data Channels In 3gpp LTE Communication', 641),
(711, 'Published my master thesis in international journal of electronics and\r\ncommunication engineering and technology (IJECET)', 644),
(715, 'â€¢	Shradha Gupta, Sumeet Saurav, Sanjay Singh, Anil K. Saini, Ravi Saini,â€VLSI Architecture of Exponential Block for Non-', 624),
(716, 'Diploma in Computer Maintenance and Hardware', 624),
(719, 'IJAER,ISSN 0973-4562 Volume 10, Number 4 (2015) pp. 9601-9610 @ Research India Publication ,http://www.ripublication.com', 424),
(727, 'I have published SIX IEEE international conference papers on INTERCONNECT VLSI and Low Power VLSI Design.', 657),
(728, 'Technical article "Optical Interconnect to Silicon CMOS Chip" published in  "Electronics For You" magazine. ', 657),
(730, 'WIRELESS CHARGING MOBILE PHONES USING MICROWAVE', 664),
(737, 'A New Row Decoding Architecture for Fast Wordline Charging in NOR Type Flash Memories published in VDAT-2015 (IEEE)', 240),
(738, 'VLSI CAD-Logic to layout (Online course at coursera)', 240),
(741, 'ï‚§	B.Sivajothi,V.Sivsankaran , â€œPattern Generation for Efficient Testing Using Built in Self Testâ€ International Journal ', 268),
(742, 'TEAM CAPTAIN FOR THROW BALL IN SCHOOL DAYS.', 672),
(743, 'BEST OUTGOING STUDENT AT SCHOOL', 672),
(744, '"High Performance Adaptive FIR Filter Systems Design Based On FPGA Architectures Using RLS Algorithm," (ICRTESM-15)', 71),
(746, 'Shubham Negi, Akshara Rana, A. K. Baliga, Poornima Mittal, Brijesh Kumar, â€œPerformance Analysis of Dual Gate Organic', 676),
(747, 'PERL,C,C++', 687),
(750, 'Published a Paper in IJERT journal ', 689),
(751, 'published  "Dynamically reconfigurable network on chip Architecture using routing Algorithm" in international journal', 691),
(758, 'MAC based FIR Filter research paper  - 19th International Conference on VLSI Design and Test, IEEE 2015', 482),
(759, 'Comparative Analysis of Address Decoding Schemes : SRAM Design perspective', 482),
(761, 'FPGA BASED IMPLEMENTATION OF LOW POWER PIPE LINED SOFT CORE RISC PROCESSOR  ', 635),
(762, 'Evolution of Conventional Antilogarithmic Approach and Implementation in FPGA through VHDL,IEEE paper', 412),
(763, 'â€¢	Participated in the BRV Vardhan paper contest jointly conducted by IEEE Bangalore .', 702),
(764, 'no', 702),
(765, 'timing analysis (learning),system verilog(learning)', 702),
(771, '"Design of CORDIC based Radix-4 FFT processor" in "International Journal of Computer Science and Information Technology"', 646),
(775, 'â€¢	Qualified in GATE 2013, AIR: 2383, Score: 571/1000\r\nâ€¢	Qualified in CSIR-UGC JRF/NET (2012-Dec), AIR: 140\r\n', 723),
(776, 'Submitted Paper on Electronic Safety and arming device and functionality.', 727),
(779, 'Presentation of paper on the topic â€œRecent trends of communication-Wimaxâ€ at national level  event â€œTECHLIGENT "', 725),
(780, 'Xilinx, Cadence, Ngspice, Microwind, OpenCV, Visual Studio,Matlab.\r\n\r\nXilinx, Cadence, Ngspice, Microwind, OpenCV, Vis\r\n', 725),
(781, 'Conference publication in IEEE conference, held at Vignan institute of information technology at Visakhapattnam on 25Jan', 163),
(782, 'Paper going to publish in IJAER - RI Publications.', 163),
(783, 'Paper is going to publish in MEJSR - ISI Thomson Reuters publications.', 163),
(798, 'Published paper in â€œNational Conference on VLSI, Signal Processing, Communication and Soft Computing (NCVCS-14)â€ organis', 738),
(799, 'NA', 738),
(803, '1 paper published in International Journal of Applied Engineering Research (annexure II journal)', 740),
(804, 'no', 740),
(805, 'vlsi synopsys(VCS compiler, Design compiler)', 740),
(807, 'Propose and implementation of floating point ALU on FPGA. (ITESM-2015) at Indore ', 744),
(810, 'Yes, Electronic Cradle: Patent Pending', 756),
(811, 'Published Paper on My major project at "  International Journal of Intelligent Systems and Applications(IJISA) " ', 758),
(813, 'Medical System Based Multi-Tasking Digital Wrist Watch using VHDL\r\nA new density based clustering algorithm for Binary D', 769),
(815, 'Embedded systems', 771),
(819, '1. Analysis of Si/SiGe Heterostructure Solar Cell, Volume 2014 (2014), Article ID 946406', 777),
(820, '2.Sustainable Power Production and Purification of Water,ICACCI-IEEE, 2014 ', 777),
(821, '3.Real Time Autonomous Irrigation Module Design,International Conference on Computational Intelligence and Communication', 777),
(822, 'Paper published in Annexure - II (IJAER) , IJERT & 2 international Conferences', 781),
(827, '8051 development board , knowledge of Rs232/422/485 ,ADS softwre,c programming', 790),
(832, 'Android Front-end for temperature monitor', 792),
(833, 'NA', 792),
(834, 'Linux Drivers and Embedded developer', 792),
(835, 'Survey on wifi used in UAV in IJERTand Developing the regressive test suite for DS1977 device-IJIRT', 770),
(837, 'vlsi front end verification and design', 234),
(838, 'vlsi front end verification and design', 234),
(839, 'Diploma in embedded system Development ', 762),
(842, 'Micro-controller Programmming from ESTC Ramnagar, Nainitaal', 802),
(846, 'Published an article titled â€œPower Dissipation in VLSI circuits and Low Power VLSI Design Strategies-A Reviewâ€ in Intern', 805),
(847, '6 months course on Advanced Embedded Systems', 805),
(855, 'paper published in national conference conducted by HKBK engineering college,Bangalore.', 818),
(861, '01- Accident Detection System using AT89C51 Microcontroller-IJERGS-e Volume 3, Issue 3, May-June, 2015\r\nISSN 2091-2730', 822),
(862, 'VHDL,Verilog HDL,System verilog', 819),
(867, 'Designing and FPGA Implementation of 32-bit Vedic Multiplier and Square Architectures.', 826),
(868, 'ROADMAP FROM COLLEGE TO CORPORATE', 828),
(878, 'I got 1026 rank in PGECET conducted by AP Government.', 833),
(879, 'C,vhdl,verilog', 833),
(883, 'Cadence IC layout training course with Karmic industry.', 837),
(884, 'Published a paper in International Journal of Engineering and Technical Research (IJETR), Vol-2, Issue-5, May-2014', 456),
(885, 'INTERCONNECTING NETWORK DEVICES, iOS Training', 456),
(886, 'Chakshu: Smart Shopping Assistant for Visually Impaired People (communicated)', 842),
(887, 'RADARS (SIDE LOBE SUPPRESSION USING DSP TECHNIQUES)', 851),
(888, 'Not yet and trying to get in. I have ideas which are not yet implemented.', 851),
(889, 'MATLAB, C, EMBEDDED SYSTEMS, VLSI DESIGN, VHDL.', 851),
(890, 'Published in IJEEE', 849),
(891, 'Attended national level seminar on image processing and communication systems', 849),
(896, 'secured class 5th rank in B.Tech', 513),
(897, 'Secured two times college top in 3rd and 5th semesters with 86.27%', 513),
(898, 'Written paper on analog CS,CG and CD configurations. Written digital papers on time delay analysis', 811),
(902, 'GATE qualified', 867),
(903, 'THERE ARE TWO PAPER PUBLICATION IN INTERNATIONAL JOURNAL', 615),
(906, 'Has submitted IEEE conference paper on the Mtech project.', 88),
(919, 'in progress "D-Latch Based Low power memory architecture design".', 870),
(923, 'IJRTS, IJPRET, IJRITCC and paper published in 5th National Conference on Electronic Technologies, April 2014.', 154),
(930, 'Presented a paper in National Conference on RF and wireless communication Networks2014 on Microfluidic sensor platform', 884),
(931, 'Bluetooth communication to a PDA For advanced device diagnosis application AND lABVIEW BASED SIMULATION for predicting ', 884),
(932, 'SOLAR CELL SIMULATOR', 884),
(936, 'AUTO CAD, MAT LAB, Fitness enthusiast', 703),
(938, 'Published paper in National Conference on Recent Advancements in Intelligent Computing System in the year 2012.', 214),
(943, 'ECE topper in B.Tech', 891),
(967, 'Qualified Graduate Aptitude Test for Engineers (GATE-2013), with 96 percentile.', 817),
(968, 'Presented paper titled â€œParametric Performance Analysis and Design of a C-band (7GHz) RF amplifierâ€ in a conference.', 817),
(969, 'Contributed as Organizing Committee Member in IEEE ICMIRAâ€“2013 conference at SMVDU, Katra, India.', 817),
(972, 'A low cost aid design and development of electrooculogram bio potential amplifier for human machine interface', 893),
(973, 'Published a paper of my pg project work in International Journal of Applied Engineering Research', 669),
(974, 'nil', 669),
(975, 'ICCSP 2014', 897),
(980, 'Published Design of Low Power Sub threshold SRAM with high SNM in RIP and NCMNC 2015.', 906),
(981, 'Prime asia 2012 ieee confornce', 112),
(982, 'participated in National instruments conference in chennai in 2012.', 112),
(988, 'ASIC, VERILOG, PEARL, TCL, VHDL', 887),
(997, 'Fundamentals of JAVA, Basic of C Programming', 912),
(999, 'Post Graduate Diploma in Embedded System Design', 915),
(1000, 'ISTE technical state award winner 2014', 920),
(1002, 'Analysis of data in satellite images using the techniques of digital image processing', 921),
(1005, 'Published paper in IJERT ,', 927),
(1020, 'National Conference and International Conference\r\nâ€¢	â€œPerformance and Improvement of MIMO MC-CDMA Using Hybrid Interferenc', 932),
(1025, 'Published paper in international journal IJAERD entitled Developing digital communication link using matlab and simulink', 934),
(1026, 'ASIC implementation of Random Perturbation Algorithm (patent pending)', 935),
(1029, 'Multicolored LED Desiplay', 937),
(1030, 'PCB, VLSI, PCB production, Bosch Rexroth training, industrial exposure at several industries.', 937),
(1040, 'Digital IC Design ï‚· Analog IC Design ï‚· VLSI System Design ï‚· Semiconductor Device Modelling ï‚· VLSI DSP ï‚· CAD for VLSI ', 950),
(1042, 'i have published three papers on proc. of IEEE, proc. of Springer and Journal of Active and Passive Electronics Devices ', 929),
(1043, 'I have done industrial training at DRDE Gwalior, vocational training course on Embedded Robotics was done at IIT ROORKEE', 929),
(1054, 'â€¢	â€œGUI based IO bus design automationâ€ paper is accepted in iTech dayâ€™s 2015 Technical symposium conducted by Infineon ', 958),
(1055, 'â€¢	â€œGUI based IO bus design automationâ€ paper is accepted in iTech dayâ€™s 2015 Technical symposium conducted by Infineon ', 958),
(1056, 'â€¢	Pursuing internship in Infineon Technologies India Pvt ltd, Bengaluru (July-2014 to June-2015).', 958),
(1064, 'dinesh kumar in adiabatic logic', 969),
(1068, '1)Power gating - International organization of scientific research- journal of VLSI and signal processing(IOSR-JVSP).  ', 951),
(1071, 'A Professionl Development  course on VLSI Verification&Design', 978),
(1074, 'professional diploma in embedded systems', 977),
(1075, '1 annexure 2 journal (international journal of applied engineering research, issn 0973-4562 volume 10,number 9,2015', 979),
(1076, 'I have undergone online courses in embedded systems and VLSI to understand in-depth about these fields. ', 575),
(1079, 'An Efficient Face Detection Algorithm Using Fusion of Cdf 5/3 and Clbp                              ', 988),
(1081, 'Presented the paper in national level conference and awarded second best paper.', 992),
(1086, 'â€¢	Published a research paper in IJERT ', 995),
(1087, 'Training on Industrial Automation Technology and Programmable Logic Controllers conducted by BOSCH Rexroth Group', 1002),
(1092, 'Physical & Layout Designing, \r\nVLSI Designing & Verification,\r\nAnalog & Digital Circuit Design,\r\nEmbedded System.\r\n', 286),
(1097, 'International Journal of Advanced Research in Electronics and Communication Engineering (IJARECE)\r\nVolume 4, Issue 3, Mar', 219),
(1098, 'Participated in 2 days workshop on VLSI design & embedded systems and tech quiz, topper at BE level', 219),
(1099, 'A High Speed Borrow Select Subtractor (BSLS) (In Progress of Patent) , Patent Application No.  : 2868CHE/2014', 1009),
(1100, 'An Electronic Walking Stick for Blinds - IEEE\r\nWireless Laser based Voice Transmitter and Receiver - ETNET', 349),
(1101, 'Embedded Systems Internship Program- Simple Labs\r\nPCB Design Using ORCAD Tool\r\nRobotics Simplified', 349),
(1102, 'Managed overall task for successful conduction of the event , got certificate for RS-CIT exam and c language,IIT bombay', 1013),
(1120, 'â€œAnalysis of Array Steering Algorithms for Dielectric Lens-Array Antennasâ€ in IJRAET, â€œSmart Antenna A New Technologyâ€ ', 1022),
(1121, 'none', 1022),
(1122, 'â€œBASIC ANALOG IC DESIGN COURSEâ€, â€œINTRODUCTION TO ADCsâ€ , etc conducted by Sahyogee Tech(ex-TI analog design engineers) ', 1022),
(1125, 'Process Automation using PLC & SCADA/HMI,Post Diploma in Hardware Technology,Higher Diploma in Computer Applications', 1021),
(1131, 'Research Paper titled "DESIGN AND VLSI IMPLEMENTATION OF FEED FORWARD NEURAL NETWORK FOR FIR FILTER" has been published ', 1035),
(1132, 'Had published paper international journal IJEER, IJEES. HAD PRESENTED RESERCH PROJECT IN IEEE CONFERENCE,IIT CONFERENCE.', 1033),
(1133, 'ATTENDED MANY WORKSHOPS FOR ANALOG AND DIGITAL DESIGN', 1033),
(1137, 'Advanced embedded sytem traing as a academic training(2010)', 1039),
(1139, 'Presented paper on Implementation on PCI Target Device Core at 25th International on VLSI Design, HICC, Hyd, India ', 1042),
(1140, 'Qualified for Gate 2009', 1042),
(1141, 'Paper on â€œDesign and Implementation of 4x4 and 8x8 square unit using reversible logicâ€ in National Conference(NCDDES )', 1051),
(1142, 'Paper presentation on â€œImplementation of Efficient Multiply-Accumulate(MAC) unit based on Reversible logicâ€ ', 1051),
(1148, 'â€¢	Published paper in  International Conference on Renewable Energy Utilization (ICREU-2014 ).', 300),
(1149, 'verilog,system verilog', 300),
(1150, 'â€¢	Participated and presented a paper in the NATIONAL CONFERENCE ON RECENT ADVANCESS IN SCIENCE AND TECHNOLOGY (2014) in ', 1058),
(1151, 'C AND C++ FROM C-DAC', 255),
(1153, 'VHDL,VERILOG,SYSTEM VERILOG', 807),
(1154, 'CCNA', 1028),
(1163, '6-months course done at RV-VLSI DESIGN CENTRE-Advanced Diploma In ASIC design', 37),
(1164, 'International Journal Publication: - 1.', 1068),
(1166, '`', 552),
(1171, 'done many publications...journal in ijrse', 1078),
(1172, 'web designing course', 1078),
(1173, 'Functional Hardware verifiction from Udacity; Search Engine from Udacity', 1076),
(1174, 'SYSTEM VERILOG AND UVM TRAINING AT CVC PVT LTD,BANGALORE.', 1080),
(1186, 'One IEEE Conference Publication.', 1088),
(1188, 'published a paper on mltirate signalling ', 1094),
(1192, ' I published an IEEE paper which stuffed with "Gold sequence generation in CDMA system by using LFSR" in IJEEST journal.', 1102),
(1193, 'Qualified to distict leval Science Quiz competition conducted by JANA VIGNANA VEDIKA from state board of andhra pradesh', 1102),
(1194, 'Recived first prize in Tennicoit at mandal level ', 1102),
(1195, 'Implementation of Error Recovery in TMR Systems using Scan Chain-based Technique,IJERT,ISSN: 2278-0181,IJERTV4IS051294', 1105),
(1196, 'CAMPUS CONNECT INFOSYS CONDUCTED AT HKBKCE , BANGALORE', 1105),
(1199, 'winner of Mentor Graphics Design Contest of year 2014.', 789),
(1202, 'C/C++, Core JAVA, VHDL', 1112),
(1203, 'Diploma in Hardware and Networking for CMC Noida', 1118),
(1208, 'ïƒ˜	Basic knowledge of Eagle PCB design.\r\nïƒ˜	Basic knowledge of ULTIBOARD NI PCB design.\r\nïƒ˜	Basic working on MPLAB IDE EMBEDD', 1120),
(1209, 'PUBLICATIONS\r\nâ€¢	Santosh Ranadev â€œImplementation of Enhanced fault node recovery algorithm in WSNâ€ ICET,Bamgalore.   ', 1121),
(1210, 'â€¢	Comprehensive knowledge of telecommunications systems: AD-Hoc wireless networks, UMTS,corejava,manual testing ', 1121),
(1213, 'completed course in embedded system from cranes varsity,bangalore', 1125),
(1214, 'Ananth Noorithaya; A. Sreedevi; Kishore Kumar M. â€˜Voice Assisted Navigation\r\nSystem for the Blindâ€™ in International Confe', 637),
(1215, '2 papers at IJSRD', 1132),
(1216, 'Linting and synthesis', 1132),
(1217, '	Co-author in two publications', 621),
(1220, 'Published two IJCA journals.', 1100),
(1221, 'Published thesis on â€œSoft Error Tolerant FPGAs using 3Dimensional Hamming Codesâ€ in IJSETR', 1137),
(1234, '1. â€œDeign and Verification of USB 3.0 Link Layer (LTSSM)â€ at (IJCSIT), Vol. 5(4), 2014, 4916-4921.\r\n', 1147),
(1245, 'Published paper in the IETE national conference on â€œHARDWARE IMPLEMENTATION OF SHA-1â€', 310),
(1248, 'BE Project was done at National Semiconductors(A group of Texas Instruments company).', 91),
(1250, 'participated in pcb design work shop', 1156),
(1251, 'Design and Performance Analysis of Multipliers using Different Logic Styles\r\nIn As Based QWFET for Low power Digital\r\n\r\n', 1165),
(1252, 'na', 1170),
(1253, 'na', 1170),
(1254, 'na', 1170),
(1257, 'http://www.ijsr.net/archive/v4i6/SUB155280.pdf#sthash.14M27aZi', 1175),
(1259, ' MANET Based Emergency Communication Module for Post Disaster Recovery ,IJCTEE for the Volume 1, Issue 2', 1176),
(1260, '30 Days Industrial Training From Scientech Pvt. Lmd. Indore (Where i learnt VHDL)', 1177),
(1261, '45 Days Internship From Tevatron Technology, Noida (Where i learn Verilog)', 1177),
(1262, '45 Days Internship From Silicon Mentor,  Greater Noida (Where i learn SystemVerilog)', 1177),
(1267, 'â€œGate Diffusion Input: A Technique for fast digital circuitsâ€-â€œIOSR Journal(vol 4,issue 2,mar-apr 2014', 1142),
(1273, 'PIC MCU training', 1182),
(1286, 'Presented a paper on "Mentally Emulated Digital Circuits for Brain-Robot Interaction', 1166),
(1287, 'Optical Fiber Communication training conducted by NSDC.\r\nInfosys Campus Connect Foundation Program.', 1166),
(1288, 'international journal of appiled engineering and research', 1185),
(1289, 'synopsys,.net and verilog and VHDL coding', 1185),
(1300, 'won 2nd place in the state level project exhibition in diploma. ', 626),
(1301, 'cadence tools, verilog ,hdl', 626),
(1309, 'Submitted a Paper on â€˜Analysis of 6T bitcell migration from 28nm to 230nm CMOS technologyâ€™ in INDICON, organized by IEEE', 959),
(1310, 'Submitted a Paper on â€˜A Review on Design strategies of Comparator in various ADCsâ€™ in Nuicone, organised by IEEE', 959),
(1311, 'cleared GATE 2013 among 2,54,618 aspirants', 959),
(1324, 'got second prize in technical fest conducted by mentor graphics', 862),
(1328, 'â€¢	Attended IEEE mini-colloquium on NANO DEVICES organized by IEEE EDS NIST student chapter on February 22nd 2014.', 1191),
(1329, 'â€¢	Secured 1ST position in â€œElectrokriti designâ€ contest in SANKALP  2012 organised by NIST.', 1191),
(1330, 'â€¢	Secured 1st Position in â€œOn-Spot Circuit Designingâ€ contest in SANKALP  2013 organised by NIST.', 1191),
(1331, 'Implementation of Power Gated Design and Leakage Optimization Techniques', 1174),
(1332, 'VLSI Physical Design Flow Online Course on Udemy , ', 1174),
(1333, 'Secured 434 rank in EAMCET', 1196),
(1334, 'Secured District 2\r\nnd\r\nrank in SSC, Received 1 Gold medal, 2 Silver medals and Prathibha award\r\nfor SSC.', 1196),
(1335, 'Selected for National Merit Scholarship from MHRD Govt. Of India based on Intermediate\r\nï€  marks', 1196),
(1338, 'Spacer Engineering Based High Performance ( HP ) Reconfigurable FET with low OFF Current Characteristics,IEEE Journal', 736),
(1339, '1. IEEE CAS Workshop on "Advanced Topics in VLSI Circuit Design" held on October 18th & 19th ,2014.', 736),
(1341, ' 	Participated in Basics of DSP 6713 and MATLAB workshop,  	Attended training program in â€œSYSTEM VERILOGâ€ at SMVITM, Ban', 1201),
(1344, 'International Conference â€œICIIECSâ€™14â€ ,International Conference â€œ2IESâ€™14â€ ', 1203),
(1346, 'IEEE Blended Learning PRogram course on RTL Verfication using Verilog', 1205),
(1347, '1st place in zonal rounds of Quad copter competition organized by Robotryst.\r\n1st prize in open house for final year \r\n', 974),
(1351, 'Deni T.John,â€˜Mixed Signal Model of a 12-bit Pipelined ADCâ€™,TITCON-2015 Conference Proceedings, IJERT,Vol.3,Issue16,2015', 1207),
(1352, 'Hydrogen fuel cell', 1208),
(1353, 'improvent of battery technology', 1208),
(1357, 'Published a paper in national conference conducted by NIT Hamirpur.', 1210),
(1358, 'nil', 1210),
(1363, 'Research Paper titled â€œPerformance Evaluation of FPGA Based Masked AES Techniques for Storage Area Networkâ€ -- IJCRD', 1213),
(1365, 'Design and implementation of complex number multiplier using 90nm (Cadence) technology', 593),
(1366, 'Paper title: Design and implementation of wireless control of an automated guided vehicle(ICCSEM-2013)', 990),
(1395, 'Schottky barrier based inverter design (under review)', 1219),
(1396, 'Two patents of device design (under examination)', 1219),
(1397, 'Patent Research', 1219),
(1400, 'In As Based QWFET for Low power Digital Application\r\nDesign and Performance Analysis of Multipliers using Different Logi', 1222),
(1401, '1. M.K. Mandal and A. N. Bankar, A class of planar phase shifters using signal interference technique, under review in I', 1230),
(1403, 'published a journal in ijcta regarding b.tech project', 1237),
(1404, 'C, C++, JAVA', 1240),
(1406, 'An Improved FPGA Based Model for Automatic Traffic Sign detection,  IEEE International Conference on Smart Technologies ', 304),
(1417, 'My M.tech Research Paper is approved for IEEE Conference.', 285),
(1421, 'Submitted a paper on Retinal Prosthesis System based on my MSc Project', 1249),
(1422, 'VLSI Implementation of Split-radix Fast Fourier Transform : A Survey in IOSR Journal of VLSI and Signal Processing V5 I2', 205),
(1423, ' International Journal of Applied Engineering Research titled as AUTOMATIC LOAD SHARING IN\r\nINDUSTRIAL PLANT USING MC', 1252),
(1424, 'Papers sent to CCIS 2015 (To be declared whether accepted or not in August)', 1257),
(1425, 'PLC training at ERTL in 2011.', 1257),
(1426, 'IEEE internatinal conference paper- Design and simulation of RF MEMS varactor', 1258),
(1429, 'A NOVEL APPROACH TO POWER OPTIMIZED MEMORY ORGANIZATION\r\nBY USING MULTI-BIT FLIP-FLOPS\r\nPublished in Volume 10, Issue 9, O', 369),
(1442, '"survey on DAC used for charge redistribution ADC"  in international journal of research and development organization', 1273),
(1443, 'no', 1273),
(1444, 'â€¢	Attend workshop on Digital Design and Verification conducted by UTL technologies ltd .', 1273),
(1449, 'Published the paper titled  â€œA New Interleaved Three Level ACâ€“DC Converterâ€ in IJARCET.', 1270),
(1450, 'C, C++', 1270),
(1454, 'â€¢	   IEEE International Conference ICSTM-2015, Chennai', 885),
(1463, 'Design of CSR for the DDR4 memory controller- IJECCE', 1275),
(1464, 'Verilog, System Verilog and UVM', 1275),
(1465, 'Published My M.tech project in International Journal of Applied Engineering Research.(scopus indexed journal)', 957),
(1466, 'verilog , Xilinx ISE , ADS, Silvaco , Java , J2EE', 954),
(1467, 'published a paper in IEEE conference held at Veltech university ', 404),
(1468, 'Publication in IJERT Journal', 250),
(1471, 'My paper published in IJSIET Journal', 1287),
(1472, 'â€¢	EDA Tools : OrCAD Capture and PSpice, Cadence-Virtuoso GPDK 180nm.\r\nâ€¢	HDLs : Verilog \r\nâ€¢	Software Skills : Embedded C\r\n', 1287),
(1477, 'GNU C,PCB Design on ALTIUM', 1289),
(1480, 'Power Aware Test Data Compression Schemes for Scan based Testing', 1292),
(1481, 'Deign and Implementation of USART for Power-PC based Design in "IJERT- May 2014"', 1302),
(1483, 'Ciit,IJRET,IJCSIT', 1192),
(1502, 'PROGRAMING IN MATLAB FROM CAD DESK \r\nPROGRAMING AND INTERFACING OF PLC AND SCADA FROM MAX ACADEMY PVT LTD\r\n', 1323),
(1515, 'â€¢	Secured 2nd Position in â€œOn-Spot Circuit Designingâ€ contest in SANKALP, a National Level Techno Management Symposium.', 1311),
(1516, 'â€¢	Certificate of Merit for Securing SGPA of 9.21 in 1st sem, 9.14 in 2nd sem, 9.24 in 5th sem, and 9.29 in 8th sem.', 1311),
(1517, '   Cadence VLSI Cerification Course', 1311),
(1520, '	Completed courses in Verilog and vhdl for one year', 1335),
(1523, 'Published a paper in IJRRSET Journel.', 1331),
(1524, 'Participated in Texas Instruments Analog Design Contest', 1331),
(1525, 'C, J2SE, VHDL, 8086,8051 ALP Language ', 1337),
(1526, 'Windows Xp, 2000, NT.', 1337),
(1527, 'MS-OFFICE, MULTISIM, MATLAB', 1337),
(1530, '1. Inventory Management using mathematical modeling\r\n2. PPT on Heterogeneous Die Stacking of SRAM Row Cache and 3-D DRAM', 871),
(1531, '6 months training by KarMIC, manipal on UVM of Memory Block', 871),
(1533, 'IEEE Poster Challenge 2015 -1\r\nInternational Conference-1\r\nNational Conference-2\r\nBest Paper Award-1\r\n', 1342),
(1534, 'Two days workshop on ANALOG AND DIGITAL DESIGN USING CADENCE TOOL, CUSTOM IC DESIGN FLOW  USING CADENCE EDA TOOL S\r\n\r\n', 1342),
(1541, 'Published paper "INCREMENTAL TIME DRIVEN VLSI PLACEMENT USING ECO" in IJAER Journal.', 438),
(1549, 'Linux kernel development and Linux Device Drivers', 1354),
(1552, 'Role of Mechatronics in Industrial Automation, Oct 2012 , Role of Digital Image Processing in Current Scenario, Mar,2013', 1360),
(1553, 'PIC Programming/ Interfacing & PCB Designing using OrCAD                                        ', 1360),
(1555, 'International Journal of Advanced Research Trends in Engineering and Technology (IJARTET)', 1363),
(1558, 'Design and verification of LP-PRPG in UVM WITH BIST', 823),
(1559, 'i have been done at low-power LFSR & verification using SV & UVM. decreased power is 17% compare existing method.', 823),
(1563, 'system verilog and uvm', 1367),
(1565, 'Presented paper at International Conference on CARE 2013 at IIITDM Jabalpur. (December 16-18)', 243),
(1566, 'Runner Up at Cadence Design Contest 2013.', 243),
(1567, 'NPTEL Online Certification in Digital Circuits and Systems with 73% in Elite Category', 243),
(1570, 'â€˜Multithreading Implementation in a Single Core TMS320C6713 DSPâ€™ presented at ICACACT 2014\r\n', 1378),
(1580, 'CCNA, PC-HARDWARE, MCSA.', 1384),
(1589, 'PRESENTED 3 PAPERS IN SET CONFERANCE ', 1387),
(1593, 'N.Rajasekhar, Dr. T. Shanmuganantham, â€œA modified Novel Compressor Based Urdhwa Tiryakbhyam Multiplierâ€ IEEE conf. ICCCI', 1391),
(1597, 'Voice Recognized Word Counter\r\nhttp://www.ijarcsse.com/docs/papers/Volume_4/2_February2014/V4I2-0152.pdf', 1395),
(1598, 'A.Bapna and P.Â Mani,Â â€œComparison of MOSFET and CNFET Based OP-AMPâ€, IJVDCS ISSN 2322-0929, Vol 03 Issue 02, A', 1145),
(1599, 'M.Tech project paper is been published in international conference edition, National conference (Best paper award)', 1398),
(1600, 'NIIT certifed basic computer skills, C and C++ programming skills', 1398),
(1601, 'Presented an paper at â€œNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS AND COMMUNICATION-NCETECâ€™14â€ \r\n', 1399),
(1602, 'ASIC DESIGN USING OPEN SOURCE EDA (ALLIANCE)\r\nNational Conference on Emerging Trends in Electronics and communication Eng', 1399),
(1604, '2', 1359),
(1617, 'â€œDesign of high speed power efficient STT-MRAMâ€, International Journal of Applied Engineering Research vol.10,no. 25', 1406),
(1618, 'Professional in electronic design automation, Foundation course on AutoCAD', 1406),
(1619, 'INTERNATIONAL PAPER ON Design and Characterisation of RS485 Communication Protocol IP Core using Quartus de II  kit', 292),
(1620, 'HAVE WON 2 ND PRIZE IN NATIONAL LEVEL PAPER PRESENTATION IN COIMBATORE IN 2012 ', 292),
(1630, 'â€œPublic Transport Assistant for Visually Impaired (PuTAVI),â€ IJARCCE, Vol. 3, Issue 11, November 2014', 1414),
(1631, 'NA', 1414),
(1632, 'Robotics course', 1414),
(1635, '"Modern Intelligent Control System Using Kalman Filter" in IJMRAE April-Vol 6 with ISSN: 0975-7074', 1418),
(1636, 'Won the best paper award in a  National joint conference held in Canara engg college, Mangalore named NJCIET-2015', 1420),
(1637, 'DHiE, a workshop on Communication skills and Leadership skills organized by the Deccan herald group.', 1420),
(1640, 'â€¢	Presented a paper in two conference', 1421),
(1641, 'digital design using verilog and uvm methodology workshop 2 days', 1421),
(1646, 'Embedded System at NIST-2014,Training on WIPRO-UTLP KIT,Electronic Design Automation tools for VLSI/ASIC design at NIST', 1423),
(1647, 'Better programming knowledge in verilog', 1424),
(1648, 'Kickback noise aware high speed double tail comparator for low supply voltage.', 1427),
(1651, 'c,c++,national robotics champioship in aurdino software', 1430),
(1655, 'ïƒ˜	Good understanding of the ASIC and FPGA design flow\r\nïƒ˜	Experience in writing RTL models in Verilog HDL and \r\n       Test', 627),
(1656, 'Secured 99.6 percentile in GATE 2012 EC.', 863),
(1660, 'I have worked as an intern at MMRFIC technologies pvt ltd for a duration of 3 months on cadence platform in 40nm.', 745),
(1663, 'Oracle Sql PL/sql', 1450),
(1666, 'Fault Injection in AURIX Multicore Microcontroller for Verification of Safety Measures	ICETE-2015 Nitte', 1445),
(1667, 'NO', 1445),
(1669, 'http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6458658\r\n', 1456),
(1670, 'A HIGH SPEED AND AREA EFFICIENT BOOTH RECODED WALLACE TREE MULTIPLIER FOR FAST ARITHMETIC CIRCUITSâ€  Published in IEEE', 1456),
(1671, '1.Published a Paper in IJRRSET on a topic "OPTIMIZATION OF MULTI PRECISION\r\nMULTIPLIER USING PARALLEL PREFIX ADDER"\r\n', 1321),
(1672, 'Undergone a Online course conducted by NPTEL on " Digital circuits and systems"\r\nand written the test on 22nd March 2015', 1321),
(1675, 'â€œPerformance Analysis of Multi-carrier Modulation Using FFT,DWT and DT-WPTâ€,IJSR,Nov 2014', 1461),
(1676, 'VLSI Design, Advanced Digital Signal Processing, Reconfigurable Computing.', 1461),
(1678, 'BIST Technique for delay measurement using signature registers', 1462),
(1722, 'Published my B-tech project paper in International Conference on Engineering and Applied Science & won best paper award', 296),
(1723, 'Participated in ROBOAVAR a workshop on Autonomous Robots conducted by ROBOGENESIS in association with Microsoft Robotics', 1469),
(1726, 'Two Book chapters in Springer, ASIC & One IEEE conference.', 963),
(1727, 'Optimization of multiplier in reversible logic', 1472),
(1738, 'In "INTERNATIONAL JOURNAL OF ADVANCED RESEARCH IN COMPUTER AND COMMUNICATION ENGINEERING" our paper was published. ', 1486),
(1742, 'Design of Fused Add-Multiply Operator Using Modified Booth Recoder for Fast Arithmetic Circuits in INJST Journal', 1485),
(1745, '1. Analysis of Si/SiGe Heterostructure Solar Cell, Journal of Energy.\r\n2. Real Time Autonomous Irrigation Module Design', 797),
(1746, '1 paper publication in International Journal of Engineering Research & Technology (IJERT).', 1490),
(1747, 'Have done VLSI Modules with A+ grade. Learned Verilog programming and designed my own 16-bit pipelined processor.', 1490),
(1748, 'REVIEW: Previous Deception detection methods and New proposed method using independent component analysis of EEG signals', 1018),
(1749, 'C, C++, Matlab and simulink', 1018),
(1752, 'An Efficient Approach to an 8-Bit Digital Multiplier Architecture based on Ancient Indian Mathematics, Journal: IJERT.', 1487),
(1753, 'java', 1496),
(1754, 'C,C++', 1499),
(1755, 'Design Of An Effective Fast Locking Charge Pump-Phase Locked Loop" in IEEE EDS  colloquium on "ADVANCE ELECTRON DEVICE"', 1500),
(1758, 'Power Analysis of CMOS and Adiabatic Logic Design.', 1502),
(1759, 'UsharanI M', 1502),
(1780, 'â€œHigh Rate Video Steganography Using LSB Replacement Techniqueâ€, International Conference on  ICRTSIV, May 2015', 1503),
(1781, '6 months Wireless Communication Course in Teleman Institute Bangalore', 1503),
(1782, 'Design and Realization of Multiple Valued Logic Gates using Carbon Nanotube FETs', 252),
(1785, 'Bandwidth Extention of Voltage Follower using DTMOS transistor â€ IEEE Conference ', 1505),
(1786, 'Advanced Diploma in ASIC Design and Verification', 606),
(1790, 'Professional development course in VLSI Design and verification', 1149),
(1793, 'International Conference and publishing of paper "Implementation of Speech to Speech Translation device"in ICCSEEE2015', 1479),
(1794, 'National Conference at RVCE College.', 1479),
(1795, 'Cisco certified course in IT- Essential.', 1479),
(1819, 'Improving the Efficiency of the IPSec Hardware Accelerator on Xilinx FPGA', 331),
(1820, 'NA', 331),
(1821, 'NA', 331),
(1822, 'Post Graduate Diploma in Embedded System Design', 1536),
(1825, '"Efficient Reduction of Test Power using Donâ€™t Care Filling Techniques", accepted for publication, ICACCI 2015', 1539),
(1826, 'Android application development using Eclipse - June 2015 to present', 1539),
(1829, 'Shift Invariance based Feature Extraction and\r\nWeighted BPSO based Feature Selection for Enhanced Face Recognition', 1542),
(1830, 'â€¢	Attended Robotics course (Batch Head) conducted by LemaLabs, IIT Madras.\r\n', 308),
(1831, 'A paper on Face Recognition was presented by me in an IEEE conference at chennai', 498),
(1837, 'Diploma in computer application', 1483),
(1840, 'One day Workshop on â€œEmbedded Memory design for System on Chipâ€ at PSG College, Coimbatore', 654),
(1841, 'ARM Cortex 4,NI Smart Camera,Xilinx FPGA Virtex5', 654),
(1843, 'Design and Implementation of 32bit Complex Multiplier using Vedic Algorithm, in IJERT,2015,ISSN:2278-0181,Vol.4', 1554),
(1844, 'http://ijisaer.com/products/improving-memory-reliability-against-multiple-cell-upsets-using-hamming-based-matrix-code/', 1555),
(1845, 'Attended  Workshop on VLSI Design using Cadence Design Tools  at KCG College of Technology, Chennai', 1555),
(1846, 'Published paper in journal IJAIEM and IJACSSE on AMBA 2.0 AHB.', 1563),
(1848, 'two international technical  papers presented.', 1065),
(1851, 'â€¢	Participated in Anveshana, a science and engineering fair.\r\nâ€¢	Participated in Srishti innovation exchange in New Horizo', 1570),
(1852, 'â€¢	Published a paper in Scopus index journal â€˜INDJSTâ€™ On â€˜Efficient VCO using Fin-FETâ€™-Mayâ€™14 and â€˜Modified Baugh-Wooley ', 1082),
(1853, 'â€¢	Participated in the workshop of â€˜Verification Using Verilogâ€™ conducted by MAVEN Silicon -Mayâ€™14 \r\n', 1082);
INSERT INTO `tbl_achievements` (`idachievements`, `achievements`, `idstudent`) VALUES
(1854, 'â€¢	Participated in the workshop of â€˜FPGA for Beginnerâ€™-Augâ€™13.', 1082),
(1856, 'verilog, c, c++,perl, linux, system verilog, questasim, modelsim, xillinxs', 1574),
(1869, 'The IEEE paper in sensors and actuators ', 1373),
(1871, 'PERL BEGINEER', 1578),
(1897, 'PAPER TITLED "NOC SELF-TEST" IS UNDER REVIEW AT ITFR INDIA IEEE CONFERENCE, AT MADURAI TAMILNADU ', 1582),
(1898, 'DOUBLE HOPPING ROUTING ALGORITHM FOR NOC ARCHITECTURES', 1582),
(1899, 'Paper title "Modified low power scan technique" is publised in VDAT-2015, \r\nPaper title "Test Power Aware BIST" ICSTM-15', 1583),
(1900, 'Working on VLSI Patent in group of 5 members on Hardware Trojan', 1583),
(1901, 'LBIST, STA, Hardware Trojan', 1583),
(1902, 'Published a paper in IJERT based on "DESIGN OF ACTIVE EEG ELECTRODES FOR BCI APPLICATIONS"', 1055),
(1904, 'â€¢	Participated in 9th international conference on science,engineering and technology(SET Conference)at VIT University.\r\n', 1588),
(1907, 'A Review of BJT Based Phototransistor in International Journal of Engineering Research and Technology, vol. 3 Issue 4', 261),
(1916, 'Paper â€œData Compression through Data Encoding in NoCâ€ has been published in SCOPUS index journal IJAER', 1592),
(1918, 'published 3 paper in conferences and journal', 882),
(1919, ' â€œDevelopment of EDA Tool with Easy Plug-in for New VLSI Algorithmâ€ ', 1601),
(1920, 'Completed IEEE â€œRTL Verification using Verilogâ€ Course.', 1601),
(1929, 'Implementation of Low Power FIR Filter using Subthreshold Boost Logicâ€   in 4th IEEE  Trans .,ICCSP 2015. ', 116),
(1933, 'ïƒ˜	Participated in line follower robot conducted by â€˜IEEEâ€™ and scored first prize.', 1618),
(1934, 'ïƒ˜	Scored first prize in â€˜quiz competitionâ€™ held in college.', 1618),
(1935, 'CCNA ', 1618),
(1944, 'C,Verilog HDL', 1623),
(1950, '2 Journals, 1 IEEE Conference, 2 National Conferences, 1 Symposium', 1333),
(1951, 'Electronic Design Automation, PC technician A+, Network technician N+', 1333),
(1954, 'Undergone Embedded systems course regarding basics of embedde systems', 1628),
(1960, 'C,vhdl', 385),
(1967, 'Design of Double Edge Operated - Low Power Clocking System', 813),
(1968, 'Embedded Systems.', 813),
(1969, 'Statistical static timing analysis using skew normal canonical delay model', 284),
(1971, 'have done with PLC and SCADA courses.', 1659),
(1972, 'linux administration.', 1655),
(1973, '	Presented a paper in the International Conference on Emerging Trends in Technology and Applied Science (ICETTAS 2015)', 1656),
(1975, '\r\n\r\n\r\n*International Journal of Advance in Electronics and Computer Science (vol3&issue 3)\r\n', 1663),
(1976, 'â€¢	Certification of training in â€˜Embedded Systemsâ€™ from BitsforgeTech Pvt.Ltd.\r\nâ€¢	Certification of training  at â€˜High Powe', 1667),
(1980, 'â€œDownlink Resource and Power Allocation for Future Generation Wireless Networks with Inter-Cell Interferenceâ€ in ICRASE', 1672),
(1982, 'Implementation of Pulse Code Modulation transmitter and receiver  (NCEEE-14) to held at HKBK College of Engineering,', 1660),
(1984, 'I HAVE ONLY ONE PUBLICATION RESEARCH PAPER', 1669),
(1985, 'MTECH PROJECT PAPER PUBLISHED IN 4th IEEE INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING', 1677),
(1987, 'C,C++', 1674),
(1990, '"Design of Ternary logic gates using CNTFET" published in  IJRCCT journal in May -2015', 1671),
(1992, 'Presented paper on â€œDesign and Implementation of high speed, low offset comparatorâ€ in International Conference-ICEC2015', 1681),
(1993, 'Xilinx, Cadence, Keil, Mentor Graphics, Maxima', 1681),
(2004, 'International Conference on Advance Research in Technology and Engineering-2015', 1685),
(2005, 'java course', 1685),
(2016, 'J.M.R. Kudimi, F. Mohd-Yasin and S. Dimitrijev (2012). SiCÂ­based Cantilever Piezoelectric Energy Harvester for Extreme', 1668),
(2017, 'Griffith University Postgraduate Research Scholarship (GUPRS) and Griffith University International Postgraduate Resea', 1668),
(2018, 'IJAER - â€˜A Synthesis flow of behavioral level designs in SystemC for FPGA implementationâ€™', 1689),
(2019, 'VLSI', 1689),
(2020, 'ASIC IMplementation of Low power RC6 block cipher in Springer publication at ICNIC-2015', 1109),
(2023, 'â€œIMPLEMENTATION OF 8B/10B ENCODER/DECODER OF GIGABIT ETHERNET FRAME.\r\nâ€œLEAKAGE POWER OPTIMISATION USING LECTOR TECHNIQU\r\n', 1697),
(2024, 'â€œLOW POWER SRAM DESIGN WITH REDUCED READ/WRITE TIME another publication', 1697),
(2025, 'finished CORE JAVA AND SELENIUM COURSE.', 1698),
(2027, 'Verilog HDL and Design for testabuility', 1696),
(2030, 'Participated and worked as a teamlead in national level technical event.\r\n', 1707),
(2031, 'Worked as Technical Apprentice for a period of six months in ECIL ltd as a part of academic course project.\r\n', 1707),
(2032, '"Architecture and Design of Generic IEEE-754 Based Floating Point Adder, Subtractor and Multiplier", IJRITCC, May - 2015', 1704),
(2038, 'MATLAB,PSPICE,XILLINX,EDA', 1701),
(2048, 'Presented a paper on â€œDigital Image Processing in Bike Securityâ€ .', 1721),
(2049, 'MATLAB, Verilog(Xilinux),C Programming,image processing.', 1721),
(2050, 'ï‚§	Presented a paper on â€œDigital Communicationsâ€ in National level technical symposium CONVERGENCE held by VNR Vignana jy', 1716),
(2051, 'NO', 1716),
(2052, 'VHDL implementation for design of an I2C Interface for Temperature Sensor and an EEPROM Memory', 618),
(2053, 'International Conference on Recent Advances in Science and Engineering', 1548),
(2054, 'Java', 1548),
(2055, 'Design Of I2C Master With Multiple Slave in IJRITCC, Vloume 3, Issue 5, May 2015.', 179),
(2056, 'Certified for participating in Texas instruments innovation challenge â€“ India analog design contest 2014 held at JSSATE', 1746),
(2057, 'Published a paper in peer reviewed Journal - International Journal of VLSI System Design and Communication Systems.', 1579),
(2062, 'Presented IEEE paper on â€œVanetsâ€ at PES College of Engineering, Mandya .Participated in International Conference.', 1446),
(2066, 'â€œExhaustive Study of Median Filterâ€,International Journal on Recent and Innovation Trends in Computing and Communication', 875),
(2069, 'M.E PROJECT Published in IJAER, VOL.10., NO.9(2015), special issue, ISSN: 0973-4562,PP.6954-6958', 1751),
(2070, '.MONITORING  HEALTH  OF  PATIENT  USING  GSM  BASED  ON  ANDROID 	project  in  Embedded  System.\r\n', 1346),
(2071, 'CORE JAVA.INTERNSHIP IN EMBEDDED C', 1346),
(2078, 'Published paper in IJSAR journal on "Efficient Architecture for Radix-2 Booth Multiplication using 4:2 compressors"', 1466),
(2079, 'National level conference paper presented at VIT pune on "Implementation of efficient algorithm for radix-2 Booth Multi"', 1466),
(2080, 'Verilog course during training program in engineering. ', 1466),
(2081, 'I have taken effective communication and personality development training.\r\nI have taken training in RTTC Mysore.', 230),
(2090, '1)A Review of Swarm Robotics and its Implementation. 2)BLUEMOR: Humor in machines', 1758),
(2091, 'None until now.', 1758),
(2092, 'Classes on robotics from LI2 and Technophilia.', 1758),
(2093, 'PUBLISHED PAPER â€œFPGA BASED PASSIVE CELL BALANCING TECHNIQUE FOR SPACE APPLICATIONS.â€ in IJIFR VOLUME 2-ISSUE 9,MAY 2015', 1759),
(2094, '.', 1759),
(2095, 'Training on embedded systems by Cranes International Pvt .Ltd. held in college', 1759),
(2096, 'Paper presentation and National Conference on"Performance Analysis Of First Order Sigma-Delta Modulator" .', 153),
(2097, 'Participation in "Verilog" and " System Verilog" Training Program conducted in RVCE,Bangalore.', 153),
(2099, '2 Paper published in work related to Wireless Senor Network', 1766),
(2111, 'â€¢	Published the paper â€œDesign of Digital PID Controller for Blood-Glucose Monitoring Systemâ€ at IJERT, Vol4. Issue-3', 923),
(2117, 'Learnt basics of mobile telecommunication services, digital switching, broadband technology (2G & 3G)', 1773),
(2118, 'Paper Battery', 1098),
(2119, 'C', 1098),
(2120, 'â€¢	â€œA New VLSI Architecture of Efficient Radix based Modified Booth Multiplier with Reduced Complexityâ€ Under Paper ID#IC', 1775),
(2122, 'Technophillia conducted autoroboz workshop for three days where I participated with my team and gained knowledge .', 1789),
(2130, 'NO', 138),
(2131, 'NO', 138),
(2132, 'SYSTEM VERILOG', 138),
(2133, 'Published a Paper titled â€œVHDL Implementation of 20-Bit RISC and DSP Operations in FPGAâ€ in IJERT.', 1422),
(2134, 'C++, CAD, TYPEWRITTING SENIOR, HARDWARE AND NETWORKING.', 1422),
(2135, 'C, HTML, Basics of Embedded C', 1797),
(2136, 'Computer Hardware and Networking', 1798),
(2138, ' GSM based automatic energy meter with load control IEEE papper', 1806),
(2139, 'Programable logic controll,Rexorth Bosch gruop', 1806),
(2140, 'ITI CERTIFICATION', 967),
(2143, 'Innovations in Engineering and Technology at Canara Engineering College, Mangalore', 362),
(2144, 'Paper entitled â€œAdvance Security System for Automobiles using FlexRayâ€ was presented at ICCECE', 1546),
(2145, 'MTECH PROJECT PAPER PUBLISHED IN 4th IEEE INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING.', 1686),
(2147, 'Internship by ARK on robotics & embedded system using arduino.', 1817),
(2149, 'Diploma in product design and analysis', 1819),
(2150, 'power integrity issues and on chip decoupling capacitances', 40),
(2159, 'Implementation And Analysis Of Multiplication Techniques using VedaGanitha Sutras,IJETCSE, Volume 14,Issue I2-April 2015', 1820),
(2160, 'Certification in Software Testing ', 1820),
(2161, 'PG Diploma in Adv: Embedded System Design', 1820),
(2164, 'Have a knowledge about LabVIEW programming.', 1784),
(2165, 'Have a knowledge about LabVIEW programming.', 1830),
(2166, 'I have published one publications. One was â€œArea and Time Efficient FFT Architecture Using CORDIC Algorithmâ€ .', 1831),
(2167, 'EDA Tools\r\nCadence EDA Tools:\r\nïƒ˜ ASIC Design Tools\r\nï‚· NC Sim\r\nï‚· Encounter RTL Compiler\r\nï‚· Encounter Digital Implementation\r\nïƒ˜ ', 1831),
(2180, 'PUBLISHED BY RPS in â€˜2nd International Conference on recent trends in Signal Processing, Image Processing & VLSIâ€™. \r\n', 1389),
(2181, 'CERTIFICATION IN C, C++,\r\nDIPLOMA IN JAVA FROM NIIT.', 1389),
(2182, 'Summer Training Program in PLC SCADA at i-MaxIndustrial Automation technologies', 1834),
(2183, 'Comparative Analysis of Different Adders for Wallace Tree Multipliers', 1832),
(2184, 'VHDL, system verilog, Matlab, FPGA interfacing', 1839),
(2185, '"Sleepy Stack Approach for Leakage Reduction of Low Power Flip Flop", IJAREEIE, Vol.4, Issue 6, June 2015.', 1837),
(2186, '\r\nPaper presented:\r\nNanotechnology\r\nIn this paper presentation, I dealt with the working of nanorobots that help in the dev', 1842),
(2187, 'NIL', 1842),
(2188, '\r\nPaper presented:\r\nNanotechnology\r\nIn this paper presentation, I dealt with the working of nanorobots that help in the dev', 1842),
(2189, 'Design Of Efficient Multiplier Architecture with high performance parameter (Speed, Power, Area)', 1845),
(2190, 'IEEE sponsered Enhances a security level of AES engine using DPA countermeasure circuit', 1006),
(2191, 'High Speed and reduced area 16 bit Vedic multiplier using CSLA,High Efficient FIR filter with Advanced Vedic Multiplie\r\n', 956),
(2192, 'VHDL conducted by NG technologies,ï¶	National Instruments lab VIEW Core I,printed circuit board', 956),
(2205, 'National conference on â€œHigh Speed Multiplication using BCD Codes for Portable Applicationsâ€ at Nantha College of Eng', 1636),
(2206, 'Published paper on â€œHigh Speed Multiplication using BCD codes for DSP Applicationsâ€ at IJARTET Journal', 1636),
(2207, 'organizer in Seminar, workshops and conference in my college days', 1636),
(2208, 'â€¢	Paper published under the title of FPGA IMPLEMENTATION OF COMPACT AND EFFICIENT SECURE HASH ALGORITHM SHA-256  in Nati', 1849),
(2209, 'C, C++, Core JAVA', 1849),
(2210, ' Practical training and evaluation for Certificate Program in Intelligent Systems under "Intel College Excellence prgm.', 1853),
(2213, 'ICITET- 2015', 1171),
(2216, ' ', 347),
(2217, 'Winner of 2nd place in Circuit Debugging competition conducted as a part of EMERGIA-14, a National level technical fest', 1245),
(2218, '1.ROBOTICS AND MACHINE INTERFACES 2. Internship:Mobile Communication conducted by BSNL', 1245),
(2222, 'Jinimol P George, Ramesh P. â€œWallace Tree Multiplier Using Compressor,â€, IJCET', 1875),
(2223, 'GOD OF KING', 1876),
(2224, 'CRICKET ZINE PLAYAR', 1876),
(2225, 'Diploma in electronics engineering, B-tech in electronics and communication', 1524),
(2226, 'Have communicated paper for publishing in INDJST.', 579),
(2232, 'Design and Implementation of 32bit Complex Multiplier using Vedic Algorithm - IJERT', 1852),
(2233, 'My tech paper â€œEmbedded Web Server Application for Industrial Automation" has been approved for publication at IJST.', 501),
(2234, 'Completed 3 month Short-Term Training on â€œLABVIEWâ€ conducted by â€œTIFAC-CORE in Automotive Infotronicsâ€, VIT, Vellore', 501),
(2235, 'Area and power efficient FIR filter based on Residue Number System.\r\n	    Ref:  IJAISTVol. 26, No. 26, June 2014 (ISSN: ', 1886),
(2237, 'vehicle to vehicle communication using wireless communication.', 1887),
(2245, 'Published a paper regarding our project "Arecanut tree climber" in INPHASE.', 1898),
(2246, 'no', 1898),
(2247, '"Simulation of a Communication System Using Verilog Language",JOURNAL OF TELECOMMUNICATIONS,VOLUME 30,ISSUE 2,JUNE 2015', 1905),
(2249, 'Embedded Systems Course', 1911),
(2253, 'Published on IJRTC "Effective BIST architecture to reduce hardware overhead in digital circuits" ', 1589),
(2254, 'Certificate of C, C++, OOPS from SSI', 1589),
(2259, 'PUBLISHED PAPER IN INTERNATIONAL JOURNAL OF APPLIED ENGINEERING RESEARCH (IJAER)', 272),
(2260, '1. "Accelerometer Based on Human Abnormal Movement Detection"', 1920),
(2261, 'Design and Implementation of Vedic Multiplier using Efficient Charge Recovery Adiabatic logic (ARPN Journal)', 1920),
(2266, 'I have done 4 month industrial internship in physitech electronics secundrabad.', 1921),
(2272, 'Published paper 2nd National Conference on Emerging Trends in Electronics and Communication held in BGSIT, Mandya 2015.', 1385),
(2273, 'Worked as a Software Engineer in Myshore IT Solutions, Mysore from 1st August 2012 to August 31st, 2013 in PHP domain. ', 1385),
(2275, 'IJST paper publication', 1511),
(2276, 'Implementation of Ternary logic gates using FGMOS', 202),
(2277, 'i did a six months of  training in custom layout design in first pass semiconductors in 2011', 1380),
(2281, 'â€œAn Efficient FPGA Implementation of Lifting Based DWT in floating point IEEE 754 representation.â€ijaerVol. 10 No.55 (15', 1881),
(2282, 'Represented a paper on â€œDesign of Efficient Reversible Multiply Accumulate (MAC) unitâ€ published by International jour', 1929),
(2296, '7 publications', 1934),
(2297, 'no', 1934),
(2298, 'verilog, latex, corel draw', 1934),
(2299, 'presented paper on the topic of IRIDIUM SATELLITE COMMUNICATION SYSTEM AND DATA NETWORK SYSTEM . ', 1576),
(2300, 'good leadership,self motivational skill', 1576),
(2311, '1. Paper published in IEEE conference CSNT, Gwalior, Apr 2015.  2. Paper submitted in INDIA 2016', 1947),
(2312, 'Published a paper on "Real time human detection from video surveillance" in IJIRCCE journal.', 1857),
(2313, 'Presented a paper on 1st and 2nd international conference held at DBIT Bangalore', 1857),
(2315, 'â€¢	Won 3rd place in presenting a paper (2011) on â€˜Embedded Systemâ€™ held at, Er Perumal Manimekalai Polytechnic college.\r\n', 1949),
(2316, 'C, C++ certificate courses', 1956),
(2317, 'Comparative analysis of power optimization using MTCMOS, Transistor sizing & combined technique on 180nm technology IOSR', 1405),
(2321, 'S.E.A.M.A.N. was published in IJARECE, Vol 4, Issue 6, June 2015, pp 1643-1646.', 1962),
(2331, 'Worked on ATMEGA 16  and PROTEUS software for designing bots for various applications. ', 1963),
(2336, 'GOT ACCEPTANCE FOR PUBLICATION OF PAPER IN ANNEXURE-II JOURNAL IJAER', 477),
(2337, '2 IEEE papers, 2papers in international conferences, 1 poster presentation at KSTA organized by Karnataka gov ', 1965),
(2338, 'Real-Time Implementation of Black Box for Vehicle with Accident Alert System', 1340),
(2346, 'Thesis paper accepted and presented in IEEE-IACC(International Advance Computing Conference)-2015.', 1972),
(2347, '"Hybrid Power Systems" under TIIEC 2013 in IEEE Xplore. \r\nhttp://ieeexplore.ieee.org/xpls/icp.jsp?arnumber=6757166', 1971),
(2348, 'Intermediate Embedded Systems Course at Appin Technologies.\r\nRobotics course by LI2. ', 1971),
(2349, '1 ) Project: Area efficient FPGA based LDPC decoder using Stochastic decoding scheme ', 1980),
(2350, 'na', 1980),
(2351, '-- NA ---', 136),
(2352, '---- NA ---', 136),
(2353, '-- NA--', 136),
(2356, 'ASIC DESIGN COURSE CONDUCTED BY VTU USING OPEN SOURCE EDA TOOLS.', 1829),
(2370, 'PUBLISHED A PAPER  NAMED "IMPLEMENTATION AND COMPARATIVE ANALYSIS OF 32-BIT  LOW POWER ADIABATIC & HYBRID ADDERS."', 2003),
(2373, 'â€œA New Algorithm on Wavelet Based Robust Invisible Digital Image Watermarking for Multimedia Securityâ€ IEEE, 2015.', 698),
(2374, 'Communicated an international conference and two international journal papers.', 698),
(2381, 'INTERNATIONAL JOURNAL FOR TECHNOLOGICAL RESEARCH IN ENGINEERING ISSN (Online): 2347 - 4718', 812),
(2392, 'PG DVLSI', 370),
(2401, 'â€œEmbedded Web Servers Based on Soft Core Processor,â€ published in â€˜International Journal of Computer Applicationsâ€™2015.', 2012),
(2402, 'Attended a â€˜Short Term Training Programâ€™ on â€œAdvanced trends in VLSI and Embedded Signal Processingâ€', 2012),
(2417, 'â€¢	Published a paper titled â€œGate Diffusion Input: A technique for fast digital circuits.', 1981),
(2424, '1.Kavyashree.P, Siva S Yellampalli, â€œThe Design of Low Noise Amplifier in Nanometer\r\nTechnology for WiMAX Applicationsâ€, International Journal of Scientific and Research\r\nPublications, Volume 3, Issue 10, Oct. 2013 Edition [ISSN 2250-3153].\r\n2. Kavyashree.P, Siva S Yellampalli, â€œThe Design of Low Power LNA in 90nm CMOS\r\nTechnologyâ€, IEEE National Conference, Nov. 2014, Bangalore, [Best Paper Award]\r\n3. Kavyashree.P, Siva S Yellampalli, â€œThe Design of Ultra Low Power CMOS CGLNA in\r\nNanometer Technologyâ€, Fifth International Symposium on Electronic System Design, Dec. 2014,\r\nNational Institute of Technology-Surathkal, [DOI 10.1109/ISED.2014.11].\r\n4. Kavyashree.P, Siva S Yellampalli, â€œThe Ultra-Low-Noise Low-Power CMOS LNA in\r\nNanometer Technologyâ€, Electronics Letter, in review.\r\n5. Kavyshree.P, Siva S Yellampalli, â€œThe Design of Ultra Low Noise and Low Power Amplifier in\r\nNanometer Technology at 2.4GHz IEEE 802.15.4 Applicationsâ€, accepted for IEEE-RSM2015,\r\nKuala Terengganu, Malaysia.\r\n\r\n\r\n\r\n\r\n\r\n ', 2011),
(2425, '2015: 10 days Hands on Training on Nanoelectronics Fabrication and Characterization, Indian\r\nInstitute of Science, Bangalore.\r\n2013: IEEE workshop on Nanotechnology and Micro Electro Mechanical Systems (MEMS), IISC,\r\nBangalore.\r\n2013: IEEE International Conference on Electronics, Computing Technologies, IEEE-CONECCT,\r\nIISC, Bangalore.\r\n2012: INDIA-JAPAN Conference on â€œNew Functionalities in Electronics and Magnetic Materials,\r\nIISC, Bangalore.', 2011),
(2456, 'â€œA Review of Evolution comes in Non Volatile Semiconductor memories like SONOS with the role of high k material" IOSR ', 1372),
(2457, 'Modeling & Simulation of SONOS with Optimized Layer Thickness for Obtaining The Properties of Ideal Non-Volatile Memory', 1372),
(2488, '2 paper published in IJCST  and IJSRES', 877),
(2490, '3D IC The New Edge Of Design', 346),
(2491, 'Embedded System With Applied Robotics', 346),
(2492, 'National Conference on â€œPower , Control, Communication and Instrumentation leading to SustainableTechnologiesâ€ NCPCCI-15', 2037),
(2493, 'IEEE: Implementing and analyzing routing protocols for self-organized vehicular ad-hoc network & other Publications', 2039),
(2498, 'Published in The Experiment International Journal of Science And Technology, ISSN 2319-2119, Volume 31, Issue 01, 2015.', 1096),
(2501, 'Presented a technical paper entitled as â€œCOMPARISON OF HIGH PERFORMANCE VLSI ADDERS IN ENERGY-DELAY SPACEâ€ in NCIET.', 1465),
(2502, 'Published a paper titled as â€œFACE EXPRESSION MATCHING using STATIC MSRCR FACE IMAGES IN MATLAB GUIâ€ in IJIRST.', 1465),
(2503, ' Participated in 2011 International Conference on Signal Processing, Communication, Computing and Networking Technology.', 1465),
(2504, 'autocad (electrical), PLC, SCADA', 2040),
(2505, 'ïƒ˜	Paper â€œLow Leakage Power Wallace Tree Multiplier design using SVL Circuitsâ€ published in IJAER', 2043),
(2506, 'Internship in INTEL India in DFX validation domain', 2043),
(2507, 'Dynamic Traffic Grooming in p2-cycle', 1878),
(2508, 'network simulator,matlab', 1878),
(2512, 'Worked on Nxp-semiconductor project statement: Study of Phase Lock Loop and designed using Simulink.', 2046),
(2513, '2nd Position Holder in the technical fest of BITS, PILANI.', 2046),
(2514, 'University topper in academic session 2012-2013.', 2046),
(2515, 'Design and development of DSP system for Pulse CO-oximeter  is published in CiiT Digital Signal Processing Jornal', 2048),
(2516, 'Embedded Real Time Environment', 2048),
(2517, 'Denoising of ECG using UWT and Diagnosis of Diseasesâ€,NCACICT, pp 17-22, june 2013.', 30),
(2518, '70 Hr cadence trining in front end and back end tools, diploma in communicative english ', 30),
(2521, 'An Interference Mitigation Scheme for IEEE 802.15.4  Networks under IEEE 802.11b/g  Interference- ICCCNT-2014', 2050),
(2525, 'Adithyan.R et.al (Dec 2012):â€Multi Class Support Vector Machines classifier for Machine vision Applicationâ€ IEEE Intl Co', 2056),
(2527, '"design and implementation of I2C master controller using APB bridge on FPGA"', 199),
(2532, 'Embedded systems', 665),
(2533, '"Design of Zno Based Acoustic Wave Resonator" submitted in ICCS2015', 2057),
(2534, '6 month training at ceeri Pilani working on project "Zno Based Acoustic Wave Resonator". comsol multiphysics', 2057),
(2545, 'Visual Light Communication using LED', 1157),
(2550, 'VLSI Design and Implementation of Efficient Software Defined Radio using Optimized QDDFS', 2062),
(2552, 'Human Gait Recognition using BPN and MLP. IJIRSTâ€“ International Journal for Innovative Research in Science and Technolog', 2024),
(2559, 'International Journal of Innovative Science, Engineering & Technology,Vol.2 Issue\r\n4, April 2015,pp886-890.', 1917),
(2565, 'Offline Signature Verification using Support Vector Machine (ICIIECS)Sponsored bi IEEE', 2065),
(2569, 'Advanced diploma in EMBEDDED SYSTEM DESIGN-Kiona Software Ltd.(2011).', 1724),
(2576, 'IJSER, Volume 5, Issue 5, May-2014 entitled, "Design and Performance Analysis of a PLL using Differential VCO".', 557),
(2577, '\r\n', 557),
(2578, 'â€¢	Undergone 1month training on â€œINDUSTRIAL AUTOMATION (PLC PROGRAMMING)â€ from CTTC, Bhubaneswar', 557),
(2579, 'IEEE papar Multi Robot Communication And Target Tracking System With Controller Design And Implementation Of SWARM Robot', 2075),
(2580, 'CCNA, CCNA, Networking', 2075),
(2581, 'science china international journal(ongoing)', 1998),
(2582, 'workshops attended-JAVA,TCAD,Mentorgraphics', 1998),
(2600, 'We have published our technical paper in International Research Journal of Engineering and Technology (IRJET)', 1614),
(2601, 'Eco Freindly Car using Solar and Electrical Energy', 1614),
(2602, 'BSNL internship,C,C++,JAVA', 1614),
(2605, '1.	Presented a paper in the International Conference on Emerging Trends in Technology and Applied Science (ICETTAS 2015)', 1403),
(2606, 'Participated in workshop on Mobile Controlled Autonomous Robotics conducted by Emanagineer India', 1403),
(2609, 'Internship on Transducers and MEMS technology', 1995),
(2614, 'Power analysis and synthesis of BIST technique on UART,  Implementation of UART with CALBO', 2079),
(2619, 'Linux Scripting, Perl.', 1581),
(2624, 'Research paper, â€œPentaband Slotted Microstrip Patch Antenna for Wireless Applicationsâ€ in International Journal IJCSE.', 1728),
(2625, 'published paper in IJEDR journal', 2085),
(2627, 'Paper publication on "Implementation of NTP server with high performance on FPGA" published at National Conference', 1897),
(2630, 'Presented technical paper "Design of SAR-ADC for Neural Recording System" in IEEE ICCSP Conference.', 2084),
(2637, 'ïƒ˜	Won 2nd Prize in Design Contest and 25k INR Cash prize money in 28th International Conference .', 1274),
(2638, 'one patent in processing', 1274),
(2641, 'Published in: International Journal for Technological Research In Engineering\r\nPaper ID: 2015020992\r\nISSN: 2347 - 4718', 1809),
(2650, 'Project: Design and simulation of Pseudomorphic InGaAs/InAlAs HEMT (PHEMT) on InP Substrate using TCAD tool.', 1984),
(2652, 'STA, PD,  CMOS concepts, ASIC flow , floorplan, placement, clock tree synthesis, routing and optimization', 1990),
(2654, 'Published a paper in IEEE conference of ICAE 2014 and published a paper in IJAER', 1862),
(2655, 'Certification course in Basic Electrical course of NPTEL', 1862),
(2672, 'Paper presented in the International Conference and published in the International Journal', 2094),
(2674, 'VLSI IMPLEMENTATION OF REVERSIBLE WATERMARKING USING RCM', 2096),
(2680, '1.verification of on chip bus architecture related to bridge\r\n', 2098),
(2683, '"Design of Three stage CMOS Comparator in 90nm Technology" was published in Vol.1, Issue.12, June-2015 of IJSTE.', 2103),
(2687, 'Completed  bsnl training and awarded gold and silver certificate and Industrial training  in HAL', 2110),
(2688, 'Presented a technical paper on renewable energy which was recognized by KREDL.', 2002),
(2691, 'IJECET, Vol.5, Issue 11,Nov.2014\r\nIJAREEIE,Vol.3,Issue 1, Jan. 2014\r\nIJAREEIE,Vol.3,Issue 1, Jan. 2014', 2111),
(2692, 'â€¢Published a Paper on â€œHDL Implementation of Prepaid Electricity Billing Machine (PEBM) on Xilinxâ€ in Confluence-IEEE.', 2114),
(2693, 'System Verilog for Verification from DKOP Labs Noida.', 2114),
(2696, 'Synopsys certification in DC-Compiler and TetraMAX ATPG during my tenure as a DFT Engineer in Wipro Technologies.', 1812),
(2704, 'Project paper published in INDIAN JOURNAL OF APPLIED RESEARCH JOURNAL June 2014', 2115),
(2705, 'Workshop on building a humanoid robot using arduino', 2115),
(2706, 'VLSI TRAINING AT MSME KOLKATA FOR 1 MONTH', 2121),
(2708, 'I published my project in journal', 2120),
(2716, 'Presented a paper titled â€œ Cryptanalysis of Hummingbird algorithm with improved security and throughputâ€ in IEEE interna', 2126),
(2717, 'Implemented some concepts drawn from an IEEE paper on Mobile Infrastructure based Vehicular Ad-Hoc Network.', 1973),
(2718, 'I have completed core java certification', 2129),
(2721, '4 PAPERS HAVE BEEN PUBLISHED ON THE PROJECTS LISTED ABOVE IN INTERNATIONAL JOURNALS LIKE IJAREST,IJREST, IJTRE, IJMTER', 2131),
(2722, 'SWARM Robot Using Arduino in, IEEE International Conference', 2132),
(2723, 'CCNA, CCNP', 2132),
(2724, 'Presented paper entitled â€œAN ANDROID BASED APPLICATION TO DETECT DROWSINESS AND RASH DRIVINGâ€, at NATIONAL CONFERENCE ', 2089),
(2725, 'Presented paper entitled â€œAN INTELLIGENT VEHICLE SYSTEM  TO DETECT DROWSINESS AND RASH DRIVINGâ€, at NATIONAL CONFERENCE', 2089),
(2726, 'Soft skills training Campus Connect Program organized by Infosys ', 2089),
(2727, '1)Implementation of SystemVerilog Environment for Functional Verification of AHB-DMA Bridgeâ€, IJRITCC', 2135),
(2735, 'Ankush, Swati  & Sweta Bhurse. Design and Implementation of 32bit Complex Multiplier using Vedic Algorithmn in IJERT.', 2141),
(2736, ' Sentaurus TCAD, Cadence, Mentor graphics Eldo, Modelsim/Xilinx, NgSpice, Comsol4.3a, Matlab.', 2141),
(2737, 'Two Publications; One Journal and One International Conference ', 2142),
(2738, 'Selected in Grassroots Engineering under MIT Media Lab designinnovation 2014', 2142),
(2739, 'Head of the Program Committee at IEEE HIT Student Chapter, Haldia', 2142),
(2742, 'Feedback active noise control based on forward backward LMS predictor', 1989),
(2747, 'Got Third Prize on â€œRobosapiensâ€ Compatition Organized by IIT KHARAGPUR', 1938),
(2748, 'Presented the Project IEEE Paper at the National Conference â€˜ETVECS 14â€™', 1938),
(2750, 'Analog Amplifier Design in Short-Channel    MOSFET Using Alpha-Power Model,  ICECSâ€™15, IEEE, pp.1360-1363.', 2155),
(2751, 'Project work at ISRO', 2159),
(2752, 'in national conference participated', 2157),
(2753, 'embedded c', 2157),
(2754, 'Volunteered for EESA as technical team member.', 2161),
(2755, 'Done internship in L & T (one month).', 2161),
(2756, 'Presented Papers in the following events-\r\n 	â€œPRAGYAAâ€ National Level Technical Fest organized by S.G.G.S,Nanded\r\n 	â€œWings', 2166),
(2757, 'Participated in the Robotics workshop conducted by â€œThink LAB SINEâ€ IIT- Bombay-Constructed Line follower Robot ', 2166),
(2762, 'Realization of High Performance Run-Time Loadable MIPS Soft-Core Processor in IJRET eISSN: 2319-1163, Volume 03 April 14', 2179),
(2763, 'No', 2179),
(2765, 'Embedded System(8051, AVR Microcontroller)', 2182);

-- --------------------------------------------------------

--
-- Table structure for table `tbl_admin`
--

CREATE TABLE IF NOT EXISTS `tbl_admin` (
  `idadmin` bigint(20) NOT NULL AUTO_INCREMENT,
  `username` varchar(50) DEFAULT NULL,
  `email` varchar(50) DEFAULT NULL,
  `password` varchar(50) DEFAULT NULL,
  PRIMARY KEY (`idadmin`)
) ENGINE=InnoDB  DEFAULT CHARSET=latin1 AUTO_INCREMENT=3 ;

--
-- Dumping data for table `tbl_admin`
--

INSERT INTO `tbl_admin` (`idadmin`, `username`, `email`, `password`) VALUES
(1, 'Venkatesh Prasad', 'venkie.prasad@gmail.com', 'v@nki@'),
(2, 'Archana', 'archana@rv-vlsi.com', '@rch@n@');

-- --------------------------------------------------------

--
-- Table structure for table `tbl_companies`
--

CREATE TABLE IF NOT EXISTS `tbl_companies` (
  `idcompanies` bigint(20) NOT NULL AUTO_INCREMENT,
  `companyname` varchar(255) NOT NULL,
  `designation` varchar(255) NOT NULL,
  `frommonth` varchar(255) NOT NULL,
  `tomonth` varchar(255) NOT NULL,
  `fromyear` varchar(5) NOT NULL,
  `toyear` varchar(5) NOT NULL,
  `idstudent` bigint(20) NOT NULL,
  PRIMARY KEY (`idcompanies`)
) ENGINE=InnoDB  DEFAULT CHARSET=latin1 AUTO_INCREMENT=623 ;

--
-- Dumping data for table `tbl_companies`
--

INSERT INTO `tbl_companies` (`idcompanies`, `companyname`, `designation`, `frommonth`, `tomonth`, `fromyear`, `toyear`, `idstudent`) VALUES
(9, 'Whizchip Design Technology ', 'intern ASIC/IP VERIFICATION', '9', '4', '2014', '2015', 953),
(13, 'Chelsio communications INDIA pvt ltd', 'ASIC DESIGN VERIFICATION -INTERN', '5', ' ', '2014', '2015', 619),
(14, ' ', ' ', ' ', ' ', '', '', 619),
(18, 'Infinoen Technologies', 'Intern', '7', '6', '2014', '2015', 958),
(19, ' ', ' ', ' ', ' ', '', '', 958),
(21, 'BBDNITM', 'ASSISTANT PROFESSOR', '9', '6', '2011', '2015', 962),
(23, 'National Instruments Systems (India) Pvt. Ltd.', 'Algo- development Software Intern', '1', '6', '2015', '2015', 982),
(24, ' ', ' ', ' ', ' ', '', '', 982),
(28, 'SM Silicon Hyderabad', 'Verification Intern', '8', '2', '2014', '2015', 1012),
(29, ' ', ' ', ' ', ' ', '', '', 1012),
(31, 'sitams', 'assistant professor', '6', '4', '2012', '2015', 1061),
(32, ' ', ' ', ' ', ' ', '', '', 1061),
(38, 'Analog Devices India Pvt Ltd', 'Intern, MST team, Digital design', '10', '5', '2014', '2015', 1016),
(39, ' ', ' ', ' ', ' ', '', '', 1016),
(44, 'Sirbidge Technology', 'Member of Technical Staff', '9', '1', '2013', '2014', 1076),
(45, 'Sirbidge Technology', 'Member of Technical Staff', '9', '1', '2013', '2014', 1076),
(49, 'south central railway', 'techie learner', '3', '7', '2014', '2014', 1094),
(50, ' uniq technologies', 'hardware  trainee ', '8', '10', '2014', '2014', 1094),
(51, 'GRT Embedded solution', 'software developer', '1', '6', '2014', '2015', 1101),
(59, 'Focuz Infotech', 'Embedded Engineer', '7', '6', '2014', '2015', 1129),
(60, ' ', ' ', ' ', ' ', '', '', 1129),
(72, 'ST Microelectronics Greater Noida', 'Technical Intern', '7', '6', '2014', '2015', 1154),
(73, ' Airtel Pvt. Ltd. New Delhi', 'Project Trainee', '6', '7', '2009', '2009', 1154),
(74, ' ', ' ', ' ', ' ', '', '', 1154),
(78, 'CEERI, Pilani', 'M.TECH VLSI Design Trainee', '7', '4', '2014', '2015', 1142),
(84, 'HCL TECHNOLOGIES ltd', 'software engineer', '4', '6', '2015', '2015', 1182),
(85, ' ', ' ', ' ', ' ', '', '', 1182),
(88, 'a', 'a', '4', '1', '2015', '2015', 75),
(89, ' old two', 'old two designation', '1', '2', '2012', '2013', 75),
(91, 'Isro Bangalore', 'Trainee', '10', '6', '2012', '2012', 1194),
(92, ' ', ' ', ' ', ' ', '', '', 1194),
(94, 'DRDL', 'Telemetry Support Engineer', '9', '4', '2011', '2013', 1174),
(95, ' ', ' ', ' ', ' ', '', '', 1174),
(103, 'Orange Semiconductors', 'ASIC Verification Intern', '11', '6', '2014', '2015', 1240),
(104, ' ', ' ', ' ', ' ', '', '', 1240),
(114, 'Motorola Solutions UK', 'United Nations Systems Engineering Intern', '8', '8', '2011', '2012', 1249),
(115, ' ', ' ', ' ', ' ', '', '', 1249),
(118, 'Manipal Dot Net Pvt Ltd', 'Intern', '7', '5', '2014', '2015', 1183),
(129, 'Graphene Semiconductor SERVICES Pvt. Ltd.', 'Intern Designer ', '8', '3', '2014', '2015', 1275),
(130, ' ', ' ', ' ', ' ', '', '', 1275),
(131, 'infosys limited', 'system engineer', '8', '7', '2011', '2013', 954),
(133, 'Zte telecom India Pvt.Ltd', 'Circle Quality Lead', '7', '6', '2014', '2015', 1298),
(134, ' ', ' ', ' ', ' ', '', '', 1298),
(140, 'ONGC', 'INTERN', '1', '1', '2014', '2014', 1308),
(141, 'SCHLUMBERGER', ' INTERN', '6', '7', '2014', '2014', 1308),
(142, ' SCHLUMBERGER', ' INTERN', '1', '1', '2015', '2015', 1308),
(156, 'STMicroelectronics', '20/06/2015', '1', '6', '2015', '2015', 1320),
(158, 'Sri Vasavi Engineering College', 'Assistant Professor', '6', '1', '2009', '2015', 1337),
(164, 'ST Microelectronics Pvt Ltd', 'Intern', '6', '5', '2014', '2015', 871),
(165, 'KarMIC Design Pvt Ltd, Manipal', '  Digital VLSI Design Trainee', '8', '3', '2013', '2014', 871),
(166, ' ', ' ', ' ', ' ', '', '', 871),
(170, 'Xinoe Systems Private Limited', 'VLSI Design Engineer ', '3', '6', '2015', '2015', 1360),
(184, 'UNITED TELECOMS LIMITED (UTL)', 'R&D Integration and field engineer', '12', '7', '2014', '2015', 1398),
(185, 'Government ITI College', ' Lecturer', '8', '12', '2014', '2014', 1398),
(195, 'ST Microelectronics', 'Intern', '7', '6', '2014', '2015', 1434),
(196, 'Infineon Technologies India Pvt Ltd., Bangalore', 'Intern', '7', '6', '2014', '2015', 1445),
(206, 'Ericsson India Global Services Pvt Ltd', 'Internship', '1', '6', '2015', '2015', 874),
(207, ' ', ' ', ' ', ' ', '', '', 874),
(213, 'Intel India ', 'Intern', '1', '6', '2015', '2015', 1461),
(214, ' Icomm Tele Ltd', ' Intern', '1', '5', '2013', '2013', 1461),
(226, 'Orca Systems', 'Intern', '1', '7', '2015', '2015', 1489),
(259, 'APC India Ltd', 'Assistant Technician', '6', '9', '2005', '2006', 1503),
(260, ' Renaissance Communications Pvt Ltd (RCPL)', ' Test Technician', '10', '2', '2006', '2008', 1503),
(261, ' Country Vacations', ' Senior Sales Consultant', '9', '10', '2011', '2013', 1503),
(271, 'Miven machine tools ltd', 'Electrical engineer', '6', '6', '2014', '2015', 1525),
(272, 'Accel IT Academy', 'On The Job Trainee - Embedded System design', '8', '7', '2014', '2015', 1536),
(273, 'Maven silicon softech pvt. ltd.', 'ASIC design ', '4', '6', '2015', '2015', 260),
(274, ' ', ' ', ' ', ' ', '', '', 260),
(278, 'techmahindra', 'FPGA design intern', '8', '6', '2014', '2015', 1108),
(279, ' ', ' ', ' ', ' ', '', '', 1108),
(286, 'Aadi Semicon Solutions Pvt. Ltd.', 'ASIC Verification Trainee', '11', '3', '2014', '2015', 1563),
(287, ' ', ' ', ' ', ' ', '', '', 1563),
(288, 'LSI India R', 'IP Verification Trainee', '2', '8', '2012', '2012', 1561),
(289, ' LSI India R', 'ASIC Verification Trainee', '8', '8', '2012', '2013', 1561),
(290, ' Aadi Semicon Solutions', 'ASIC verification Trainee UVM', '11', '4', '2014', '2015', 1561),
(291, 'STMicroelectronics', 'Intern', '7', '6', '2014', '2015', 1545),
(293, 'Intel Technology India Pvt Ltd', 'Intern ', '1', '6', '2015', '2015', 1519),
(296, 'Intel Technology India Pvt. Ltd.', 'Graduate Technical Intern', '6', '6', '2014', '2015', 705),
(306, 'Technolexis, Hyderabad', 'Intern', '6', '6', '2014', '2015', 1585),
(312, 'STMicroelectronics', 'Technical Intern', '5', '4', '2014', '2015', 261),
(313, ' ', ' ', ' ', ' ', '', '', 261),
(315, 'Saitec', 'Design Engineer', '11', '7', '2014', '2015', 1601),
(316, ' ', ' ', ' ', ' ', '', '', 1601),
(319, 'STMicroelectronics India Pvt. Ltd.', 'Digital Design Engineer, Intern', '1', '6', '2015', '2015', 1310),
(320, ' ', ' ', ' ', ' ', '', '', 1310),
(322, 'magni5', 'programmer', '7', '1', '2014', '2015', 1607),
(324, 'BHARATH ELECTRONICS', 'Graduate Apprentice', '7', '1', '2015', '2015', 1649),
(327, 'Matrix comsec pvt.ltd', 'PROJECT WORk', '7', '5', '2014', '2015', 1647),
(336, 'Indian Institute of Technology, Chennai', 'Project Associate', '3', '10', '2014', '2014', 1668),
(337, 'Griffith University, Australia', 'Research Scholar', '3', '6', '2012', '2013', 1668),
(338, ' ', ' ', ' ', ' ', '', '', 1668),
(339, 'HP Global Soft, Chennai', 'Technology Consultant', '8', '8', '2010', '2013', 1689),
(340, 'Symbolein Technologies', 'Trainee Engineer', '5', ' ', '2015', '', 1109),
(345, 'Osram Opto Semiconductors', 'Praktikant', '12', '4', '2013', '2014', 1696),
(346, ' Infineon Technologies AG', ' Praktikant', '10', '2', '2012', '2013', 1696),
(347, ' Institute of Integrated Electronic Systems Darmstadt', ' Entwicklungs engineer', '11', '9', '2010', '2012', 1696),
(348, ' J Labs Pvt Ltd', ' Analog Design Engineer', '6', '8', '2009', '2010', 1696),
(349, ' ', ' ', ' ', ' ', '', '', 1696),
(354, 'NORDSON CORPORATION', 'INTERN', '5', '7', '2015', '2015', 1705),
(355, ' ', ' ', ' ', ' ', '', '', 1705),
(356, 'Accel It Acadamy', 'On job Trainee', '6', '3', '2014', '2015', 1706),
(357, ' ', ' ', ' ', ' ', '', '', 1706),
(359, 'BARC', 'research project trainee', '7', '4', '2014', '2015', 875),
(365, 'OTIS Elevators ', 'Lead Engineer', '2', '4', '2012', '2015', 1766),
(366, ' Bridge IT Automation', 'Sr Engineer', '11', '2', '2010', '2012', 1766),
(367, ' MAPYN Systems', 'Engineer', '12', '11', '2009', '2010', 1766),
(369, 'CABS, DRDO, Bangalore', 'Project Trainee', '10', '5', '2014', '2015', 1798),
(370, ' CSIR, NAL, Bangalore', ' Senior Project Fellow', '7', ' ', '2015', '', 1798),
(387, 'Sahasra Electronics Private Limited, Noida', 'Production engineer ', '4', '11', '2013', '2013', 1827),
(388, ' Qualitat Systems. (Pune),', 'VLSI Design Engineer', '10', '4', '2012', '2013', 1827),
(389, 'CDAC-ATC (Mumbai),', ' Trainee in VLSI design', '2', '8', '2012', '2012', 1827),
(390, ' SSLD Varshney Girls engineering college ', ' Associate professor', '6', '12', '2011', '2011', 1827),
(391, ' ', ' ', ' ', ' ', '', '', 1827),
(396, ' HFN Inc', ' Practice lead', '10', '7', '2014', '2015', 1845),
(398, 'ACEIC DESIGN TECHNOLOGIES', 'PROJECT INTERN', '3', '4', '2015', '2015', 1859),
(399, 'NAL, Bangalore', 'Project Trainee/ Intern', '10', '5', '2014', '2015', 501),
(400, ' ', ' ', ' ', ' ', '', '', 501),
(401, 'Chubb Alba Control System Limited', 'Design Engineer', '8', '4', '2014', '2015', 943),
(402, ' Encompass Tech Pvt Ltd', 'Project Engineer ', '11', '7', '2012', '2014', 943),
(410, 'Nvidia', 'Intern', '1', '7', '2015', '2015', 1924),
(411, 'FIRST PASS SEMICONDUCTORS', 'CUSTOM LAYOUT DESIGNER TRAINEE', '5', '11', '2011', '2011', 1380),
(413, 'NESL ', 'Service Engineer', '5', '11', '2011', '2011', 1957),
(414, ' ', ' ', ' ', ' ', '', '', 1957),
(415, 'united technologies corporation', 'intern', '7', '6', '2014', '2015', 1988),
(448, 'Jawaharlal Nehru Centre for Advanced Scientific Research', 'Research and Development Assistant', '4', '1', '2012', '2013', 2011),
(449, ' Electronics Corporation India Ltd.', ' M.Tech Project Student', '9', '5', '2013', '2014', 2011),
(450, 'Indian Institute of Astrophysics', 'Internship Student,', '1', '7', '2014', '2014', 2011),
(451, 'KITES EMBEDDED SOLUTIONS Pvt Ltd Cochin', '27/05/2014', ' ', ' ', '', '', 2018),
(459, 'NVIDIA', 'Intern', '1', '6', '2015', '2015', 1558),
(472, 'STMicroelectronics', 'Intern', '7', '6', '2014', '2015', 1372),
(473, ' Govt polytechnic pantnagar', ' guest lecturer', '9', '6', '2012', '2013', 1372),
(474, ' ', ' ', ' ', ' ', '', '', 1372),
(494, 'Amrita E-Learning Research Labs', 'Research Associate', '8', '7', '2014', '2015', 2050),
(495, 'Hindustan  Aeronautical Limited', 'Apprentice Trainee', '11', '11', '2012', '2013', 1815),
(496, ' National Aerospace  Laboratories', ' Internship', '7', '7', '2014', '2015', 1815),
(500, 'Indus Robotics & Automation Research Pvt. Ltd, Pune', 'Research Engineer', '7', '4', '2013', '2014', 1157),
(504, 'Redknee Technologies', 'Associate Technical Support Analyst', '6', '6', '2012', '2013', 2061),
(505, ' ', ' ', ' ', ' ', '', '', 2061),
(527, 'Goms Electrical co', 'Electrical technician', '7', '2', '2014', '2015', 2064),
(541, 'Birla Institute of Applied Sciences, Uttarakhand (sister concern of BITS, Ranchi)', 'Assistant Professor', '1', '9', '2010', '2014', 1728),
(542, 'GB Pant University of Agriculture and Technology, Pantnagar, Uttarakhand', 'Teaching Personnel', '1', '12', '2009', '2009', 1728),
(586, 'Infosys', 'System Engineer', '6', '1', '2014', '2015', 1895),
(589, 'Tata Consultancy Services', 'Systems Engineer', '3', '6', '2012', '2015', 2002),
(592, 'Wipro Technologies (VLSI)', 'Project Engineer (DFT)', '8', '12', '2010', '2011', 1812),
(602, 'Vadodara institute of Engineering , Vadodara', 'Assistant Proffesor ', '6', '7', '2013', '2014', 1979),
(603, ' ', ' ', ' ', ' ', '', '', 1979),
(604, 'Ittiam Systems Pvt Ltd', 'RTL Design Trainee Engineer', '4', '3', '2014', '2015', 1973),
(605, 'GOGTE INSTITUTE OF TECHNOLOGY BELAGAVI', 'LECTURER', '12', '9', '2012', '2013', 2131),
(607, 'Reliance Communications', 'Assistant Manager', '7', '3', '2011', '2013', 2132),
(608, 'Alcatel-Lucent Managed Solutions India Private Limited', ' Assistant Manager', '4', '8', '2013', '2013', 2132),
(612, 'Indian Institute of Engineering Science and Technology, Shibpur', 'Summer Intern', '6', '8', '2014', '2014', 2142),
(613, ' ', ' ', ' ', ' ', '', '', 2142),
(616, 'National Aerospace Laboratories, Bangalore', 'project assistant', '9', '12', '2011', '2013', 1989),
(617, 'TCS', 'System Engineer', '10', '11', '2012', '2014', 1983),
(621, 'Analog Devices Lab, IIT Madras', 'Intern', '6', '6', '2014', '2014', 2167),
(622, ' Gill Instruments, Bangalore', 'Intern', '12', '12', '2014', '2014', 2167);

-- --------------------------------------------------------

--
-- Table structure for table `tbl_companyproject`
--

CREATE TABLE IF NOT EXISTS `tbl_companyproject` (
  `idcompanyproject` bigint(20) NOT NULL AUTO_INCREMENT,
  `project_title` varchar(255) NOT NULL,
  `company_name` varchar(255) NOT NULL,
  `time_duration` varchar(255) NOT NULL,
  `role` varchar(255) NOT NULL,
  `team_size` varchar(5) NOT NULL,
  `project_description` text NOT NULL,
  `tools_used` text NOT NULL,
  `challenges` text NOT NULL,
  `idstudent` bigint(20) NOT NULL,
  `start_date` date NOT NULL,
  `end_date` date NOT NULL,
  `designation` varchar(255) NOT NULL,
  PRIMARY KEY (`idcompanyproject`),
  KEY `idstudent` (`idstudent`)
) ENGINE=InnoDB  DEFAULT CHARSET=latin1 AUTO_INCREMENT=300 ;

--
-- Dumping data for table `tbl_companyproject`
--

INSERT INTO `tbl_companyproject` (`idcompanyproject`, `project_title`, `company_name`, `time_duration`, `role`, `team_size`, `project_description`, `tools_used`, `challenges`, `idstudent`, `start_date`, `end_date`, `designation`) VALUES
(1, 'screening', 'Data flow services india pvt ltd', '', 'education screening', '6', '', '', '', 21, '2013-01-20', '2014-02-10', 'associate'),
(2, 'screening', 'Data flow services india pvt ltd', '', 'education screening', '6', '', '', '', 21, '2013-01-20', '2014-02-10', 'associate'),
(3, 'ITC MUNGER ', 'Insolare', '', 'designing,serveying and execution.', '4', 'Generation of 650kw power generation using polycrystalling Solar pannel Modules.', 'DRAFTSIGHT', 'shadow of the buildings and the limited geographical area.', 20, '2015-03-10', '2015-06-30', 'Graduate Engineer Trannie'),
(4, 'ITC MUNGER ', 'Insolare', '', 'designing,serveying and execution.', '4', 'Generation of power using solar pannel upto 650kw.\r\n', 'Draftsight.', 'Shadow of the buildings & limited geographical area.', 20, '2015-03-10', '2015-06-30', 'Graduate Engineer Trannie'),
(5, 'Spyglass Physical Tool (R&D)', 'Atrenta India', '', 'Working in a R&D team for Spyglass Physical Tool as code debugger in Python and, generating test cases for various scenarios using Verilog HDL', '1', 'Spyglass Physical Tool is predicitive tool for RTL designers and which includes complete  ASIC Flow (From behavioural spec to detailed routing), and it ensure various features of resulting chip such as STA analysis , netlist optimization, placement optimization and so on. this Tool is widely used in EDA industry.', 'Spyglass Physical Tool is built using different synthesis engines like concorde. OA database .', 'it is basically R&D team comprising of 15 t o16 members', 0, '2014-10-01', '2015-04-01', 'Software Engineer Trainee'),
(6, 'Spyglass Physical Tool (R&D)', 'Atrenta India', '', 'Working in a R&D team for Spyglass Physical Tool as code debugger in Python and, generating test cases for various scenarios using Verilog HDL', '6', 'SpyGlass Physical Team comprise of 15 -16 members . This tool ensures the RTL designers the early implementation of HDL ,right from functional spec to detailed routing. This tool is a kind of predictive analyzer which reduces time consumption and increases efficiency of engineers. \r\nIt is widely used in EDA industries for various analysis be it STA , physical design and any other.', 'Our team includes the R&D structure for implementing this tool using various languages.', 'Software bug fixing in python and C++, feature testing in different scenarios using HDL, Code bash.', 23, '2014-10-01', '2015-04-01', 'Software Engineer Trainee'),
(7, 'Signal integrity analysis for Intelâ€™s next generation high speed display interconnect design.', 'Intel Technologies India Pvt. Ltd.', '', 'correlation between simulations and measurements; sensitivity analysis for ESD and Pad capacitance', '4', 'Signal integrity analysis needs to be performed to identify the high speed interconnect components like analog PHY, package , transmission lines, vias etc. in the display protocol to  make sure the display data is successfully latched in the display receiver. A full-fledged pre-silicon simulations needs to be performed for the same and post-silicon correlation needs to be performed to make it into the next generation products.', 'Allegro free physical viewer, Version 16.5; HSPICE (Hspui for Windows I- 2013.12- SP1) circuit simulators; JMP Pro 11.1.1; SigSim, Version 4.1.0 (Quantum Channel Designer); CosmosScope, Version 4.0; Microsoft Visio, 2010; Agilent DSA-X 92004Q, 20 GHz, 80 GSa/s; Automated Test Engine.', '', 26, '2014-06-04', '2015-06-03', 'Graduate Intern - Signal Integrity'),
(8, 'NetApp Central Libraries', 'IBM India Pvt Ltd', '', 'Writing perl module for Ontap CLI commands', '6', 'â€¢	Writing Perl module to parse commands and outputs.\r\nâ€¢	Enhancement of existing Perl modules.\r\nâ€¢	Fixing bugs in the existing Perl modules.\r\nâ€¢	Writing unit test cases for the modules\r\nâ€¢	Writing Perl code to add the logic to identify the NACL and Non NACL counts.\r\nâ€¢	Using Perforce commands to get files into local workspace and adding files to development workspace.\r\nâ€¢	Using Review board to review code by other senior developers, before submitting it to Development workspace.\r\n', 'perl, linux, review board, perforce', '', 27, '2014-01-13', '2015-03-20', 'Application Developer'),
(9, 'SPI  and I2C Implementation in FPGA', 'AUDREY TECHNOLOGIES', '', 'Study of design and  basic RTL coding of modules.', '5', '', '', '', 38, '2014-05-15', '2015-05-15', 'FPGA Developer'),
(10, 'Rice Sorting Machine ', 'Avench Systems', '', 'RTL Design (VHDL),simulation,Emulation, Test bench creation and Hardware Testing ', '4', '  line scan camera sensor Controller, solenoid control,  UART RS485 protocol (SPARTAN 6 FPGA)', 'XILINX ISE,chipscope pro,modelsim,isim', 'Linescan sensor interface, UART communication', 44, '2013-08-12', '2014-03-26', 'FPGA RTL design engineer'),
(11, 'ADC Test Automation setup', 'Avench Systems', '', 'RTL Design (VHDL),simulation,Emulation, Test bench creation and Hardware Testing ', '3', 'The AD7367 is 14-bit, high speed, low power, successive approximation analog-to-digital converter that feature throughput rates up to 1 MSPS. The device contains two ADCs, each preceded by a 2-channel multiplex and a low noise, wide bandwidth track-and-hold amplifier.  ', 'Xilinx ise,chipscope pro,modelsim,isim', 'ADC controller state machine and testing', 44, '2014-04-02', '2014-07-03', 'FPGA RTL design engineer'),
(12, 'Pipeline investigation gauge (PIG) ', 'Avench Systems', '', 'FPGA Design ( microblaze soft processor based design)', '3', ' Inertial measurement unit interface (IMU), ADCâ€™s and UARTâ€™s.', 'Xilinx EDK', '', 44, '2014-08-03', '2014-10-17', 'FPGA RTL Design engineer'),
(13, 'ATX 12 v power supply design ', 'Avench Systems', '', 'schematic capture,HW design,BOM creation,Board bring up and testing', '3', 'Mini ATX12 power supply design (12,5,-12,3.3v)', 'Orcad schematic capture', 'component selection', 44, '2014-09-10', '2015-03-05', 'FPGA RTL design engineer'),
(14, 'Universal Analog Input Module', '', '', ' comparative study and selection of processor for development of analog input card, evaluation board testing, testing of the analog front end circuit, firmware development for thermocouple and RTD circuits in Kinetis Design Studio', '5', '', '', '', 49, '2014-07-23', '2015-07-23', 'M.Tech Intern'),
(15, 'â€œDesign of Two-Stage CMOS Op-Amp and Analyze the Effect of Compensationâ€', 'Thapar University', '', 'Project done by me only with the help of my Guide Dr. Sanjay Sharma', '1', 'In this project, the two stage CMOS Operational Amplifier is designed and analysed the effect of compensation on the characteristics of this op-amp, which operates at 1.8V power supply using 0.18Î¼m CMOS technology. In this project trade-off curves are computed between characteristics such as Gain and Phase margin. Design has been carried out in Mentor Graphics and Cadence tool. The two-stage op-amps have traditionally been compensated using the Miller (or Direct) compensation technique. This method achieves dominant pole compensation by pole splitting due to Miller capacitance multiplication effect. However, the compensation capacitance (Cc) connected between the outputs of the first and second gain stages, leads to a right-half plane (RHP) zero. The RHP zero, located at z1 = gm2/CC in the s-plane, decreases the phase margin of the op-amp and requires a larger capacitance to compensate the op-amp. This in turn results in a lower unity gain frequency of the op-amp given by fun=gm1/2Ï€CC.', 'Mentor Graphics and Cadence', '', 53, '2013-01-01', '2013-02-28', 'M. Tech. Student'),
(16, 'Wireless Black Box Using MEMS Accelerometer and GPS Tracking for Accidental Monitoring of Vehicles', 'Rv-vlsi Design center', '', 'Project trainer and programmer ', '1', 'The system consists of cooperative components of an accelerometer, microcontroller unit, GPS device and GSM module. In the event of accident, this wireless device will send mobile phone short massage indicating the position of vehicle by GPS system to family member, emergency medical service (EMS) and nearest hospital.', 'Keil, flash magic etc', 'The system is compact and easy to install under rider seat. The system has been tested in real world applications using bicycles. The test results show that it can detect linear fall, non-linear fall and normal ride with high accuracy.', 62, '2014-01-08', '2015-04-01', 'Embedded system software intern'),
(17, 'Wireless Black Box Using MEMS Accelerometer and GPS Tracking for Accidental Monitoring of Vehicles', 'Rv-vlsi Design center', '', 'Project trainer and programmer', '1', 'The system consists of cooperative components of an accelerometer, microcontroller unit, GPS device and GSM module. In the event of accident, this wireless device will send mobile phone short massage indicating the position of vehicle by GPS system to family member, emergency medical service (EMS) and nearest hospital.', 'keil and flash magic', 'he system is compact and easy to install under rider seat. The system has been tested in real world applications using bicycles. The test results show that it can detect linear fall, non-linear fall and normal ride with high accuracy.', 62, '2014-09-01', '2015-04-01', 'Embedded system software intern'),
(18, 'MIL-STD 1553', 'AvioHelitronicsInfosystem Pvt. Ltd', '', 'Designed RT', '4', 'The project was designed for communication of Army. There was three part RT(Remote terminal),BC (Bus Controller),BM(Bus Monitor).\r\n.Designed in VHDL', 'Quartus II,Modelsim', '', 66, '2014-09-01', '2015-01-01', 'Design Engineer'),
(19, 'MIL-STD 1553', 'AvioHelitronics Infosystem Pvt. Ltd', '', 'Designed RT', '4', 'The project was designed for communication of Army. There was three part RT(Remote terminal),BC (Bus Controller),BM(Bus Monitor).\r\n.Designed in VHDL', 'Quartus II , Modelsim', '', 66, '2014-09-01', '2015-01-01', 'Design Engineer'),
(20, 'Teaching PUC students', 'BEST coaching center', '', 'taught maths, physics and computer science', '2', '', '', '', 54, '2013-09-12', '2015-04-05', 'lecturere'),
(21, 'Teaching PUC students', 'BEST coaching center', '', 'taught maths, physics and computer science', '2', '', '', '', 54, '2013-09-12', '2015-04-05', 'lecturer'),
(22, 'IC Design ', '', '', 'RTL Designer', '2', 'Design a prototype FPGA design for Saliency detection based on image signature technique to support embedded vision application.', 'Virtex-5 FX130T, Matlab, VHDL, ModelSim', 'Parallel operation on multi-Channel results in large resource requirement. So We  designed resource and power optimized parallel hardware architecture for the saliency detection.', 25, '2011-09-01', '2014-07-31', 'Quick Hire Scientist Engineer - Trainee'),
(23, 'Database exodus of Barclays Capital', '', '', 'Converting Sybase Queries into Sql and Oracle query. Writing Perl queries to automate the database exodus  process.', '4', 'Worked as a Java Developer and also handled production environment.Barclays project mainly handle Exodus technology, conversion of Sybase database to SQL/Oracle database.', 'SQL Server, Oracle 9i, Netbean', 'Faced challenges to automate the exodus process as tool conversion have some bugs.', 25, '2011-09-16', '2012-01-16', 'Assistant System Engineer '),
(24, 'Project-3', 'Shastra Micro System', '', ': Netlist to GDS II - Floor planning, Placement, Clock Tree Synthesis, Routing, Timing Closure, Static Timing Analysis, SI closure and physical verification.', '1', 'Gate count / Area	:	128,961 / 1,572,915 um2 Macros / STD Cells	:	12 / 24,450 No. of Clocks 		:	4 Frequency		:	149.9 MHz Utilization		:	70 %		 Technology / Layers	:	UMC 0.18 microns / 5 Metal Layers', 'SOC Encounter, QRC, ETS', 'Fixing floor plan to get minimum congestion.Resolving the TIMING issues in all stages of design.', 74, '2014-09-01', '2015-02-28', 'Physical Design Engineer'),
(25, 'Academic Project Center', 'IDEAL INFO TECH', '', 'Design and Implentation', '1', 'ïƒ„	Verification of Asynchronous FIFO using System Verilog.\r\nïƒ„	Design and Verification Eight Port Router for Network on Chip.\r\nïƒ„	A high speed and area efficient Booth Recoded Wallace tree multiplier for fast arithmetic circuits.\r\nïƒ„	Design and Implementation of a QoS Router on FPGA.\r\nïƒ„	A Low Power UART design based on Asynchronous Techniques.\r\nïƒ„	Ethernet Based Protocols and Interface MII.\r\nïƒ„	Low power and memory efficient FFT architecture using modified CORDIC Algorithm.\r\n', 'xilinx-14.1- Verilog Programming', '', 79, '2014-08-14', '2015-03-02', 'VERILOG PROGRAMMER'),
(26, 'Design and development of web tool for telecommunication client', 'Wipro Technologies', '', 'Assisting in Designing the database using oracle and development of web tool using  JAVA and J2EE', '5', 'Designing the web tool and database for the same using oracle JAVA and J2EE and HTML for a telecommunication client. Also maintenance of the tool was done by the same team.', 'Java/J2EE , Oracle , HTML', '', 39, '2011-10-10', '2014-03-24', 'Project Engineer'),
(27, '', '', '', '', '4', '', '', '', 39, '1969-12-31', '1969-12-31', ''),
(28, '', '', '', '', '4', '', '', '', 39, '1969-12-31', '1969-12-31', ''),
(29, '', '', '', '', '1', '', '', '', 39, '1969-12-31', '1969-12-31', ''),
(30, '', '', '', '', '1', '', '', '', 39, '1969-12-31', '1969-12-31', ''),
(31, 'hjk', 'hcl', '', 'knZLBhSN', '4', '', '', '', 82, '2014-06-10', '2015-04-08', 'application engg'),
(32, 'Webrino Business Software Mobile Application', 'Webrelational Media llp', '', 'Mobile Application Design and Development Engineer', '1', 'Webrino is a Mobile Application specially designed for Indian small & medium businesses. Manage your customers, suppliers, inventory, logistics, sales, enquiries, quotations, orders, invoices and multi-currency payments under the Indian Value Added Tax (VAT) regime effortlessly in the cloud!', 'Eclipse Indigo 3.7.1, Cordova Phonegap 2.9.0, Notepad++, Genymotion', 'Using Ionic framework for User-Interface with phonegap 2.9.0., due to library mismatch, whenever the app is running and the back button is pressed, the app shuts down. ', 84, '2013-10-08', '2014-10-10', 'Mobile Application Design and Development Engineer'),
(33, 'na', '', '', 'na', '1', '', '', '', 25, '2015-04-01', '2015-04-01', 'na'),
(34, 'na', '', '', 'na', '1', '', '', '', 25, '2015-04-01', '2015-04-02', 'na'),
(35, ' HDFC Life', 'TATA Consultancy Ltd', '', 'JAVA Developer', '6', 'Development of HDFC Life GUI and Maintenance.', 'Eclipse', '', 88, '2012-11-05', '2013-09-13', 'ASE-T'),
(36, 'FIFO ', 'RV', '', 'system verilog and UVM', '1', 'Synchronization ', '', '', 0, '2015-02-02', '2015-03-25', 'verification'),
(37, '', '', '', 'Testing , fault finding and trouble shooting  of various  amplifiers at various stages.', '5', '', '', '', 90, '2009-06-10', '2012-06-25', 'Senior Engineer'),
(38, 'PA SYSTEM', 'AHUJA RADIOS', '', 'Testing , fault finding and trouble shooting  of various  amplifiers at various stages.', '5', 'Quality Control, audit and verification of various Ahuja PA amplifiers,installation, commissioning of PA systems,trouble shooting in the circuits.', '', '1.Trouble shooting in the amplifiers 2.verifying the compatibility of  amplifiers 3.Maintain the S/N  ratio', 90, '2009-06-10', '2012-06-25', 'Senior Engineer'),
(39, 'Teaching PUC students', 'BEST coaching center', '', 'taught maths, physics and computer science', '2', '', '', '', 54, '2013-09-12', '2015-04-05', 'lecturer'),
(40, '', '', '', '', '1', '', '', '', 39, '1969-12-31', '1969-12-31', ''),
(41, 'RAMBHA Payload', 'Gift Electronics, VSSC,ISRO.', '', 'Design and Schematic', '1', '', '', '', 93, '2014-07-17', '2015-07-17', 'Design  Engineer'),
(42, 'Vision Plus', 'Capgemini', '', 'Requirement Analysis, Application Development, Application Maintenance, Production support and unit testing of Application.', '1', 'I was working in project based on middle ware application. Middle ware (R2DS,GSI and Vendor Interfaces) application mainly deals with Credit Card Services.', 'Changeman, CA7, VDI, Citrix', 'I have to handle the Client meetings,discussions all alone.\r\nI have to do every step for any business requirement. ', 95, '2013-09-19', '2015-04-12', 'Senior Software Engineer'),
(43, 'Title', 'ABC Company', '', 'Contribution', '1', 'Project Description', 'Tools', '', 98, '2014-01-01', '1969-12-31', 'Designation'),
(44, 'Spyglass Physical Tool (R&D)', 'Atrenta India', '', 'Software Engineer ', '6', '7+ months of technical experience as a Software Engineer.\r\nWorking experience in analyzing requirements and design solutions.\r\nProficient in HDL languages (Verilog, System Verilog) along with VLSI main concepts.\r\nWorking experience on Project Version management using GIT tool.\r\nWorking experience in using different EDA tools Synopsys Design Compiler, ICC compiler, Mentor Graphics IC station, Spyglass, Spyglass Physical, Cadence EDI, Primetime and simulators like ModelSim, NCSim.\r\nIn-depth knowledge in Low power VLSI designing, CMOS design process, Physical design algorithms, Static Timing Analysis, ASIC Flow, RTL Designing.\r\nWorking experience in TCL, shell, Perl and Python scripting and C, C++ programming language.\r\nDeveloping, testing, troubleshooting and debugging of the application. \r\n', 'Spyglass , Spyglass  Physical. design compiler , NCSim, ModelSim , Regression testing, FormalPro', 'Involved in the process of requirements gathering and solution design.\r\nDeveloping and defining Spyglass Physical toolâ€™s rules and its required parameters.\r\nTesting and troubleshooting the application.\r\nWorked on Multi Vdd concepts, Multi threshold concepts, Library characterization used in synthesis.\r\nConsideration of multiple voltage domains/Power domains using UPF/CPF formats.\r\nPgpin and Tech layers classification in slf and lef files.\r\nVt group analysis (Library group threshold mapping and cell group threshold mapping).\r\n', 115, '2014-10-01', '2015-10-01', 'Software Engineer Trainee'),
(45, 'ASIC', 'HCL Technologies', '', 'Leading a team', '5', '', '', '', 119, '2013-06-02', '2015-04-23', 'Lead Engineer'),
(46, 'ASIC', 'Wipro Technologies', '', 'Leading a team', '5', '', '', '', 119, '2013-06-02', '2015-04-23', 'Lead Engineer'),
(47, 'NA', 'Tata Consultancy Services Ltd', '', 'NA', '1', 'NA', 'Visual Studio', 'Learning MSDOTNET', 130, '2012-01-30', '2012-01-30', 'Assistant System Engineer Trainee'),
(48, 'NA', 'Tata Consultancy Services Ltd', '', 'NA', '1', 'NA', 'Visual Studio', 'Learning MSDOTNET', 130, '2012-01-30', '2012-01-30', 'Assistant System Engineer Trainee'),
(49, 'Coverage driven IP Verification', 'Intel Technology Pvt Ltd', '', 'Coverage coding and anaysis, writing tests to improve coverage, debugging failed tests.', '1', 'Coverage coding for IP block. Improving coverage with every iteration of simulation runs by coverage analysis.', 'VCS-MX', 'Learning System Verilog and Open Verification Methodology.', 130, '2014-06-04', '2015-06-04', 'Intern'),
(50, 'Coverage driven IP Verification', 'Intel Technology Pvt Ltd', '', 'Coverage coding and anaysis, writing tests to improve coverage, debugging failed tests.', '1', 'Coverage coding for IP block. Improving coverage with every iteration of simulation runs by coverage analysis.', 'VCS-MX', 'Learning System Verilog and Open Verification Methodology.', 130, '2014-06-04', '2015-06-04', 'Intern'),
(51, 'Verification of PCIE Switch parity feature ', 'LSI ,an Avgao technologies company', '', 'developed the testbench for Parity module and verified parity feature for 15 RAMs', '6', 'Verifies the PCIE Switch features like Ecc, Parity by injecting the errors through testbench into data for RAMs and makes sure that those errors have been detected.', 'TOOL:          Gvim\r\nSimulator: IES\r\n', 'I have found RTL bugs related to parity error detection and reported to designer. Totally I have verified the parity feature for 15 RAMs in PCIE Switch.', 131, '2014-06-02', '2015-02-12', 'verification engineer(Intern)'),
(52, 'An Efficient Denoising Architecture for Removal of Impulse noise in Images', 'Verifxn Pvt Ltd', '', 'design and verification of design', '1', '', '', '', 155, '2014-04-10', '2014-10-21', 'Verification Intern'),
(53, 'Operation Data Warehouse', 'TATA CONSULTANCY SERVICES LTD', '', 'Informatica Developer, Teradata DBA', '5', 'Operation Data Warehouse', 'Informatica', '', 167, '2013-10-01', '2014-08-14', 'SYSTEM ENGINEER'),
(54, 'USB 3.1', 'Infosemi Technologies Pvt Ltd', '', 'host hub flow in usb', '6', 'worked on super speed plus or 10 Gbps speed.\r\nVIP development of usb host.using uvm.', 'modelsim for functional simulation.\r\nxilinx ise for synthesis.', '', 168, '2015-03-01', '1969-12-31', 'Design and verification engineer'),
(55, 'Solar Tracker using Solar Panel', 'Innodust Techsolution(P)LTD.', '', 'Hard ware Design', '1', '', 'Power supply,battery,solar panel,motor driver(L293d),LDR', '', 169, '2015-02-10', '2015-04-25', 'Technical Engineer Level1'),
(56, 'LIN Master/Slave Design IP', 'SmartDV Technologies India Pvt. Ltd', '', 'Architecture development, RTL Design, Functional Verification using testcases, Synthesis and Code Coverage', '1', 'Local Interconnect Network (LIN) is a single-wire, serial communication protocol based on the UART interface that is gaining popularity as a sub-bus standard in the automotive industry', 'NCsim, VCS, Encounter RTL Compiler', '', 197, '2014-04-01', '2014-07-31', 'Design Engineer'),
(57, 'SAE_J2716 Sensor/Device IP Design', 'SmartDV Technologies India Pvt. Ltd', '', 'Architecture development, RTL Design, Functional Verification using testcases, Synthesis and Code Coverage', '2', 'SAE_J2716 sensor is a synchronous serial interface compatible with SAE_J2716 JAN2010 specification. SENT (Single Edge Nibble Transmission) Protocol is intended for use in applications where high resolution sensor data needs to be communicated from a sensor to an Engine Control Unit', 'NCsim, VCS, Encounter RTL Compiler', '', 197, '2014-02-03', '2014-05-31', 'Design Engineer'),
(58, 'High Speed and High Accuracy Fixed-width Modified Booth Multiplier for DSP Application', 'Trios Technologies', '', 'RTL coding,floor planning ,Net list creation, layout creation', '2', '', 'Xilinx ISE 12.1, Cadence Soc Encounter', '', 209, '2014-11-04', '2015-01-05', 'VLSI Engineer'),
(59, 'FPGA Implementation SRAM based RNG for Cryptography', 'Trios Technologies', '', 'RTL coding,synthesis and implementation', '1', '', '', '', 209, '2015-01-09', '2015-03-18', 'VLSI Design Engineer'),
(60, 'Software and Hardware Implementation of Goertzel Algorithm', 'Pathpartner Technologies', '', 'Developed Verilog code to determine the relative magnitude for an input signal of 284 samples and sampling frequency of 9600Hz.Also implemented & simulated in C.', '1', '', 'Cyclone III FPGA', '', 211, '2014-02-03', '2014-02-28', 'Project Trainee'),
(61, 'Software and Hardware Implementation of CORDIC (Coordinate Rotation Digital Computer) Algorithm', 'Pathpartner Technologies', '', 'Developed Verilog code to determine trigonometric functions such as Sine and Cosine using vector rotations in order to avoid hardware multiplier.Also implemented & simulated in C.', '1', '', 'Cyclone III FPGA', '', 211, '2014-03-03', '2014-03-28', 'Project Trainee'),
(62, 'Automated Verification of PCB boards', 'Pathpartner Technologies', '', 'Developed VHDL codes to test and verify the functionality and operation of chips on the PCB board which includes SDRAM, Temperature Sensor, Timer IC, Flash and Transceivers (MAX 3160 and MAX 3232), EPCS device', '1', 'Developed a PARSER to receive and decode commands sent from a GUI, to perform various test and send back the result using UART protocol.Implemented on Cyclone III FPGA\r\n', 'Cyclone III FPGA', '', 211, '2013-08-28', '2014-02-03', 'Project Trainee'),
(63, 'Implementation of Polyphase FIR filters for Interpolation and Decimation', 'Pathpartner Technologies', '', 'Polyphase FIR filters are implemented for both Interpolation and Decimation in order to avoid stuffed zeros during filtering operations.', '1', '', '', '', 211, '2014-04-08', '2014-04-25', 'Project Trainee'),
(64, 'Dual Port RAM â€“ RTL design', 'Vee Eee Technologies ', '', 'Design of Dual Port RAM, Simulated the model', '1', '', 'Modelsim', '', 221, '2014-08-06', '2014-09-03', 'VLSI project Engineer'),
(65, 'Designing of OP-AMP', 'Shri GS institute of technology and science', '', 'Layout design , Verification,power and Area optimization', '4', 'Designing OP-AMP that full-fill basic functionality of amplifier circuit.', 'Cadence virtuoso, Tanner EDA tool.', 'Area  optimization in Layout Design.', 223, '2011-09-01', '2012-10-20', 'Lab Engineer'),
(66, 'Design of Voltage regulator, oscillator, band-gap reference', 'STMicroelectronics', '', 'Voltage regulator design, ring oscillator design, band-gap reference design', '2', 'Design of above specified blocks to be used in non-volatile memories', 'Cadence Virtuoso, Eldo, XA-VCS, HSIM', 'Precision design of band-gap', 240, '2014-07-26', '2015-05-26', 'Analog Designer'),
(67, 'CPU Design In Verilaog', 'LIVEWIRE', '', 'Design ALU', '1', 'ALU-8 bit specification', 'Cadence(vlsi),Or-cad(PCB design)', 'It is easy To design.There is no problem.', 246, '2014-06-01', '2015-05-01', 'TEcnical lead'),
(68, 'Floating point Multiply and accumulate unit ', 'CDAC Bangalore', '', 'designed and developed FP MAC in verilog and verified FPU using C and Matlab', '6', 'we are developing RISC V based scalar processor with integer, memory and floating point units. we have designed and handled all the cases and hazards. ', 'Blue sim, modelsim, Xilinx ISE. ', 'In floating point multiply accumulate, in multiplier unit i have handle each and every special case condition, and we used single rounding so i had to take of the results of multiplier and add to accumulator and shifting of bits and rounding and normalization has to be taken care by myself.', 107, '2014-10-07', '2015-05-01', 'Project Trainee'),
(69, '  An SRAM based architecture for TCAM', 'Clarozon Technologies', '', 'Schematic Design, DRC,Time ,area& power analysis', '1', 'The main objective of this project is to design and realize the Ternary Content Addressable Memory (TCAM) using SRAM to enable the matched address. ', 'Tanner EDA,Microwind,DSCH.', '', 274, '2014-08-12', '2014-08-20', 'Vlsi Engineer'),
(70, 'Enhanced memory reliability against multiple cell upsets using Decimal Matrix Code', 'Clarozon Technologies', '', 'RTL designing,simulation & Synthesis', '1', 'The main objective of this project is to detect and correct the Multiple Cell Upsets (MCU) caused by the radiation, using decimal matrix code to carry out error free data communications.', 'Modelsim,Xilinx', 'Implementation of error correcting part.', 274, '2014-07-03', '2014-07-18', 'Vlsi Engineer'),
(71, 'TIGER', 'AMD India Pvt Ltd', '', 'Analysing keeper circuits for 2kB memory macro, performing EDC and noise checks on the macro and writing waivers, bitcell degradation analysis, electromigration analysis, beta ratio simulations for  specified noise margins, HSPICE vs nanotime correlation ', '6', '', '', '', 313, '2014-12-01', '2015-04-27', 'Design Engineer (Co-Op)'),
(72, 'L-Series C-Language Unit', 'Mitsubishi Electric India Pvt. Ltd.', '', 'To design the relevant hardware', '4', '', '', '', 315, '2014-05-14', '2015-05-15', 'Hardware Engineer'),
(73, 'L-Series C-Language Unit', 'Mitsubishi Electric India Pvt. Ltd.', '', 'To design the relevant hardware', '4', '', '', '', 315, '2014-05-14', '2015-05-15', 'Hardware Engineer'),
(74, 'Router 1x3 â€“ RTL Design and Verification in Verilog HDL', 'Maven Silicon', '', 'Fully Custom design on FIFO', '2', 'The router accepts data packets on a single 8-bit port called data and routes the packets to one of the three output channels, channel0, channel1 and channel2. \r\nïƒ˜	Architected the design and described the functionality using Verilog HDL.\r\nïƒ˜	Architected the class based verification environment using UVM\r\nïƒ˜	Generated functional and code coverage for the RTL coding and\r\nSynthesized the design.\r\n', 'HDL: Verilog\r\nHVL: UVM \r\nEDA Tools: Modelsim, Questa -- Verification Platform and ISE\r\n', '', 316, '2014-01-02', '2014-01-23', 'Trainee'),
(75, 'Serial Peripheral Interface (SPI) of Master Core Verification using UVM  with PERL Script', 'Maven Silicon', '', 'SPI Interface signal ports', '1', 'The SPI Controller Core is an interface between wishbone compatible Master Device and SPI interface Slave device. It supports variable length of transfer word and the core can be configured for 1 to 32 bit, 64 & 128 bit. It supports data latching and data transfer at both edges of clock. This core can be configured to connect with 32 slaves. The SPI Clock frequency can be adjusted by configuring desirable value in 32 bit clock divider register. The SPI Core RTL is technology independent and fully synthesizable.', 'HVL: UVM\r\nEDA Tools: Modelsim, Questa -- Verification Platform\r\n', '', 316, '2014-03-04', '2014-03-31', 'Project Intern'),
(76, 'Design & Verification of BCH & LDPC IPs for DVB-T2', 'MaxEye Technologies Pvt Ltd', '', 'Design & Verification of BCH & LDPC encoders', '5', 'The LDPC & BCH Encoders are the error correction code which will be used in all today communication system, because this will improve the efficiency and power consumption in system. This will the implemented in FPGA devices', 'tools:Modelsim, Xilinx, Questsim.\r\nLanguage used: System Verilog, VHDL & Verilog.', '', 321, '2013-08-01', '2014-05-30', 'VLSI design & Verification Engineer'),
(77, 'Development of Tracker for Monitoring OCP based system using SV and OVM', '', '', 'Coding  using SV and OVM ', '3', 'Developed a tracker file which snoops the OCP protocol  and documents the transactions into a file at every fraction of time. This helps in debugging the test cases at a faster rate as the tracker file generated will have information related to every transaction of all the signals at the OCP level.', 'Synopsys VCS, OVM Methodology', 'OVM Test Bench Architecture', 326, '2014-07-16', '2015-07-17', 'SoC Verif Engineer'),
(78, 'PCB AND SI PROJECTS', 'REVENTECH SOLUTIONS', '', 'PRELAYOUT ANALYSIS,POST LAYOUT ANALYSIS', '1', '', '', '', 324, '2011-07-01', '2015-04-10', 'PCB DESIGN AND SIGNAL INTEGRITY ENGINEER'),
(79, 'ETHERNET CARD', 'BHARAT ELECTRONICS LIMITED', '', 'PCB LAYOUT ENGINEER', '1', ' 256 PIN BGA, 1.0 MM FINE PITCH,6 mil clearance, 1GHZ FREQ,  NO OF LAYERS : 8', 'CADENCE 16.6', ' LENGTH MATCHING , ROUTING GUIDELINES ', 347, '2014-06-11', '2015-08-12', 'PCB LAYOUT DESIGN ENGINEER'),
(80, 'Implementation of Infiniband for 1x Transceiver ', 'Emsol Systems', '', 'Simulation and implementation', '1', 'A computer-networking communications standard used in high-performance computing, features very high throughput and very low latency. It is used for data interconnect both among and within computers. its also utilized as either a direct, or switched interconnect between servers and storage systems, as well as an interconnect between storage systems', 'Altera(Quartus  ii 64 bit), StatixV FPGA Kit.', 'Implementation , transmission rate, CRC', 341, '2014-01-20', '2015-02-02', 'Application Engineer'),
(81, 'Biometric Access controller', 'Enterprise software solutions Pvt Ltd', '', 'Schematic Capture, PCB design', '4', '-	This is the first compact optical module with high level of accuracy, performance and are exceptionally robust.\r\n-	It has a high performance sensor with 500 dpi, 256 grey levels\r\n-	False acceptance rate is configurable down to 10-8 depending on the level of security required\r\n-	It is capable of addressing Juvenile fingers\r\n', 'Mentor Designer', 'ESD protection issue with USB, Components placement and grounding issue, Physical compatibility with the designed enclosure.', 376, '2014-11-11', '2015-05-07', 'Design Engineer'),
(82, 'Verification of LPDDR2 Memory controller IP', 'Mobiveil Technologies Pvt Ltd', '', 'Test cases , sequences,register model', '4', 'The LPDDR2 Memory Controller supports LPDDR2-S2 and LPDDR2-S4 devices and supports synchronous 1:1 , 1:2 and 1:4 clocking between AXI and Memory Device. Also Supports active and precharge power-down supported in the memory devices. Interfaces used are AMBA AXI, DDR PHY Interface (DFI)  and AMBA APB  slave interface for Programming Registers', 'Questa,NCsim', '', 387, '2012-05-14', '2015-05-12', 'ASIC Verification Engineer'),
(83, 'Data Acquisition and Quantization Module', 'Vdesign Technologies', '', 'VHDL Code Verification, Routing and Hardware Verification ', '3', '', 'Xilinx ISE, Modelsim, Precision Synthesis', '', 396, '2013-08-16', '2014-01-09', 'VLSI Design Engineer'),
(84, 'FPGA Signal Processing', 'Vdesign Technologies', '', 'VHDL Code Verification, Routing and Hardware Verification', '2', '', 'Xilinx ISE, Modelsim, Precision Synthesis', '', 396, '2014-01-29', '2014-05-20', 'VLSI Design Engineer'),
(85, 'Echo Shape Controller Logic', 'Vdesign Technologies', '', 'VHDL code Developer, Micrcontroller Verificartion', '3', '', 'Libero SOC, MOdelsim , Synplify Pro ', '', 396, '2014-07-02', '2015-02-17', 'VLSI Design Engineer'),
(86, '1.7GHz Qualcomm Automobile processor testing', 'Tessolve semiconductor pvt ltd', '', 'Phasing activity and integration,Verification of devices across Process, Temperature and Voltage corners,error log collection and sharing with simulation engineers and developing test method using C++', '6', '1.7 GHZ Qualcomm automobile processor with ARM architecture, Concentrating on automobile industry.', 'Verigy 93K', 'Verification of vectors which will fail at hot temperature debuging those vectors, finding the reason for the failure.', 410, '2014-05-02', '2015-01-01', 'Test engineer'),
(87, 'Embedded Programming', 'Infotrust Singapore Pte Ltd', '', 'Programming and designing', '1', '', '', '', 407, '2012-06-18', '2013-12-13', 'Embedded System Engineer'),
(88, 'RFID BASED SECURITY SYSTEM', 'c.s. technologies', '', 'programming and designing', '3', 'a project which is used for security purpose in different areas using RFID Technique.', 'KEIL Microvision for Embedded programming and Microcontroller 8051 used for Hardware.', 'RFID communication level with Microcontroller.', 420, '2009-10-01', '2009-11-30', 'Embedded Trainer'),
(89, 'Serdes', 'Synopsys', '', 'Analog  /   mixed signal design, layout, hipre-lynx flow,', '6', '', '', '', 431, '2014-06-02', '2015-06-30', 'R&D Engineer II'),
(90, 'WIRELESS SENSOR APPLICATION IN TRAFFIC CONGESTION CONTROL AND IDENTIFICATION OF VEHICLE', 'Bharat Electronics Limited ', '', 'testing and developing', '1', ' Sensors utilization is an efficient and effective way for analyzing traffic congestion.AMR sensor information is used for the identification of the vehicles and classification of the vehicles. Number of similar type vehicles count is displayed by master.', 'ishell,eclipse,terminal', 'testing code and developing code', 440, '2014-11-03', '2015-05-02', 'project trainee'),
(91, 'Verification of AVADHANI System-on-Chip Network processor', 'Tata Consultancy services', '', 'Verification of individual IPs. Verified for DDR2 memory controller, NAND controller, NOR controller and Tensilica instructions.', '6', 'Verfication of DDR2 Memory controller, NAND Memory controller, Tensilica Instruction and Extension.', 'Aldec Riviera Pro Simulator, Xtensa Xplorer, SVN, BugZilla, UVM Methodology ', '', 443, '2013-03-01', '2015-05-01', 'System engineer'),
(92, 'Given practical training on design and verification using Spartan 3 FPGA', 'Technolexis', '', 'trainer, Verilog RTL coder', '1', 'Different projects like Voting machine, UART, circular FIFO, CRC, AHB-APB bridge were implemented on Spartan 3 FPGA.', 'Xilinx ISE 14.7, Verilog HDL, ISIM, Spartan 3 FPGA', '', 172, '2015-01-05', '2015-07-05', 'FPGA design and verification trainee engineer '),
(93, 'SPI VIP', 'Siwaves Technologies Pvt Ltd', '', 'Developed UVM Test bench for the verification of IP. Generic sequence to configure the master and slave.', '1', 'SPI is known as Serial Peripheral Interface. It is synchronous serially data transmission protocol. Four wires are used to provide communication between master and slave.', 'Questa Sim', '', 458, '2014-04-04', '2014-06-04', 'Verification Engineer'),
(94, 'AMBA- AHB Lite Master and Slave UVC Development', 'Siwaves Technologies Pvt Ltd', '', 'Developed UVM Test bench for Multiple Master and Multiple slave.', '3', 'AHB is High Performance Advanced Bus System. The main feature of AHB is burst Transfer, locked access, split transfers. Pipelined access for read and write is supported in AHB. Support multiple masters, multiple slave and provide high bandwidth operation.', 'Questa Sim', '', 458, '2014-06-11', '2014-09-09', 'Verification Engineer'),
(95, 'Controller Area Network Bus- (CAN 2.0) Verification', 'Siwaves Technologies Pvt Ltd', '', 'Worked on UVM based Environment', '3', 'CAN bus is a networking system used for in-vehicle data buses. I have efficient knowledge of CAN Bus Protocol and working on CAN VIP as the part of VIP Development team of SiWaves Technologies.', 'Questa Sim', '', 458, '2014-11-12', '2015-05-14', 'Verification Engineer'),
(96, 'AHB', 'maven-silicon', '', 'entair protocal ', '1', '', '', '', 472, '2015-05-02', '2016-01-02', 'project intern'),
(97, 'ROIC for accelerometer', 'Mosic solutions pvt ltd ', '', 'layout design ,analog verification ,testing ', '4', 'â€¢	Transistor level Schematic Design and Layout of standard cells with 180nm technology.\r\nâ€¢	Layout of 4 bit counter with 180nm technology.\r\nâ€¢	Performed DRC, LVS, and Compatibility check.\r\nâ€¢	Wrote diva DRC rule set for 180nm technology. \r\n', 'cadence virtuso', 'IR Drop,routing problem , alignment ', 476, '2014-07-01', '2015-07-01', 'Intern'),
(98, 'SoC Chip Design for IoTs', 'Intel Corporation', '', 'Timing analysis, SoC design Quality checks, DMSA for leakage power', '6', '', '', '', 496, '2014-07-16', '2015-07-15', 'Graduate Technical Intern'),
(99, 'USB 3.0 Frontend Flow', 'STMicroelectronics Pvt Ltd', '', 'SpyGlass lint and CDC Checks', '4', 'Running the frontend flow on USB 3.0 subsystem', 'Synopsys Design Compiler, SpyGlass', 'Black Box concept in CDC checks', 524, '2014-01-08', '2014-12-19', 'Intern'),
(100, 'OP-Amp(340,237NA,336NJ) ', 'Tessolve Semiconductor Pvt. Ltd', '', 'Developed the code in C++ to communicate with the ETS88 ATE and  Debugged the  devices on based upon customer specifications, collected the CGM and CPK ,GRR data analysis required to production release.', '1', 'Medical instruments and Testing Equipment  uses these devices.', 'C++ and ETS-88 ATE, Loadboard', '1. While Debugging we faced the issue in IIB test.\r\n2. We faced the issue with run to run failures and instability.', 530, '2015-04-01', '2015-05-29', 'Test Engineer'),
(101, 'AFE4403, AFE4404', 'Tessolve Semiconductor Pvt. Ltd', '', 'Developed the code in PASCAL to communicate with the VLCT ATE and  Debugged the  devices on based upon customer specifications, collected the CGM and CPK ,GRR data analysis required to production release.', '2', 'Analog Front End   device  used in the medical devices to measure the blood pressure and Heart beat monitoring systems.', 'PASCAL and VLCT ATE, Loadboard', '1. Hardware board modifications.\r\n2. Wait time issues.\r\n3. Code modifications according to get the good bin.', 530, '2014-09-16', '2014-10-15', 'Test Engineer'),
(102, 'Implementation of Real-Time and Play-Back Data in a Single Data Stream', 'Akhilesh K.N', '', 'I did VHDL design of the project and did Verification in Xilinx and tested using PCI 9054 HSB.', '2', '', '', '', 531, '2013-10-20', '2014-07-10', 'Intern'),
(103, 'test development', 'Intel Corporation', '', 'Test automation and developing engineering data collection capabilities', '1', 'â€¢	Acquired knowledge on flow of silicon bring-up using test bench, active debug and validation of IO, power and other tests on the tester/burn-in equipment. Developed software for product development and test infrastructure working mainly with Haswell.\r\nâ€¢	Developed engineering data collection capabilities (using Perl) that interface with the design validation environment used by the testers to enable the automated collection of data such as Vmin and Fmax.\r\nâ€¢	Collaborated with cross-functional teams consisting of product engineers, technical leads and fab technicians to create user stories, plan iterations, and track tasks using Rally.\r\n', 'Perl , testers', '', 538, '2013-06-17', '2013-08-23', 'Product development intern'),
(104, 'IT helpdesk and network Administrator', 'University of Illinois', '', 'â€¢	Performed software/hardware troubleshooting and network administration; resolved critical issues by providing real-time solutions. Revamped IT infrastructure to ensure accreditation of dental school without cost overrun.', '1', '', '', '', 538, '2013-09-10', '2014-05-10', 'Graduate Assistant'),
(105, '10G Attachement User Interface (XAUI) IP', 'Lattice Semiconductor India Pvt. Ltd.', '', ' Owner of the IP responsible for porting, packaging, testing and redesign of the IP.         ', '1', '', '', '', 553, '2014-05-01', '2015-06-20', 'IP Development Engineer'),
(106, '10G Attachement User Interface (XAUI) IP', 'Lattice Semiconductor India Pvt. Ltd.', '', 'Owner of the IP responsible for re-design (Some logic), testing, packaging and porting of the IP to a new Lattice FPGA.', '1', 'ï±	This IP intends to bridge the 10G Attachment Unit Interface (XAUI) on Lattice ECP3 and ECP5 devices and the 10G Media Independent Interface (XGMII). \r\nï±	The IP houses the 10G Ethernet Extended Sublayer (XGXS) logic that consists of the XAUI with PCS and SERDES functionalities thereby providing a complete XAUI-to-XGMII solution.\r\nï±	Designed to implement XGXS logic compliant to IEEE 802.3-2008\r\n', 'Lattice Diamond 3.4, Aldec, Modelsim SE 10.0, Synplify, Lattice Synthesis Engine', 'Timing closure issues. Hardware testing issues. Understanding the flow.', 553, '2014-05-01', '2015-06-20', 'IP Development Engineer'),
(107, 'Power Delivery Network Analysis', 'STMicroelectroncis', '', 'I have Valdiated the time and frequency Domain', '1', 'Framing a Methodology to analyze and decide whether supply sharing is feasible for analog IPâ€™S taken in account noise due to PDN and other connections with Power Rail \r\n', 'Mentor Eldo , Cadence Virtuoso Schematic , MATLAB , Agilent ADS', 'The major challenge was validating the transient response before steady state and its match in frequency domain', 551, '2014-07-21', '2015-06-26', 'Intern'),
(108, 'ASIC Design of carry select adder to reduce power and delay', 'Gagner Technologies.', '', 'logical circuit design', '1', 'To achieve low power and delay we used carry select adder and next level square root carry select adder.', 'MICROWIND AND DSCH', '', 567, '2014-12-17', '2015-04-30', 'VLSI Software Engineer'),
(109, 'Supporting for Cypress Non Volatile SRAM / SYNC SRAM /ASYNC SRAM', 'Cypress Semiconductor', '', 'Assisting customers in migrating their design from Serial EEPROM to Serial nvSRAM', '6', 'ï‚§ Assisting customers in understanding nvSRAM basics, Principle of Operation and its cell architecture.\r\nï‚§ Assisting customers in migrating their design from Serial EEPROM to Serial nvSRAM.\r\nï‚§ Failure Analysis of customer boards to root cause the issue and provide a fix for the problem.\r\nï‚§ Reporting and fixing any documentation issues like device Datasheet, Application Notes and White Papers.\r\nï‚§ Schematic reviews for customer boards. Assisting customers in their board design.\r\nï‚§ Preparing presentation material and delivering Customer Training on Sync SRAMs including Standard SYNC, through Pipeline and DDR/ QDR.\r\nï‚§ Estimation of power consumption for memory devices in applications based on the design environment and optimizing the design at board level for minimum power consumption.', 'PSoC Creator', 'Debugging customer issue like signal integrity issues, memory chip selection for particular project.', 584, '2014-06-23', '2015-06-26', 'Application Engineer'),
(110, 'Low Speed USB Controller', 'Cypress Semiconductor', '', 'Understanding Customer issue and provide proper solution ', '6', 'ï‚§ Supported customers for the serial protocols such as UART/I2C/SPI and full speed USB.\r\nï‚§ Performed regression testing on USB serial bridge firmware & identified issues in the firmware.\r\nï‚§ Validation techniques for USB serial Bridge custom Firmware for ACER and DELL touchpad.\r\nï‚§ Implementation of 3 button mouse with wheel scroll feature project for enCoRe II and enCoRe V.', 'PSoC Designer', 'Few failure analysis cases from Customer,', 584, '2014-06-23', '2015-06-26', 'Application Engineer'),
(111, 'Design of Logic repeaters for performance and power optimization of client and server core', 'Intel India Pvt. Ltd.', '', 'Design Logic Repeaters FUB using semi-custom design flow', '6', 'Logic repeaters were designed for performance and power improvement. These repeaters are used for interconnect pipeline for long distance interconnect in core. It receives multiple data buses and controls signal which needs to be propagated for long distance as input, perform logical operation if required on these signals and store it and send to the next functional unit block (FUB). There are two types of logic repeaters: horizontal and vertical repeaters. Four such logic repeaters were designed using structured datapath flow. \r\n', 'Intel In house Tools', 'Main challenge faced for designing the logic repeaters was in precise clock tuning. This was done using different types of choppers on clock tree and constraints for timing are met for setup and hold margin for all timing paths.', 584, '2013-08-07', '2014-05-30', 'Design Engineer- Intern'),
(112, 'Modeling of MAC Core Unit of 64-bit ', 'Datapoint info solutions ', '', 'RTL Coding ', '4', 'Designed multiplier core array units using modified Wallace techniques and the adder units in verilog and the synthesis is done using Cadence RTL complier using typical libraries of TSMC O.18um technology', 'Cadence , Xilinx ISE , Model Sim', 'lot may bugs fixed and learned about  FGPA Design Flows , working with cadence ', 588, '2013-12-02', '2013-12-13', 'Design Engineer'),
(113, 'Automation of Tool Enaled Block', 'INTEL', '', 'Created a reusable Front end flow', '6', 'To enable the tools and created a block to create the flow structure', 'perl, cshell, Linux', 'Good Understanding of the Generic flow', 595, '2015-01-15', '2015-06-30', 'Validation Engineer'),
(114, 'Next Generation Processor Functional Verification', 'Soft Machines Inc., (SMSilicon India Pvt. Ltd., Hyderabad)', '', 'Functional Verification of CPU RTL', '6', 'Verifying the RTL code of L1 cache, LSQ, L2, MMU of the CPU', 'Mentor Graphics - QuestaSim, Visualizer Debugger', 'Complex scenario generation and Verifying It.', 606, '2014-12-04', '2015-06-14', 'Design Engineer-I (CPU Functional Verification)'),
(115, 'RSA Security Analytics', 'EMC', '', 'Continuous Integration', '6', 'Security Product which actually traces down the incident and reduces the vulnerability time; preventing the incident.', 'Jenkins, VMware Vsphere client, Eclipse, Sub-version, Mercurial.', 'Automation of the CI tasks day to day depending upon the requirements of QE.', 612, '2014-07-14', '2015-06-30', 'INTERN'),
(116, 'RSA Security Analytics', 'EMC', '', 'Continuous Integration', '6', 'Security Product which actually traces down the incident and reduces the vulnerability time; preventing the incident.', 'Jenkins, VMware Vsphere client, Eclipse, Sub-version, Mercurial.', 'Automation of the CI tasks day to day depending upon the requirements of QE.', 612, '2014-07-14', '2015-06-30', 'INTERN'),
(117, 'Design and advanced verification of ARM AMBA APB 3.0 using System Verilog and UVM', 'KARMIC DESIGN CENTRE', '', 'design ,verification', '1', 'AMBA APB 3.0 protocol  was designed using memory controller as the slave. Hierarchical  testbench environments were build using plain System Verilog and UVM to verify the operations, basic write / read, burst transfer, write / read with wait states', 'Cadence Incisive', '', 621, '2014-09-01', '2015-06-30', 'INTERN'),
(118, 'Home Automation Using FPGA', 'caliber interconnect solutions pvt ltd', '', 'Developed the JPEG Image Compression technique for compress the images captured from the camera , Developed UART communication protocol for IrDA and camera interface, Developed DDR3 Communication,	Developed the Schematic Design, Developed the UCF file', '3', 'Designed and developed a system for control the Electronic and Electrical peripherals in the modern house. Features present in the project include Electrical control using IrDA interface, Theft Alarm, Surveillance camera interface and Access control.', 'Spartan-6 XC6SLX150-2FGG676C, FT231X USB, MCP 2122 IrDA, LAN 8720A Ethernet, MT4164M16JT DDR3, SI3000 Audio, VHDL and C, Xilinx ISE', 'interfacing several device to fit into the board', 641, '2014-08-11', '2014-12-26', 'fpga development engineer'),
(119, 'Probe card', 'caliber interconnect solutions pvt ltd', '', 'Developed the firmware and hardware, Writing efficient and effective design for controlling the ASW in probe card, Working with Virtex 5 family of Xilinx, Creating the TestBench for same,Finding the Functional Coverage using MODELSIM.', '3', 'Probe card contain Tester, FPGA Logic and 256 ASW (Analog switch) which will be controlled by FPGA using commands from the Tester. There are four types of commands from the tester. ', 'VIRTEX-5 xc5vlx50t, VHDL, MODELSIM10.2d, Xilinx 14.2', 'coverage achievement', 641, '2014-12-15', '2015-02-25', 'fpga development engineer');
INSERT INTO `tbl_companyproject` (`idcompanyproject`, `project_title`, `company_name`, `time_duration`, `role`, `team_size`, `project_description`, `tools_used`, `challenges`, `idstudent`, `start_date`, `end_date`, `designation`) VALUES
(120, 'Compression for Stereoscopic Image Pairs', 'caliber interconnect solutions pvt ltd', '', 'Developed the JPEG Image Compression technique and applied to stereo pair images , Developed the Verilog HDL code for the PSNR and SSD calculation for the images, Calculated the SSD for original image and decoded image, Developed the code for residual cod', '2', 'This project was to compress stereo image pairs as efficiently as possible. Given data included fourteen stereo image pairs in YCbCr color space with 4:2:0 chroma sub sampling, at 8-bit precision.', 'Virtex-5 xc5vlx50t, Verilog HDL, Xilinx ISE and Plan ahead', '', 641, '2015-03-01', '2015-04-30', 'fpga development engineer'),
(121, 'AUDIO DISTRIBUTION AMPLIFIER', 'M C B S PVT LTD,GANDHINAGAR', '', 'DESIGN AND TESTING', '2', 'USING THIS ,I CAN GET GAIN UPTO 15 db', 'MULTIMETER,OSCILLOSCOPE,AUDIO ANALAYZER', 'FAULT FINDIN IN I/P OR O/P SIDE', 653, '2014-11-13', '2015-03-01', 'R & d ENGG'),
(122, 'SAS expander FPGA emulation on virtex7 FPGA', 'LSI R& D pune', '', 'RTL design synthesis, place and route, static timing analysis, TCL scripting etc', '6', 'Building FPGA emulation system for SAS expander on virtex7 FPGA for early marketing.', 'Tools: Vivado, ISE- Xilinx, precision, synplify, quarts etc.\r\nHardware: virtex7 FPGA', 'Resolving issues faced at every stage.\r\nGetting routing and timing closure', 673, '2013-10-30', '2014-06-30', 'intern'),
(123, 'Enterprise solution: Oracle Business Intelligence', 'INFOSYS LTD', '', 'Had to gnerate and publish report and customize the reports from the vanilla package', '6', 'Client requirement was to move the data from the Oracle Datawarehouse to the their local database and Generate,Publish and customize the report by the Extract Load and Transform tool Informatica where all the mapping was to be implemented.', 'Informatica ETL Tool and Oracle OBIEE Tool', 'Mapping in Informatica tool to customize the report from the Vanilla report', 687, '2010-08-16', '2012-05-29', 'System engineer'),
(124, 'Formal Verification of a Graphics processor using FEV', 'Intel India Pvt Ltd', '', 'CtoRTL Generation and RTL to RTL Verification', '4', 'The module to be verified is modelled using C++ and is synthesized using C-RTL synthesizer. This code along with the specification are the two files made available in the first step. Formal verification algorithms and constrained random pattern simulation operate on the DFGs to decide if two models are equivalent or not equivalent', 'JasperGold Formal tool,CTOS Tool', 'Implemenation of IEEE 754 Floating point format in the C model and generating RTL was a Challenge', 687, '2014-06-15', '2015-06-03', 'Intern'),
(125, 'roic for accelerometer ', 'mosic solutions pvt ltd', '', 'Standard cell layout design and DRC check ,verification ', '4', 'to measure the rate of change of vibration or velocity in some application we have developed our own roic .', 'CADENCE VIRTUSO WITH 180 nm TECHNOLGOY ', 'WHILE DOING THE PLACEMENT,ROUTING AND FINAL TESTING ', 635, '2015-07-01', '2015-07-01', 'INTERN'),
(126, 'Automation', 'Cadence Design System India Pvt Ltd', '', 'Created different scripts for validating the designs', '2', '', 'Language : Perl Shell Scripting', '', 0, '2013-06-03', '2015-06-05', 'Consultant - Product Validation'),
(127, 'Automation', 'Cadence Design System India Pvt Ltd', '', 'Created different scripts for validating the designs', '2', '', '', '', 582, '2013-06-03', '2015-06-05', 'Consultant - Product Validation'),
(128, 'Automation Suite (Software Solution) to Test Firmware and Intel BIOS', 'Intel Technology India Pvt. Ltd.', '', 'Developed and executed scripts for automated firmware validation', '3', '', '', '', 705, '2014-06-11', '2015-06-05', 'Intern'),
(129, 'Solution development engineer', 'xilinx', '', 'Create and update designs demonstrating new features of Xilinx products', '6', 'Create and update designs demonstrating new features of Xilinx products. Updating all the training material to latest xilinx tool versions', 'Xilinx Vivado Tool, Kintex 7 series and Ultrascale boards', '', 706, '2014-05-26', '2015-05-26', 'Solution development engineer'),
(130, 'WLAN IC Testing', 'Broadcom India Pvt Ltd', '', 'WLAN ICs ', '4', '', '', '', 756, '2015-05-04', '2015-06-30', 'Test Engineer'),
(131, 'IWG', 'Intel', '', 'Low Power Verification in Hierarchical UPF', '1', '', '', '', 775, '2014-07-16', '2015-07-15', 'Graduate Technical Intern'),
(132, 'Design Of configurable floating point unit', 'VSSC', '', 'A logic unit that can operate in single precision and double precision format', '1', '      Designed a configurable IEEE 754 floating point unit using Verilog HDL. This unit can perform double precision floating point operations as well as single precision floating point operations. This project was done at VSSC Trivandrum', '      Designed a configurable IEEE 754 floating point unit using Verilog HDL. This unit can perform double precision floating point operations as well as single precision floating point operations. This project was done at VSSC Trivandrum. Verilog HDL,Xilinx ', 'Design of Exceptions conditions', 805, '2012-01-15', '2012-06-15', 'Post graduate Engineer Trainee'),
(133, 'Development of Verification IP (VIP) for AMBA AXI3/AXI4 Protocol based on UVM (Universal Verification Methodology) in System Verilog', 'STMicroelectronics Pvt Ltd', '', 'This is part of my M.tech 2nd year project, my contribute is to develop the whole VIP ', '1', '', 'Cadence incisiv, cadence IMC, cadence vManager', '', 816, '2014-07-01', '2015-06-26', 'Trainee'),
(134, 'Generic and automatic test cases generation on a common verification platform using STBus VIP RAL access. [Ongoing]', 'STMicroelectronics Pvt Ltd', '', 'Analyze an UART supported IP & help to integrate it with STBus VIP  ', '4', '', '', '', 816, '2014-07-01', '2015-06-26', 'Trainee'),
(135, 'Development of Protocol Checker for AMBA AXI using SVA (System Verilog Assertions).', 'STMicroelectronics Pvt Ltd', '', 'This is part of my M.tech 2nd year project, my contribute is to develop the whole VIP ', '1', '', 'cadence incisiv', '', 816, '2014-07-01', '2015-06-26', 'Trainee'),
(136, 'Simplification  of Complex Glass-box generation for AMS Macros', 'INFINEON TECHNOLOGIES', '', '(1)Design scenario specific test case for validating the layout and qualifying the Glassbox methodology (2)Was instrumental in delivering libraries and views to a low power (65nm) chip (3)Contributed in qualifying and maintaining the IP transfer methodolo', '5', 'Analog Mixed Signal (AMS) IPs are generally integrated as Blackbox / Glassbox models, for timing and power analysis purposes, in top level design integration.\r\nThis results in accurate timing/power analysis at the top level as well as provides means to verify in detail the design in a top level perspective. \r\n', 'Tools:Calibre, IC-Compiler, Virtuoso Cadence\r\nLanguage/scripting: PERL,TCL,Verilog', '(1)To Identify all the pure analog design which can be isolated in a hierarchy and doesnâ€™t contain timing delays.\r\n(2)All digital logic should be made of standard cells.\r\n(3)Layout compliance to hierarchical methodology.', 839, '2014-07-07', '2015-06-30', 'Systems Engineer'),
(137, 'IKON-RICOH', 'INFOSYS TECHNOLOGIES', '', '(1)Was instrumental in developing OAF page and maintaining customers billing and shipping address (2)Creating wrapper class in JAVA to support mutiline quote', '6', 'Handling of large database and developing OAF pages for the customer.', 'PL-SQL,ORACLE 9i/10g,TOAD,JAVA', 'Understanding the specifications of the customers on regular basis and modifying the requirements  to develop OAF page accordingly\r\n', 839, '2010-09-20', '2011-06-20', 'Systems Engineer'),
(138, 'Simplification  of Complex Glass-box generation for AMS Macros', 'INFINEON TECHNOLOGIES', '', '(1)Design scenario specific test case for validating the layout and qualifying the Glassbox methodology (2) Contributed in qualifying and maintaining the IP transfer methodology through automation (3)Was instrumental in delivering libraries and views to a', '5', 'Analog Mixed Signal (AMS) IPs are generally integrated as Blackbox / Glassbox models, for timing and power analysis purposes, in top level design integration.\r\nThis results in accurate timing/power analysis at the top level ', 'Tools: Calibre, IC-Compiler, Virtuoso Cadence\r\nScripting/Language: PERL,TCL,Verilog', '(1)Identify all the pure analog design which can be isolated in a hierarchy and doesnâ€™t contain timing delays \r\n(2)Layout compliance to hierarchical methodology \r\n', 845, '2014-07-07', '2015-06-30', 'Design Verification Intern'),
(139, 'IKON-RICOH', 'Infosys Technologies', '', '(1)Was responsible for developing OAF page and maintaining the customer shipping and billing address (2)Created a wrapper clas in Java to support multi quote lines', '6', 'Presenting the pricing information, terms and conditions and the overview of the products to the customer is Quoting. An OAF page for each of the sections, pertaining to the customer, is developed and maintained.', 'PL-SQL, Java, Oracle 9i/10g', '(1)Developing OAF pages (2)Maintaining huge database of the customers', 845, '2010-09-20', '2011-07-20', 'Systems Engineer'),
(140, 'SD-ADC Aurix Plus( 65nm)', 'Infineon Technologies AG, Villach, Austria', '', 'Modelling Digital Sinewave generator and writing RTL for standard cells and Documentation', '6', '', 'CADENCE, VSIM, MATLAB, PERL, MICROGRFX', 'modelling Sine Wave generator', 811, '2014-03-10', '2014-08-31', 'Digital Design'),
(141, 'Duct Inspection Bot', 'Rotobotix Engineering Pvt. Ltd', '', 'Board Design Development, Code Modification, Assembling , Testing, Debugging', '4', 'The project was developed for the purpose of inspection in areas where human  reach is difficult .(e.g, Air condition Duct, Small Sewer areas).\r\nThe system consisted of Driver section and Power Section with features including front and back cameras , high intensity lights, joystick, 45m long cable and video screen.', 'AVR Studio, Serial Terminal,  Atmega 8 uC,  Max232, BTN7971 motor driver, AVR usb programmer, USB to TTL converter, 12v adapter, 45m long 8 wire insulated cable,  discrete electronic components, voltage regulators', 'PWM generation for Lights, SPI interface for joystick,  Noise reduction for camera, Overheating due to high current from motor driver', 703, '2015-01-26', '2015-04-10', 'Electronics Design Engineer'),
(142, 'Current Profile Controlled I/O Buffer to Reduce Supply Switching Noise', 'Intel Mobile Communication', '', 'Designing and Modeling of Driver circuit ', '2', 'The project studies the effect of various current profiles in I/O Buffer to reduce \r\nsimultaneous switching noise. Based on the operating frequency of the high speed data buffer \r\nand the resonating frequency of the power distributing network a suitable current profile is \r\nrecommended ', 'Cadence Spectre for Simulations ', 'Modelling IO buffer considering power distribution effects\r\n', 893, '2014-07-10', '2015-07-01', 'Graduate Technical Intern'),
(143, 'TSMC18_ALLCELLS Test Chip Block ', '', '', 'â€¢	Scripting for design automation â€¢	Testbench Generation â€¢	Pattern (Waveforms) generation and verification â€¢	Verifying RTL of  TSMC18_ALLCELLS â€¢	Simulations (All_Cells â€“ combinational and sequential) & Power Simulation â€“ Static (leakage powe', '4', 'VERIFYING THE CHARACTERISTICS OF ALL THE CELLS BY MAKING SCRIPTS AND TEST BENCH. ', 'Ncsim: Simulation & Waveform Analysis; Encounter: SDF file generation;   Encounter Power System (EPS) â€“ Power Simulation', 'POWER SIMULATION AND NUMBER OF INPUT AND OUTPUT PORT ARE NOT MEETING THE CRITERIA', 900, '2012-01-04', '2012-05-09', 'INTERNSHIP'),
(144, 'ABS /ESP software and hardware(ECU)-Development and test', 'Robert Bosh', '', 'As Test Engineer,I was responsible for development of the test specifications from the customer requirements,execution of tests and checking for the communication of the software and the hardware at different layers like,PHYSICAL LAYER,NETWORK LAYER,SESSI', '5', 'Implementation a mechanical features like ESP -ABS, electronically', 'Bosch specfic tools.\r\nGeneric Tools like-CANalyzer', 'Understanding the customer requirements,\r\nAutomation of most of the scripts.', 925, '2014-07-10', '2015-09-10', 'Embedded Test Engineer'),
(145, 'Climiate Control ana Security System', 'Chubb Alba Control System Limited', '', 'Temperature control the particular area and motion sensor used off time  any body came means automaticaly message transfer to particular peroson', '1', '', '', '', 943, '2014-08-01', '2015-04-30', 'Design Engineer'),
(146, 'Access Control And Security System', 'Encompass Tech Pvt Ltd', '', ' 	As Project Designing, Execution and Commissioning the system as well security and climate control & sensor system.', '1', '', '', '', 943, '2012-11-08', '2014-07-25', 'Project Engineer'),
(147, 'â€œSRAM based RNG for Cryptographic Applicationsâ€', 'Trios Technologies', '', 'RTL designing (VHDL,Verilog) ,synthesis of RTL design and FPGA prototyping', '2', '', 'XILINX 12.1 ISE ,Modelsim 6.4', '', 946, '2014-09-01', '2014-12-30', 'VLSI Engineer'),
(148, 'project title', 'comp name', '', 'contribution ', '1', 'unique feaure of project', 'Tools used', '', 75, '2015-06-01', '2015-06-30', 'Designation'),
(149, 'PCIe- LTSSM Verification â€“Checker Library ', 'WhizChip Design Technolgy bangalore', '', 'Designed Functinal Coverage Collector for PCIe-LTSSM', '4', 'We Assume that an EP and an RC device are connected to each other\r\nThe UVM passive agent MONITOR verifies the following feathers of LTSSM. \r\no	It report on how the LTSSM training happened.\r\no	It report on any errors observed in LTSSM flow.\r\no	It report on any unexpected transitions that happened in complete    LTSSM flow\r\no	It report on log of any sequences that were transmitted on the bus\r\no	It report on transitions to/from low power states to L0, along with           details on how the link-up happened again\r\no	It report on any special conditions that occurred when the device moved back to L0, like one of the lanes lost block-lock etc\r\no	It report on any re-trainings that happened in complete LTSSM flow \r\n', 'codence ncsim , iccr, imc', '1) faced difficulty in integration of compelte LTSSM environment \r\n2)faced difficulty in missed sequences for RC/EP of LTSSM ', 953, '2014-09-01', '2015-04-01', 'ASIC/IP DESIGN VERIFICATION INTERN'),
(150, 'Web Enabled DSP Based MCA(multi-channel analyzer)', 'Bhabha Atomic Research Centre', '', 'my contribution was to design and implement the filters and develop a web page.', '3', 'In this project a DSP based Multichannel Analyzer has been implemented with the help of MATLAB, Xilinx  and ModelSim and obtained the histogram view of the peaks of the input pulses. ADCs have been used to sample the input pulses and peak detection algorithm stores the peaks in a specified memory location. The peaks of the input signals are used to give a histogram view of the channel specific pulse amplitude which also gives an idea about the energy spectrum.The spectrum is obtained on a web page, which shows the overall information about the particle being detected.', 'xilinx ISE, ModelSim, MATLAB, OrCAD', 'first challenge was to select the filter between trapezoidal IIR filter, Triangular IIR filter and Gaussian IIR filter. Next challenge was to design and implement the filter.', 875, '2014-07-28', '2015-04-30', 'research project trainee'),
(151, 'Designing an efficient FFT module for high speed OFDM applications', 'MD Logic Solutions, Chennai', '', 'Developing RTL code and implemented in FPGA', '1', 'Area and power efficient R2SDF feed forward FFT ', 'Verilog HDL (Simulated using Modelsim, Implemented using Xilinx)', 'Implementing in FPGA is challenging.', 955, '2015-02-01', '2015-05-30', 'Project Engineer'),
(152, 'PWM Generation or three phase inverter', 'Vee Eee Technologies', '', 'Develop the Clock and control signals(PWM) for three phase induction motor and the test bench for all above modules', '4', 'Develop the Clock and control signals for generating PWM signals. Interfacing the FPGA with three phase induction motor', 'Xilinx 10.1, spartan 3, driver circuit, three phase switching Circuit,three phase induction motor', '', 956, '2013-12-05', '2014-03-05', 'Project Engineer'),
(153, 'Real Time Clock â€“ RTL design', 'Vee Eee Technologies', '', 'Team Member, Programing in Verilog, RTL Simulation', '1', '	Design of Real Time Clock using Verilog HDL independently, simulated the RTL model using Modelsim and synthesized the design using Xilinx Tool.', 'Modelsim, XilinX,Spartan3', '', 956, '2014-04-01', '2014-06-25', 'Project Engineer'),
(154, 'Dual Port RAM â€“ RTL design', 'Vee Eee Technologies Solution Pvt Ltd', '', 'Programing in Verilog, RTL Simulation in Xilix', '1', 'Design of Dual Port RAM using Verilog HDL independently, simulated the RTL model using Modelsim and synthesized the design using Xilinx tool', 'Modelsim ,Xilinx ISE', '', 956, '2014-07-01', '2015-01-30', 'Project Engineer'),
(155, 'Development of 32 bit processor using verilog hdl', 'Indian space research organization', '', 'Implements a 5stage pipeline integer unit with separate instructions and  data cache.project is model various processor blocks in verilog RTL', '1', 'In this project used sparc v8 instruction set and model various processor blocks in verilog RTL, synthesis activity done for ASIC development.', 'Synopsys EDA,VCS', 'Power efficiency, cost', 961, '2011-08-01', '2012-04-30', 'Technical trainee'),
(156, 'Amplifier Design Optimazation', 'NIT Durgapur', '', 'Project Assistant', '3', 'Estimated (empirical) of parameters in Î±-power model for short channel MOSFETs \r\nDesigned a CS amplifier (resistive & diode connected load) using Î±-power Model.', 'Matlab, C, C++, Cadence Virtuoso, Xilinx ISE', 'Threshold Voltage, Leakage Current, Sub-threshold Voltage  etc ', 963, '2014-05-26', '2015-05-14', 'Project Assistant'),
(157, 'Standard cell design team', 'Intel India Pvt Ltd', '', 'providing Script and helping for characterization', '6', '', '', '', 714, '2014-07-09', '2015-07-10', 'graduate technical intern'),
(158, 'Aurix Plus (SD_ADC)', 'Infineon Technologies AG, Villach', '', 'Modelling Digital Blocks in TCP Subsystem', '6', 'SD_ADC is a 14 bit ADC using 45nm.', 'CADENCE, Modelsim, VSIM, MATLAB', 'Writing VHDL Code for digital sine wave generator, Coding for Dithering and Noise Tests', 980, '2014-03-10', '2014-08-31', 'Digital Design'),
(159, 'roic for accelerometer', 'mosic solutions pvt ltd', '', 'Standard cell layout design and DRC check ,verification', '2', 'Read out IC for an accelerometer and other application', 'cadence vertuso ,layout XL.', 'placement, routing .', 992, '2014-07-01', '2015-06-30', 'DESIGN ENGINEER'),
(160, 'Design, maintenance of electronic system', 'Advance Technology Hub', '', 'Networking , WAN, LAN', '5', '', '', '', 990, '2013-12-02', '2015-03-31', 'Engineer'),
(161, 'A350XWB  Braking Control System', 'Safran Engineering services', '', 'â€¢	Preparing the test scripts in Test Case Manager which is a customer specific tool and executing these test scripts in the target. After the target execution, preparing the Test report.', '6', 'The A350 XWB is equipped with a nose landing gear (NLG) and two main landing gears (MLG). The Landing Gear System consists of the different systems like Extension/Retraction System, Wheel Steering Control System, Landing Gear Monitoring System and Braking Control System which controls and monitors the landing gear functions.Braking Control System (BCS) consists of 2 COM-MON modules based on IMA architecture and 2 Remote Braking Control Units (RBCU). Braking IMA COM module is dedicated to the main braking control and monitoring tasks, while Braking IMA MON module is dedicated to the monitoring and to confirm braking control orders. RBCU channel A and channel B compute the braking orders applied on each wheel depending on the braking control orders computed by IMA sides and depending on the wheel skidding.', 'DOORs, CM Synergy, Trace32, Test Case Manager', '', 1010, '2013-11-22', '2015-02-27', 'Software Engineer'),
(162, 'SMART BATTERY CHARGER', 'Embit Technologies', '', 'Hardware design and development(High wattage charger,Digital panel meter,Data logger)', '4', 'CV/CC Lead acid battery charger with USB data logging facility. Alterable output voltage (2 â€“ 9 Volts) and output Current (1 â€“ 10 Amps). Customized edition CV charger equipped with Lead-acid battery charge controller.', 'Hardware:  BQ24450,PIC32MX,ATMEGA16\r\nSoftware:Proteus,Multisim', 'Current control of Charger. Isolation of Digital circuitry (DPM,DL) from high wattage analog circuitry.', 1021, '2014-09-01', '2015-01-30', 'Project Engineer'),
(163, 'BLE V.4.0 UNIVERSAL CONVERTER', 'Embit Technologies', '', 'Design and developed prototype module.', '3', 'Bluetooth Low Energy module based USB, Serial(RS-232/RS-485), TTL to Bluetooth converter for wireless automation.', 'Hardware: ATMEGA8,RN4020,FT232RL,MAX3232,MAX485\r\nSoftware: Proteus,Terminal', 'Space constrain while designing PCB.', 1021, '2014-09-19', '2014-11-28', 'Project Engineer'),
(164, 'ELECTRONIC POWER METER', 'Embit Technologies', '', 'Designed two layer PCB of measurement card with DSP chip and SMPS.', '4', 'Class-1 Digital power meter for single phase and three phase AC supplies with RS-485 communication system. ', 'Hardware: SA9904B,MAX485,TNY268\r\nSoftware: OrCAD,Proteus', 'SMPS design,space constrain while designing PCB.', 1021, '2014-04-01', '2014-05-30', 'Graduate Engineer Trainee'),
(165, 'AGM THICKNESS MEASUREMENT SYSTEM', 'Embit Technologies', '', 'Design and developed two layer PCB of TTL to Serial interface card.Configured the SCHNEIDER LEXIUM series servo motor.', '4', 'Servo based thickness measurement system with real time data acquisition facility. ', 'Hardware: ATMEGA8,MAX3232\r\nSoftware: OrCAD,Proteus', 'Servo motor configuration.', 1021, '2014-01-01', '2014-04-30', 'Graduate Engineer Trainee'),
(166, 'BATTERY SEPARATOR  RESISTANCE TESTER CUM CHARGER', 'Embit Technologies', '', 'Designed two layer PCB of Linear, Switch Mode power supply and User interface card.', '4', 'Low resistance (milliohm) meter cum charger for separator resistance measurement with USB data logging facility. ', 'Hardware: Linear regulators,LCD display.\r\nSoftware: OrCAD,Proteus', 'Load regulation of power supply.', 1021, '2013-11-25', '2014-02-28', 'Graduate Engineer Trainee'),
(167, 'DIGITAL PANEL METER', 'Embit Technologies', '', 'Design and developed customized digital panel meter.', '3', '4 Â½ digit four channel DPM with Serial Communication(RS-232 and RS-485).', 'Hardware: ATMEGA16,ATXMEGA,ICL7135,MAX3232,CD4052\r\nSoftware: Proteus', 'Integration of different blocks(ADC,Communication).', 1021, '2014-06-02', '2014-08-29', 'Project Engineer'),
(168, '32 nm Digital Standard cell libraries to HTML Conversion', 'SEER Akademi Pvt.Ltd.', '', 'Perl Scripting for extracting the Cells', '4', '1.	Responsible to develop the PERL Script to read the standard cell libraries and write to the text file. \r\n2.	Implemented the script to calculate and list out the average timing of each cell in the library.\r\n3.	Implemented the script to find out the attributes, operating conditions, wireload models, cell delays, error report, wire load models etc., of each cell in the library.\r\n', 'Perl Scripting', 'Faced many bugs while extracting the libraries. \r\nDeveloped different versions of script to get the final  outcome.\r\nAdded many constraints to get the final version of script.', 1042, '2015-01-05', '2015-05-31', 'Member of Technical Staff'),
(169, '45 nm Digital Standard cell libraries to HTML Conversion', 'SEER Akademi Pvt.Ltd.', '', 'Perl Scripting for extracting the Cells', '4', '1.	Responsible to develop the PERL Script to read the standard cell libraries and write to the text file. \r\n2.	Implemented the script to calculate and list out the average timing of each cell in the library. \r\n', 'Perl Scripting', 'Implemented the script to find out the attributes, operating conditions, wireload models, cell delays, etc., of each cell in the library.\r\n', 1042, '2014-07-16', '2014-12-19', 'Member of Technical Staff'),
(170, '90 nm Digital Standard cell libraries to HTML Conversion', 'SEER Akademi Pvt.Ltd.', '', 'Perl Scripting for extracting the Cells', '4', '1.	Responsible to develop the PERL Script to read the standard cell libraries and write to the text file. \r\n2.	Implemented the script to calculate the average timing of each cell in the library. \r\n', 'Perl Srcipting', 'Implemented the script to find out the attributes, operating conditions, wireload models, cell delays, etc., of each cell in the library.\r\n', 1042, '2014-01-06', '2014-06-19', 'Member of Technical Staff'),
(171, 'Verification of SoC ', 'SEER Akademi Pvt.Ltd.', '', 'Develop the Verification Methodology to verify the SoC', '4', 'Developed the verification plan to test the corner cases and developed the test cases to generate maximum coverage.\r\n', 'Synopsys: VCS, Cadence: NCVerilog, NCSim, Simvision', 'Developed the Verification plan but faced some issues to get the maximum coverage but finally got a good count of coverage', 1042, '2013-04-02', '2013-12-17', 'Member of Technical Staff'),
(172, 'Interfacing FPGA and GSM using UART communication.', 'Viswa Jothi Technologies Private Limited', '', 'Implemented the entire project.', '1', 'UART communication and Home automation.', 'Xilinx ISE and Spartan 3E', 'Interfacing FPGA with GSM.', 1066, '2014-09-15', '2015-06-04', 'Junior Engineer'),
(173, 'IWG', 'Intel', '', 'Low Power Verification in Hierarchical UPF', '1', '', 'MVRC, VSI, Design Compiler, IC compiler', '', 552, '2014-07-16', '2015-07-16', 'Graduate Technical Intern'),
(174, '8 bit Flash Adc', 'UTL Technologies Ltd.,', '', 'W/L acluculations, circuit design, specification formulation, layout design with physical validation', '2', 'the designed flash adc works at 15Mhz speed and it converts analog signal into 8 bit digital data. designed and implimented with UMC 90nm CMOS technology.  ', 'Cadence Virtuoso IC6.1.5 ADE Editor.\r\nCadence Virtuoso IC6.1.5 Layout Editor.\r\n', 'Designing the circiut with transistor level.\r\ncaluculatiion of W/L ratioes.\r\nphysical validation (DRC, LVS, ERC, and Rcx)', 1073, '2013-09-04', '2014-04-15', 'associate consultant'),
(175, '2. Continuous Sigma-Delta ADC', 'UTL Technologies Ltd.,', '', 'W/L acluculations, circuit design, specification formulation, layout design with physical validation', '1', 'A 70-MHz continuous-time CMOS band-pass Î£Î” modulator for GSM receivers is presented. Impulse-invariant-transformation is used to transform a discrete-time loop-filter transfer function into continuous-time. The continuous-time loop-filter is implemented using a Gm-C filter. A latched-type\r\ncomparator and a true-single-phase-clock (TSPC) D flip-flop are used as the quantizer of the Î£Î” modulator. this was designed and implimented using  UMC 65nm CMOS technology', 'Cadence Virtuoso IC6.1.5 ADE editor.\r\nCadence Virtuoso IC6.1.5 layout editor.\r\n', 'Specication formulation.\r\ndesigned circuts in transistror level.\r\ncalculting W/L Ratios.\r\ncreated layout.\r\nphysical validation (DRC, ERC, LVS, and RCx)\r\n', 1073, '2014-04-25', '2015-06-15', 'associate consultant in anlog designer'),
(176, 'AXI to AHB and AHB to AXI bridge Verification', 'Sibridge Technology', '', 'Automating Verification; Test and Sequence Writer; Environment Integrator; Coverage Collection', '2', '', 'Qesta Advance Simulator', 'After finding bug in the design motivating design engineer to quickly find solution.', 1076, '2013-09-20', '2014-01-21', 'Member of Technical Staff'),
(177, 'REALTIME MOTION TRACKING AND PATH RECORDING', 'EdGate Technologies Pvt Ltd', '', 'Application code and hardware implementation', '3', 'â€¢	Using the application development hardware the movement of the object and the path is recorded in real time \r\nâ€¢	High Resolution CCD camera captures the object which crosses the area and the path is recorder on the display screen\r\nâ€¢	Implemented for multipurpose high security area like Bank, Office Environment\r\n', 'Linux,Angstrom,opencv coding,matlab', 'software development and hardware congiguration', 1087, '2013-07-15', '2014-12-15', 'Application Engineer'),
(178, 'Tester development', 'Akshar associates- Molex India Pvt Ltd(client)', '', 'Tester Developer', '1', '', 'CadStar PCB Desig , OrCad, Keil software', '', 986, '2015-01-05', '2015-07-19', 'Floor- Incharge-Tester development'),
(179, 'Block level verification of DMA controller', 'VinChip Systems', '', 'Verification environment creation in system Verilog HDL; Assertion creation; Bug fixing; Testcase generation (Constrained Random, Directed, Corner, Stress & Negative cases); Regression running', '1', 'Had designed & verified the Double Master, Eight Channel, AHB Compliance DMA Controller.\r\n', 'Modelsim', 'AHB interrfacing with verification environment', 1114, '2015-02-04', '2015-06-17', 'Design Verification Engineer'),
(180, 'Block level verification of UART protocol', 'VinChip Systems', '', 'Verification environment creation in system Verilog HDL; Assertion creation; Bug fixing; Testcase generation (Constrained Random, Directed, Corner, Stress & Negative cases); Regression running', '1', 'Had verified the 16550 UART Model.', 'Modelsim', 'Assertion creation', 1114, '2014-11-13', '2015-01-22', 'Design Verification Engineer'),
(181, ' â€œSRAM Design using sense amplifierâ€ ', 'Pantech Solutions', '', 'schematic@power calculating', '2', 'A sense amplifier is part of the read circuitry that is used when data is read from the memory; its role is to sense the low power signals from a bit line that represents a data bit (1 or 0) stored in a memory cell, and amplify the small voltage swing to recognizable logic levels so the data can be interpreted properly by logic outside the memory.', 'Cadence(virtuso)', ' This paper presents state-of-the-art transistor failure mechanisms and their impact on SRAM reliability parameters including cell stability, cell read failures, and cell access time failures. Furthermore, different techniques currently employed in industry, to mitigate the impacts of the failure mechanisms are presented', 0, '2014-07-03', '2015-01-21', 'program trainee'),
(182, 'Wearable POC ', 'Aricent Technologies', '', 'Schematic Design', '5', 'Aricent is working for a commercial Grade wearable device. The device shall be mainly used for monitoring the health status of the user by tracking through bio sensors such as, Gesture detection ,proximity detection, ambient light sensing, pressure and altitude monitoring, Heart rate and motion axis based detection or prediction, providing normal mobile wireless receiver functionality. ', 'orCAD, Allegro', 'Considering the limited size of PCB, component selection and feasibility analysis was a big challenge ', 1128, '2015-04-28', '2015-09-27', 'E2, Hardware '),
(183, 'Design Synthesis Framework for Networks-on-Chip', 'Morphing Machines Pvt Ltd', '', 'RTL coding in verilog HDL,', '6', 'a medium that establishes communication link among the multiple processors arranged in a 2-D mesh network, while giving flexibility to the user to select a combination of algorithms required for communication such as - routing, switching, arbitration etc. as required), which involved the development and verification of silicon modules in Verilog HDL', 'iverilog, Eclipse IDE, python, XML', '', 1128, '2013-05-20', '2013-07-10', 'Intern'),
(184, 'Customer Following Trolley', 'Focuz Infotech', '', 'Team Lead', '4', 'Project consists off Embedded, Java and Mat lab domains in it. The Robot is used in order to follow the customers and to create the bill automatically thus reducing rush at shopping mall bill counters.', 'Mplab/Keil, Proteus, Philips Flash Utility, Diptrace, PIC16F877A/LPC2148(ARM7), TopWin', '1. Using RFID and Zigbee modules and to switch the devices since single RX and TX pin is there in PIC\r\n2. Using interrupts in ARM\r\n3.Code Development and delay managements\r\n4.Bill Generation', 1129, '2014-07-11', '2015-06-12', 'Embedded Engineer'),
(185, '3D printing', 'Biotz', '', 'Team Lead', '2', 'Generating 3d printer hardware sections', '', '', 1129, '2015-06-15', '2015-06-19', 'Embedded Architect'),
(186, 'Blast pressure data controller and recorder', 'ARKS microElectronics india Pvt.Ltd', '', 'RTL design.', '6', 'The goal of the project is to record the pressure data when blast occurred.  There are mainly five units in the project, namely control unit, micro controller, FPGA unit, ADC and SRAM module. The control unit controls the start, stop, reset. FPGA is used for address generation, ADC serial configuration and synchronization in address, SRAM channel selection, SRAM chip selection.', 'xilinx, kiel u vision', 'synchronization of software with high speed hardware which is working at 10 Mhz clock speed.', 1100, '2014-10-13', '2015-04-30', 'Engineeer in FPGA domain'),
(187, 'Unified CPU board', 'ARKS microElectronics india Pvt.Ltd', '', 'RTL design, selection of components according to given specifications by the client', '6', 'main theme involved in this project is to establish UARTs with auto baud rate detection. Baud rate may vary from 10 to 10000', 'Libero Soc V11.4, soft console (microsemi)', 'designing a module with auto baud rate detection which may vary from say 10 to 10000 is challenging one, we achieved it and currently working on other modules.', 1100, '2015-05-06', '2015-06-30', 'engineer in FPGA domain'),
(188, 'SD card based data system', 'Softjin technologies', '', 'Verification of the whole design, design of arbiter and design of RS232 controller', '4', 'In the arbiter project, data is read through slow input interface like RS232 or USB and fed to fast data acquiring video controller.', 'ISE, Modelsim', 'Getting the interface between arbiter and video encoder, synchronization issues, data loss, multiple data receiving were the issues faced.', 284, '2008-07-14', '2010-06-30', 'Software engineer'),
(189, 'Design and systhesis of HDMI and its subsystem', 'ST Microelectroncs', '', 'IEC,TDMS,Packet Formation protocol', '3', '', 'RTLGUI,NCSIM,DC Shell,tourtoise tool for top integration', '', 1148, '2012-07-02', '2014-12-19', 'Design Engineer'),
(190, 'Marvellâ€™s motherboard design for vector signal generator', 'Marvell semiconductor', '', '100%', '6', 'Implementation IEEE 802.11A,B,G,N,AC protocols for WLAN development', 'cadence Allergo, mentor graphics, Saturn pcb design, hyperlynx, PADs layout, Pads router, Flotherm.', 'High speed PCB design, Signal integrity analysis, Power Integrity, Prelayoput & postlayout simulation, RF calibration & measurements', 1170, '1970-01-01', '2015-06-15', 'Hardware design engineer'),
(191, 'AMBA AXI3 vip integration and management', 'Applied Micro Circuit Corporation', '', 'Intergration in Environment, Management and Bug fix related to axi vip ', '1', 'Verify all the axi vip features and its integration  in environment and management. ', 'questasim, verdi ', '', 1173, '2014-09-10', '2015-07-01', 'Design Verification  Engineer'),
(192, 'Synthetic Vision Electronic Flight Instrumentation System', 'HCL Technologies', '', 'Verification and Validation - Hardware Software Integration Testing and Requirement Based Testing', '6', '', 'Cockpit Display System, Simulators, Customer supplied and Indigenous developed tools', '', 1175, '2010-10-27', '2013-10-04', 'Lead Engineer'),
(193, 'CUSION to IJTAG library migration', 'CISCO systems India Private Limited', '', 'MBIST library migration,development of perl script to generte instrument ICL and to provide standard IJTAG implementation methodology', '2', 'CUSION tool is reaching its end of life and there will not be any vendor support going forward. So the projects using CUSION has to migrate to a new tool Tessent iJTAG. For this the existing CUSION libraries have to be converted to a format that is compatible with Tessent iJTAG.\r\nResponsible for:\r\n Migrating all CUSION libraries to Tessent IJTAG.\r\n The new libs will be tested by running them on Tessent IJTAG tool using a sample project environment.\r\n Validate those patterns in simulation using VCS\r\n Provide a standard legacy library conversion methodology.', 'Mentor Tessent,linux,perl,Tcl', 'some Jtag commands are not supported in IJTAG,how to replace the equivalent command in iJTAG', 1178, '2015-02-02', '2015-07-01', 'Intern-central DFT engineer'),
(194, 'verification of betapg3', 'xsi semiconductors pvt ltd', '', 'worked in digital team for support as verification engineer,There i verified few ips used in chip,developed so many scripts for automation testcases,focussed on coverage part', '3', 'may  project is title is BETAPG3,this is 3rd version chip,and this is basically using for control the light of led. in this chip so many internal ips are used such as buck,boost,cct,dimmer,cpu,those are analog ips along with this one some analog ips also there,all the functionality of the chip is controled by the  event based.', 'cadence tools,irun', 'After release rtl first task is i have to synthesize and based on errors and warnings ,i reported primary bugs in initial stage only.each and every ip checked individually very carefully,here cpu ip is there for test this ip i developed one program to generate randomize testcases automatically for test the corner cases.after finishing every thing i focussed in coverage while doing this one some expressions are not covered and informed like there is bug in code. like this for check this i gave my best.', 800, '2014-12-15', '2015-05-29', 'internship'),
(195, 'verification of betapg3', 'xsi semiconductors pvt ltd', '', 'worked in digitalteam for support as verification engineer,', '4', '', '', '', 800, '2014-12-15', '2015-05-29', 'internship'),
(196, 'Media playback running on an embedded device', 'Tata elxsi', '', 'coding and testing', '1', '', '', '', 1261, '2013-05-07', '2014-05-12', 'Trainee'),
(197, 'water pumping', 'green', '', 'embedded coding', '1', 'Automatc water pumping                 Disigned an automatoc water pumping system for our client using atmega8.\r\nusing float switch                  float switch sensor sensing the level of water and switch on motor if water is les and\r\n                                                 switch off motor when water is full .timer sets to pump up water in the next tank for one\r\n       hour . Also meassures the line voltage and display it on lcd\r\n', '', '', 1265, '2015-01-03', '2015-05-07', 'embedded software engineer'),
(198, 'Layout design of SIGNAL CONDITIONER OF ASIC FOR LVDT', 'BHARAT ELECTRONICS LIMITED', '', 'Layout design and circuit design of this project', '1', 'The Linear Variable Differential Transformer (LVDT) is an electro-mechanical transducer that can convert the linear motion of an object to which it is coupled mechanically into corresponding electrical signal.The signal conditioner circuit provides a temperature compensated and offset neutralized dc output proportional to the position of the core of the LVDT.', 'CADENCE version IC 5.1 VIRTUOSO layout editor, CALIBRE Verification Tool', '', 1277, '2012-12-12', '2013-12-13', 'Graduate apprentice trainee'),
(199, 'Designing of Beta-Multiplier Referenced Self-Biasing Circuit', 'BHARAT ELECTRONICS LIMITED', '', 'Layout design and circuit design ', '1', 'It is used to provide biasing to Analog circuit. In many integrated circuit designs it can be desirable to provide a reference circuit. A reference circuit can provide a current and/or voltage at a generally known value. Reference circuits can have numerous applications, including but not limited to establishing a reference voltage to detect input signal levels, establishing a lower supply voltage to some section of a larger integrated circuit, establishing a reference voltage/current to determine the logic value stored in a memory cell, or establishing a threshold voltage for some other functions.', 'CADENCE version IC 5.1 VIRTUOSO layout editor, CALIBRE Verification Tool', '', 1277, '2012-12-12', '2013-12-13', 'Graduate apprentice trainee'),
(200, 'Canvas', '', '', 'Design and developmenDeveloped some modules and gathering specification and managing team', '6', 'Canvas is a Business Intelligence Tool. It extracts data from different enterprise databases, analyses the same and produce full-fledged reports in the form of Microsoft Excel, CSV, Text and HTML formats. It facilitates the user to work in the modern browsers. It provides access control over users, databases and user profiles. It also provides real time user interface to view raw data in the form charts/graphs. It is compatible with Microsoft Excel features to analyze the data by using Pivot Analysis, Auto Fit, Auto Filter, Sorting and SubTotal etc.', 'JSP 2.0, Servlets 2.4, Java Beans, JQuery 1.10, JavaScript 1.5, Cascading Style Sheets, Ajax, HTML, XML, JSON, Log4j, Oracle 10g and 11g, Sybase, SQL Server, MySQL, Eclipse Europa, Struts 2.0, Tomcat 6.0, Oracle Weblogic, .Net (VBA), MS Excel 2003, 2007 and 2013, MS Visual Basic Editor, Windows 2003 and 2008 server, Linux.', '', 1288, '1970-01-01', '2015-06-30', 'Technical Lead'),
(201, 'HOME/BUILDING  AUTOMATION', 'STEP AUTOMATIONS', '', 'WORKING CLOSELY WITH HOME AUTOMATION TEAM AND SOFTWARE PROGRAMMING TO CONTROL LIGHTING.SECURITY ETC.', '6', 'BUILDING AUTOMATION', '', '', 1309, '2014-08-01', '2014-11-12', 'HOME AUTOMATION ENGINEER'),
(202, 'Camera Video Processing', 'Mistral Solutions Pvt Ltd', '', 'Design, Testing', '2', 'Use of various memories: DDR, SDRAM, Flash', 'Xilinx ISE, Xilinx SDK, Chipscope, Oscilloscope, JTAG', 'Debugging of a display unit', 1314, '2012-02-23', '2012-12-14', 'Design Engineer'),
(203, 'H.264 Video Encoder implementation in Verilog`', 'STMicroelectronics India Pvt. Ltd.', '', 'Successfully completed and tested the fully-functional RTL level model of H.264 Video Encoder using Verilog HDL.', '2', 'Design & Development of H.264 Video Encoding Algorithm. \r\nDeveloped the top level FSM integrating Estimation and Encoder block with necessary handshake, control signals.\r\nThe FSM was designed to share hardware resources between different modules by efficient scheduling.', 'Incisive, NC Sim,  RC Compiler', 'Had to work with other interns and employees on developing an interface of the various blocks in an encoder, defining the required control logic along with its implementation.', 1310, '2015-01-12', '2015-06-19', 'ASIC Design Engineer, Intern'),
(204, 'Noise modelling using Supply Noise Sensitivity Matrix in a PHY', 'STMicroelectronics', '', 'Project aims at designing a Matlab model which can ascertain that the noise is within acceptable range ', '4', 'When integrating multiple IPs in a single chip, providing ideal power supply to all of them is a huge issue. There will always be some noise added to it by wires, capacitors, etc...\r\nBefore assembling the IPs, we need to ensure that these IPs are not affected beyond a threshold limit But, checking that by simulations take a lot of time and resource. This project aims at designing a Matlab model which can ascertain that the noise is within acceptable range \r\n', 'Matlab Programming and Eldo programming', '', 1320, '2015-01-12', '2015-06-20', 'Mixed signal design engineer'),
(205, 'ESS Test JIG for Solid state flight data recorder(SSFDR)', 'Merlinhawk Aerospace Pvt. Ltd.', '', 'Designing the hardware schematic  and testing.', '2', 'It can use to test 10 SSFDR units at a time.', '', '', 1327, '2014-10-15', '2015-01-30', 'Trainee- R & D'),
(206, 'Designing and Verification of bus protocols , Providing hands on training on VLSI FPGA using Xilinx and on Verification using System Verilog', 'Xinoe Systems Pvt. Ltd.', '', 'VLSI Design Engineer ', '4', '', 'Xilinx Design Suite, QuestaSim', 'Poor working  environment, Mismanagement', 1360, '2015-03-23', '2015-06-18', 'VLSI Design Engineer'),
(207, 'pi/o pads', 'qualcomm', '', 'layout and its verification', '6', '', '', '', 1382, '2015-01-20', '2015-10-01', 'i/o layout engineer'),
(208, '28nm and 16nm node design', 'Broadcom Corporation', '', 'Physical Design, STA, Physical verification and Formal verification', '5', '', 'ATopTech, StarRc, Primetime, Calibre, spyglass, VCS, RedHawk', 'Timing closing, Cleaning the design without DRC, solving the PnR challenges, Achieving better power', 1391, '2014-07-01', '2015-07-01', 'Design Engineer'),
(209, 'NVM expresss VIP ', 'eInfochips Pvt Ltd.', '', 'Involved in overall Verification and developed HOST part of VIP', '6', 'NVMe VIP can be used  with different configurations to verify nvm controller subsystem and capable of generating all the scenarios from HOST', 'Questa ', 'As a working first time in a VIP Development and Verification ,it was a challenge to adapt the process of VIP development and  Verification as It is totally different experience then verifying RTL.', 1395, '2015-02-01', '2015-08-31', 'Asic Verification Engineer'),
(210, 'PCI Express Compliance VIP', 'eInfochips', '', 'Develop Directed Test Cases for verifying PHY layer LTSSM of PCI Express in system verilog', '6', 'Verifying PCIe VIP which can be support x4 link, max. speed support 8.0GT/s, Upconfigure capability', 'Synopsys VCS Functional verification tool, Mentor Graphics Questsim tool', 'While developing directed Test case for 8.0GT/s data rate at that time block alignment issue facing, Receiver error are occurs ', 1394, '2014-10-15', '2015-06-30', 'Engineer'),
(211, 'Bock verification  and  automation', 'STMicroelctronics', '', 'lint check,cdc check, pre-implementation STA', '1', 'Worked on a two blocks verification of a SoC design for  checking lint checks and CDC checks using Spyglass and pre-implemantation STA.\r\nDeveloped an automation tool using perl script for better transfer of netlist to back-end', 'Design Compiler, PrimeTime and fromality from Synopsys, SpyGlass  from atrenta, NCsim,NCvlog  and HAL from cadence', 'RTL issues, Constraint development, structural checks development  using primetime and smart reporting using perl\r\n', 1404, '2014-07-01', '2015-06-12', 'Trainee'),
(212, 'Test Chip Design Verification Automation', 'ST Microelectronics Pvt Ltd', '', 'Learning new things and applying them in my project', '3', 'Functional Test Pattern Generator tool , Pattern Checker Tool , ATTX Static Checker Tool , Synthesis and Timing Analysis', 'Design compiler, Prime Time , Cadence NCSim ', 'So many chalengies have been faced and solved it by myself and with help of my project mentor', 1410, '2014-07-21', '2015-06-28', 'Design Trainee'),
(213, 'Dhanaas phase 1', 'Focusun Energy System', '', 'project asst incharge', '5', 'In this project contain more then 50 systems .', 'solar charge controller unit,driver circuit , poles, structure,battery and operating tools.', 'Improve the quality and reduce the service', 1416, '2015-07-09', '2014-12-31', 'production and testing engineer'),
(214, 'Design checks in frontend environment analysis and development', 'ST Microelectronics', '', 'Early design analysis using different EDA tools  SPYGLASS, HAL, PRIMETIME for clean transfer  from frontend to backend and developed a tool for  this purpose.', '6', '', 'Spyglass, HAL, PrimeTime, NCSIM', '', 1405, '2014-07-07', '2015-06-26', 'Intern'),
(215, 'RTL Fault Injection in Aurix Multicore Automotive Microcontroller for Verification of safety measures', 'Infineon Technologies India Pvt Ltd., Bangalore', '', 'Automating fault injection process using Tcl scripting, Parser for excel sheet using perl script', '2', 'This project is used to assess device dependability on resources. Cadence simulator mimics as virtual microcontroller, by manipulating signals and registers fault is injected and safety mechanism is assessed for AURIX microcontroller', 'Perl, TCI scripting, AURIX TC27X board', 'Automating fault injection process, Parser for excel sheet', 1445, '2014-07-07', '2015-06-30', 'Intern'),
(216, 'Web Enabled ECG', 'Bhabha Atomic and Research Center', '', 'Programming in Java Applet,Embedded system, Implementation of ASIC schematic ', '1', 'In this project, ANUSPANDAN which is a 12 Lead ECG Analog front-end ASIC is used whose prototype has  been  implemented and tested. This ECG measurement system will be made web-service-oriented which will be able to provide personalized diagnoses by using personal data and clinical history of the monitored patient.', 'Orcad Capture,Code Composer Studio,Netbeans', '', 876, '2015-07-01', '2015-04-30', 'Programmer and Schematic Designer'),
(217, ' Implementing State of Charge In Sealed Lead Acid Batteries', 'Greendzine Technologies Pvt Ltd', '', 'Implementing algorithm using AVR studio and the embedded system we had', '1', 'Displayed the remaining charge of the SLA batteries on LED display', 'AVR studio, Atmega 324, 24v SLA batteries, Realterm Software and Embedded C to code', 'behavior of SLA batteries, charging issues, signal noises', 1455, '2014-11-03', '2015-05-03', 'Product Designer Trainee'),
(218, 'Speed control implementation of BLDC Motor in FPGA using FOC and trapezoidal algorithms', 'L&T Technology Services', '', 'Involved in Estimations, RTL design, Test Bench simulations(Unit level ,system level), Synthesis, Timing analysis, DLDs (Detailed Level design Documents), Test plans  of Trapezoidal Control Method.', '2', 'Speed control implementation of BLDC Motor in FPGA using FOC and trapezoidal algorithms', 'FPGA : ProAsic3E\r\nTool used : Libero 11.1.\r\nLanguage Used : Verilog HDL\r\nProtocols used : SPI\r\n', '', 1456, '2014-07-14', '2015-05-29', 'software engineer');
INSERT INTO `tbl_companyproject` (`idcompanyproject`, `project_title`, `company_name`, `time_duration`, `role`, `team_size`, `project_description`, `tools_used`, `challenges`, `idstudent`, `start_date`, `end_date`, `designation`) VALUES
(219, 'Voltage-Controlled Ring Oscillator for Harmonic Frequency Generation.', 'NIT Durgapur', '', 'Project Leader', '4', '1.Study different types of ring & LC VCOs and comparison their frequency characteristics with different parameters.\r\n2.Designed a ring structure which generates 16 different harmonic frequencies\r\ndigitally.\r\n3.Matching the output waveform pattern with corresponding analog input to minimize\r\nthe corresponding area of waveform.', 'Cadence 5.1.41, Matlab, C , Verilog', '1. Frequency mismatch due to parasitic capacitance effect.\r\n2.Power consumption & die area.', 963, '2014-06-02', '2015-11-04', 'Project Assistant'),
(220, 'Design & Testing a 5 bit VCO based ADC', 'NIT Durgapur', '', 'Project Leader', '1', '1.Design and Implementation of a large tuning range, low phase noise VCO.\r\n2.Estimate the pre & post layout simulation of VCO.\r\n3.Study the different types of noise parameters of VCO i.e phase noise, sensitivity,noise power, noise floor etc.\r\n4.Design & developed the basic building block of ADC using verilog.\r\n5.Estimate the static & dynamic parameters of ADC.', 'Verilog, Cadence 5.1.41, Matlab,', ' ENOB performance very poor, Phase noise is high.\r\n Die area 96* 88 Î¼m2, Power dissipation.', 963, '2014-12-02', '2015-05-14', 'Project Assistant'),
(221, 'AHB to APB Bridge', 'smartplay technology', '', 'Coded test cases. Debugged regression failures. Help team in developing Test Bench environment.', '3', 'AHB-TO-APB interfaces AHB and APB. It latches address, data and control signal from the AHB and driving the APB peripherals and returning the response signals to AHB. It also decodes a peripheral address to select the appropiate peripheral. If any further decoding is required to the selected peripheral this can done by peripheral itself.', 'System Verilog and  UVM  ', '', 1474, '2014-07-07', '2015-07-07', 'RTL verification'),
(222, 'UTMI-2-UTMI Phy Layer for USB 2.0', 'Synopsys', '', 'Independently verified USB Phy layer using UVM, SV and performed functional coverage using Assertions', '1', 'Novel Physical layer Architecture based entirely on digital signals', 'Synopsys VCS, UVM Suite,  Synopsys Design VIsion', 'Generating required coverage, finding errors in functional code', 1481, '2014-09-01', '2015-03-02', 'R&D IP Intern'),
(223, 'Modeling and Verification of LPDDR4 IP	', 'Uniquify India Design Services Pvt Ltd, Pune ', '', 'i)Implemented Initialization sequence which includes initialization of mode Registers, command bus training, write leveling DQ bus training.      ii) Implemented Read Preamble Training for READ DQ Calibration and timing  parameters between LPDDR4 commands', '5', 'LPDDR4-SDRAM is a high-speed synchronous DRAM device internally configured as 2-channel and 8-bank per channel memory that is up to 16Gb density. LPDDR4 devices use a 2 or 4 clocks architecture on the Command/Address (CA) bus to reduce the number of input pins in the system. These devices use a double data rate architecture on the DQ pins to achieve high speed operation.', 'Verification Languages            : Verilog, TCL\r\nVerification/Simulation Tools: CVER, GTKwave\r\n', '', 1463, '2014-03-04', '2015-09-15', 'VLSI Engineer'),
(224, 'Verification of enhanced AMBA- AXI based DDR system', 'Uniquify India Design Services Pvt Ltd, Pune ', '', 'i.	Worked on verification of Exclusive Access feature of AMBA AXI Protocol. ii.	Wrote test cases for atomic access which includes normal, exclusive and locked access for different burst size and burst length. iii.	Wrote test cases covering various scenari', '3', 'The key features of the AXI protocol are:\r\nseparate address/control and data phases\r\nâ€¢ support for unaligned data transfers using byte strobes\r\nâ€¢ burst-based transactions with only start address issued\r\nâ€¢ separate read and write data channels to enable low-cost Direct Memory Access (DMA)\r\nâ€¢ ability to issue multiple outstanding addresses\r\nâ€¢ out-of-order transaction completion\r\nâ€¢ easy addition of register stages to provide timing closure', 'Verification Languages           : Verilog\r\n  Verification/Simulation Tools: Cadence NC-Sim\r\n', '', 1463, '2014-08-11', '2014-09-04', 'VLSI Engineer'),
(225, 'Design and verification of single ended/differential IO Digital   IO block for LPDDR4', 'Uniquify India Design Services Pvt Ltd, Pune ', '', 'i.	Working on writing a functional model of single ended/differential IO Digital IO block for LPDDR4 based on LPDDR4IO Digital block architecture. ii.	Working on creating a verification environment to test this functional model.', '4', 'Single Ended Decoder:-:-\r\nsingle ended decoder is a digital block that implements the decode logic for controlling USEIO, the single ended IO used for almost all DDR control and data signals. \r\nDifferential Ended Decoder:-\r\n\r\nIt is very similar in logical and physical design to single ended decoder. The difference is that it controls the decode logic for UDIO, which is the differential IO used for DDR clock and DQS.\r\n', 'Verification Languages           : Verilog\r\n Verification/Simulation Tools: Cadence NC-Sim\r\n', '', 1463, '2015-05-26', '2015-06-10', 'VLSI Engineer'),
(226, 'SOC level verification of Communication  Peripherals like UART ,SSC etc .', 'STMicroelectronics', '', 'I modified and run  testcases for verification of communication peripherals like UART,SSC at SoC level and developed scripts for automating them  ', '6', 'I modified and run  testcases for verification of communication peripherals like UART,SSC at SoC level and developed scripts for automating them  ', 'NCSim', 'Understanding components of SoC ,testcases and perl', 1505, '2015-01-08', '2015-06-26', 'Internship trainee'),
(227, 'Validation of vehicle functions using Canalyzer', 'Magneti Marelli(Subsidiary of FIAT Group)', '', 'I tested various vehicle functions of Fiat cars like Punto , Panda , Linea etc using Canalyzer .', '1', 'It involved functional testing of clusters of different cars like FIAT Ducato, Linea, Punto , Panda etc  and writting CAPL scripts to automate them', 'Canalyzer', 'Understanding  Canalyzer and different vehicle functions', 1505, '2012-06-08', '2013-07-26', 'Validation Engineer'),
(228, 'Design and development of thermal canyon', 'Intel Technology India Private Limited, Bangalore', '', 'Design and testing of PCB and optimization of battery  ', '3', 'It is a low cost project which measures temperature of vaccines and send the vaccines temperature  data logs to remote server in near real time.', 'Cadence allegro concept, Allegro physical viewer, Battery management studio. ', '', 1519, '2015-01-21', '2015-06-20', 'Intern'),
(229, 'AXI', 'INFOSEMI TECHNOLOGIES PVT LTD', '', 'Master side Driver', '6', 'The AMBA4 AXI3 (Advanced eXtensible Interface) Verification IP is an is a highly flexible and configurable verification IP that can be easily integrated into any SOC verification environment. Supports native SystemVerilog based UVM.', 'Questa', 'Responsible for developing master side driver, And can able to drive the signal according to specs, Responsible for driving Fixed burst , Incrementing burst from master driver side', 76, '2014-11-20', '2015-09-20', 'Design and verification engineer'),
(230, 'SMART Team Analysis', 'Synopsys India Private Limited', '', 'Debugging various designs for optimization', '6', 'Validation of Synopsys RM (Reference Methodology) Flow and Regression Testing\r\nof Front end EDA (Design Compiler) and Back end EDA (IC Compiler) tools over\r\ncustomer designs through full VLSI flow (RTL to GDSII) as part of the SMART\r\nteam.\r\nCompared and analyzed the different QoR metrics like WNS, timing, runtime and\r\nmemory usage across various tool releases.\r\nWorked on different technology nodes (20nm to 180 nm) on designs (both MCMM\r\nand non MCMM).\r\nICC2 Library Preparation for database migration from ICC to ICC2.\r\nTCL, PERL and shell scripting scripting for automating functionalities.', 'EDA Tools: Design Compiler, IC Compiler, IC Compiler 2, Formality.', 'Automating by scripting in PERL, TCL and SHELL.\r\nMultiple tools and their functionalities to be applied for achieving various optimizations.\r\nStringent constraints to overcome.', 1542, '2014-08-12', '2015-08-12', 'Graduate Engineer Trainee'),
(231, 'RTL design of Mid End of portable handheld ultrasound device', 'Indian Institute of Technology Hyderabad  ', '', 'Develop optimized  RTL code and port it on FPGA platform.    ', '1', '', 'ISE Design Suite 14.4, ChipScope Pro 14.4, Vivado 14.4 & SDK 14.4', '', 1543, '2014-06-09', '2015-05-09', 'Project Assistant'),
(232, 'SYMBOLIC EDITOR', 'SYNOPSYS', '', 'Regression testing', '4', '', '', '', 1546, '2014-08-06', '2015-07-31', 'INTERN(TECHNICAL)'),
(233, 'To study the electro migration (EM) on SRAM memory compilers and to develop an EM assessment methodology', 'ST Microelectronics', '', 'Development of the Methodology', '3', 'In this methodology, the EM estimation need to be carried out on the memory instances\r\ndepending on the available actual electro migration violation data in SRAM memories of 28nm\r\nFD-SOI technology. The actual electro migration simulation of the benchmark memory cuts are\r\ncarried out using the XA-RA tool from Synopsys.The assessment methodology is developed to\r\nestimate EM violation on a memory instance based on its physical characteristics.', 'Cadence Virtuoso (Schematic & layout editor), Mentor Graphics Calibre, Synopsys XA-RA', '', 1550, '2014-07-01', '2015-06-26', 'Technical Intern'),
(234, 'Verification of MEC IP and ACM IP', 'LSI India R&D Pvt. Ltd., Pune', '', 'Code Coverage and functional Coverage calculation', '6', 'MEC(Media Encryption Core IP) used to encrypt Input data streme with a 128 bit cipher. \r\nACM is a Access Control Module IP used to restrict unauthorised access to SSD disk. The Verification environments for these IP were done in UVM and highly customised Perl Scripts.', 'Cadence NC-SIM, Vmanager, ICCR', 'Working with CRC generation IP included in MEC for getting Cipher.', 1561, '2012-09-19', '2013-01-11', 'ASIC Verification Trainee'),
(235, 'VERIFICATION OF TWO STAGE PIPELINED DUT', 'DKOP LABS PVT LTD', '', 'I AM RESPONSIBLE FOR DEBUGGING THE DUT AND FIX THE ERRORS ', '2', 'IT CONTAINS AN EXECUTE PREPROCESSOR AND AN ALU(DUT)WHICH SENDS SIGNAL AND COMMANDS TO THE DUT', 'TOOLS USED IS QUESTASIM AND HDL USED IS VERILOG HDL', '', 1578, '2015-03-10', '2015-04-10', 'TEAM MEMEBER'),
(236, 'Automatic Rescue Device and Machine Room Less Device', 'Helios Solution Ltd', '', 'Testing Engineer', '4', 'Design of this Automatic Rescue Device and Machine Room Less Device used in lift services.it will be very secure and used in all industry platforms.if any power shout down occur in lift means this machine will automatically on and lift service will work properly and near floor lift will open and safe the people', 'Embedded C, Micro contrller', 'While testing the project we should  set the time and Function verification and Testing of Driver circuit, Printed Circuit Board, Sneber board, IGBT PWM matching and Component Quality Checking.', 1636, '2011-04-01', '2012-05-31', 'Embedded Testing Engineer'),
(237, 'Analysis and Design of a Low-Voltage Low-Power Double-Tail Comparator', 'SKM Electtronics Ltd', '', 'VLSI design Engineer', '2', 'Design of circuit and simulation, functional verification of design and comparison with existing system', 'Xilink, Altera Quartus, Modelsim, Microwind, T-Spice.\r\n', 'Theoretical value as well as simulation output should be verified.  ', 1636, '2012-06-04', '2014-07-31', 'VLSI design Engineer'),
(238, 'Off line Signature Verification  based on Image Stegnography using LBP and LDP Technique', 'SAI-TEC', '', 'Open cv Functions,Writing code', '1', 'Steganography is the art and science of writing hidden messages in such a way that no one, apart from the sender and intended recipient, suspects the existence of the message, a form of security through obscurity.', 'Visual studio,Beagle Board,Open cv', ' To learn Open cv Functions,Writing code', 1637, '2014-12-01', '2015-07-10', 'Embedded Project Engineer'),
(239, 'VTS (Vehicle Tracking System)', 'V Tec Engineering', '', 'PCB Design,Assembling and Testing', '2', 'Scope of this project is users want to know the vehicle locations with date and time in  equal intervals.Vehicle location details (latitude and longitude), date, time, speed and fuel level are send to the server.\r\n', 'OrCAD Capture(Symbol creation & Schematic), Mentor Graphics(Library Creation & PCB Design).\r\n', 'Challenges in GSm and GPS.', 1652, '2014-02-01', '2014-04-30', 'PCB Design Engineer'),
(240, 'Automatic Wet Grinder', 'Sentech', '', 'PCB Design,Assembling and Testing', '2', 'Scope of this project is to run a grinder in forward for 7 minutes and reverse  for 3 minutes.This system is used to check the overload by counting the grinder rotations.', 'OrCAD Capture(Symbol creation & Schematic), Mentor Graphics(Library Creation & PCB Design)\r\n', 'Challenges in sensor part.', 1652, '2015-02-10', '2015-05-15', 'PCB Design Engineer'),
(241, 'The design of ASK, FSK, PSK, DPSK transmitter and receiver trainer kit using FPGA', 'United Electronics', '', 'complete implementation  ', '3', 'On board generated sine wave is used as carrier wave. \r\nTransmitter and receiver designed on the same FPGA. \r\nThe four different modulation types can be selected be selected by using a 4:1 mux. DACs can be used to see the analog wave forms.', 'Spartan 2  xcs200 pq208,ADC and DAC\r\nxilinx 9.1 - verilog hdl', 'generation of on board carrier wave.\r\nspeed and performance of the system.\r\nregeneration of messaging signal from demodulator ', 1660, '2014-09-09', '2014-12-22', 'FPGA design engineer'),
(242, 'Design of different line coding techniques kit with graphical LCD interface using FPGA', 'United Electronics', '', 'complete implementation  ', '3', 'Fifteen different line coding techniques (NRZL, NRZM, NRZS, USZ etc.) in both bipolar and polar forms with ADCDAC interface is done in this project.\r\nThe input part, coded part and decoded part can be visible in garaphical LCD. ', 'spartan 2, 128X64 graphical LDC.\r\nxlinx 9.1', 'working with graphical LCD,displaying three different wave forms and the comparison of them  ', 1660, '2015-01-07', '2015-03-27', 'FPGA design engineer'),
(243, 'Design and implementation of Quadrature amplitude modulation ', 'United Electronics', '', 'complete implementation  ', '3', '8-QAM can be designed using FPGA and DAC. \r\nOn board generation of sine wave with 3.5 MHz is done in this project. \r\nThe shifting and clamping of sine wave is done in FPGA itself.', 'spartan 2 xcs200 pq208. high speed DAC\r\nxilinx 9.1 - verilog HDL\r\n', 'On board generation of sine wave with 3.5 MHz was the hard part', 1660, '2015-04-07', '2015-06-29', 'FPGA design engineer'),
(244, 'SiC-Based Piezoelectric Energy Harvester for Extreme Environment', '', '', 'Optimization of the design using Mathematical Modelling', '3', 'This project explores the feasibility of employing cubic silicon carbide on silicon wafer (3C-SiC-on-Si) as a verticalcantilever for the piezoelectric-based energy harvesting in the d31 mode intended for the extreme environments.100nm thick 3C-SiC layer is plasma-etched out of the <100> silicon (Si) wafer and is employed as a bottomelectrode, 1Î¼m thick Aluminum nitride (AlN) as a piezoelectric thin film (active layer) and 50nm thick Molybdenumis sputtered on top of the cantilever structure as a top electrode. The length and width of the cantilever beam are400Î¼m and 30Î¼m, respectively. The performances of the energy harvester using 3C-SiC and Si as bottom electrodeand substrate are simulated and compared. The generated output voltage at 1KÎ© load resistance is 7.85 times higherfor the 3C-SiC based device. Additional tests at higher temperatures show 3C-SiC superior performances in terms ofgenerated power and material strength.', 'COMSOL', '', 1668, '2012-03-01', '2013-06-05', 'Research Scholar'),
(245, 'NPMASS', 'Indian Institute of Technology', '', 'MEMS Fabrication', '2', '', '', 'MEMS Fabrication', 1668, '2014-03-26', '2014-10-01', 'Project Associate'),
(246, 'Developed APB Master VIP ', '', '', 'Architected the class based verification environment using UVM for AMBA APB ', '1', 'Advanced Peripheral Bus (APB) is a low cost-cost interface optimized for minimal power consumption and reduced interface complexity. It is non-pipelined bus interface and connected to low-bandwidth peripherals. Signal transition happens at rising edge of the clock. Each transfer takes at least two clock cycles.', 'Verilog, System Verilog, UVM and Aldec-Rivera PRO', '1. Verified the RTL module using UVM2. Developed multiple test cases such as directed and random 3. Modelled scoreboard and achieved functional coverage4. Virtual Sequence', 1668, '2015-06-01', '2015-07-21', 'ASIC Design Verification Trainee'),
(247, 'FPGA Printer', 'Symbolein Technologies', '', 'RTL Design', '4', '', '', '', 1109, '2015-05-14', '2015-10-14', 'Trainee Engineer'),
(248, 'Hardware Implementation of Fast Fourier Transform (FFT)-Processor.', 'Qualitat System', '', 'Responsible for synthesizable VHDL codes,running Test-bench. Documentation and Interaction with client to make them understood about the working of the project.', '2', 'This project specifically addresses the power efficient design of an FFT processor. FFT processor is major component in OFDM communication. The Fast Fourier Transform (FFT) processor is what enables the efficient modulation in OFDM. FFT processor is comprised of six main components and their sub-components including Butterfly Processing Unit, Address Generation Unit,Control Unit ..etc. The simulation results  performed using VHDL modelling language and ModelSim software and full design was implemented using single FPGA platform.', 'Xilinx Design Tools/Suit,ModelSim,Matlab', '', 0, '2014-07-21', '2014-12-15', 'VLSI Design Engineer'),
(249, '16 bit Delta Sigma ADC', 'Universal Automation Pvt Ltd', '', 'Operational Transconductance amplifier switched capacitor circuit', '4', 'The objective of this project is to design an Operational Transconductance Amplifier (OTA) with the following specifications to use in a Switched-Capacitor based readout circuit for capacitive sensor.\r\nSpecifications: The required specifications are 100dB open loop DC gain & 5MHz unity gain frequency.', 'Mentor', 'Incorporate the OTA for the delta sigma modulator.', 1696, '2014-05-15', '2015-08-28', 'Analog Design Engineer'),
(250, 'Research and Design of White Light LED driver chip applied for backlight', 'Osram Opto Semiconductors', '', 'White light led bias driver chip', '1', 'A white LED driver chip applied in backlight is proposed, which is based on pulse width modulator.The design of modules such as current reference, oscillator and dynamic slope compensation are discussed in detail. The simulation results, based on CSMC 0.5m BCD technology, show that the input voltage is in the range of 3.3~5.5V, the output voltage is up to 20V when the output current is between 15 ~ 60mA,which can drive 2~6 white LEDs in series with the conversion efficiency 88%. Characteristics such as the overall circuit loop stability, dynamic characteristics, load capacity are well satisfied the design requirements.', 'Cadence Spectre for simulation and Cadence Virtuoso for desingn of schematic and layout editor for layout of the chip', 'Driving 4-6 white light leds in the operating voltage range of 3.3 volts. Also incorporating LED, current control mode, pulse width modulator, dc-dc Converter in the circuit.', 1696, '2013-12-02', '2014-04-30', 'Praktikant (LED design department)'),
(251, 'OTA for audio amplifiers', 'Universal Automation Pvt Ltd', '', 'Operational Transconductance amplifier  ', '5', 'The objective of this project is to design an Operational Transconductance Amplifier (OTA) for using in charge sampling circuits for medical ultrasound imaging applications.\r\nSpecifications: The required specifications are 46dB open loop DC gain & 1.4GHz unity gain frequency.', 'Mentor and Cadence design environment', 'getting an open loop gain of 46 DB on simulation. to incorporate in the audio amplifier circuit in cmos 45nm technology.', 1696, '2015-04-08', '2015-06-26', 'Analog Design Engineer'),
(252, 'Hardware Implementation of Fast Fourier Transform (FFT)-Processor.', 'Qualitat System', '', 'Responsible for synthesizable VHDL codes,running Test-bench. Documentation and Interaction with client to make them understood about the working of the project.', '2', 'This project specifically addresses the power efficient design of an FFT processor. FFT processor is major component in OFDM communication. The Fast Fourier Transform (FFT) processor is what enables the efficient modulation in OFDM. FFT processor is comprised of six main components and their sub-components including Butterfly Processing Unit, Address Generation Unit,Control Unit ..etc. The simulation results  performed using VHDL modelling language and ModelSim software and full design was implemented using single FPGA platform.', 'Xilinx Design Tools/Suit, ModelSim, Matlab', '', 1680, '2014-08-01', '2015-01-15', 'VLSI Design Engineer'),
(253, 'FPGA implementation of self-error checking system', 'Qualitat System', '', 'To simulate and synthesize C-code in Vivado High Level Synthesis Tool and implementing  to Hardware', '3', '', 'Xilinx ISE 14.2, Vivado-HLS, SDK, MATLAB', '', 1680, '2015-04-10', '2015-06-10', 'VLSI Design Engineer'),
(254, 'An SRAM based architecture for TCAM', 'Clarozon Technologies', '', 'Architecture design in tanner tools,simulation,time,area and power analysis', '1', 'The main objective of this project is to design and realize the Ternary Content Addressable Memory (TCAM) using SRAM to enable the matched address. ', 'TannerEDA,s edit,tspice', '', 1730, '2013-12-16', '2015-07-21', 'Vlsi Design Engineer'),
(255, 'CDM-AID ', 'UTC Aerospace Systems', '', 'Developed Testcases to check RTL', '3', 'CDM-AID is an equipment containing FPGA which captures data from all units of the aircraft and derives useful information through it. ', 'Modelsim , VHDL, Git repository, Notepadd++, FPGA', 'Obtaining 96% Code coverage\r\nDebugging', 1072, '2014-08-01', '2015-01-01', 'Graduate Engineer Trainee'),
(256, 'BCH & LDPC Encoder For Digital Video Broadcoasting-T2.', 'Xsys software Technologies Pvt ltd', '', 'Desinging the whole module using verilog HDL language ', '1', 'The LDPC & BCH Encoders are the error correction code which will be used in all today communication system, because this will improve the efficiency and power consumption in system. This will the implemented in FPGA devices.', 'Modelsim,Xilinx,Questsim.\r\n', 'Design of BCH & LDPC encoder IPs as per the DVB-T2 Standard.\r\nunderstanding of DVB-T2 Standard.', 1750, '2015-01-05', '2015-06-05', 'Trainee Engineer'),
(257, 'Medical Electronics', 'Symphony Teleca', '', 'Development of Factory test software', '4', '', '', '', 1766, '2015-04-30', '2015-07-21', 'Technical Lead'),
(258, 'Parallel AES Encryption Engines for cryptography application', 'SPIRO SOLUTION PVT LTD', '', 'â€¢	To interact with client for specification related queries. â€¢	Involvement in database design. â€¢	Development activity as module wise in iterative manner.â€¢	Involved in defect fixes and implementing change requests frequently as indicated by the cli', '4', 'This project involves design and implementation of Advanced encryption standard has been developed using Rijndael algorithm to perform for cryptography application. AES encryption process means our data will be change into other data with using key. AES decryption process means retrieve the original data. Finally AES is best one of the cryptography application.\r\n\r\n', 'software: modelsim, xilinx 13.2\r\nhardware: FPGA sparten 6', '', 1642, '2013-08-12', '2014-06-10', 'RTL DESIGN ENGINEER'),
(259, 'Novel core supporting Compression using CSDA Technique to reduce Hardware Complexity', 'SPIRO SOLUTION PVT LTD', '', 'ïƒ˜	Involved in requirement gathering and document analysis. ïƒ˜	Developer, Designer. ïƒ˜	Improve the system throughput. ïƒ˜Used verilog for design and creating testbench.', '4', 'This project involves design and implementation of Multi Standard Core has been developed using CSDA technique to perform compression for image processing. To reduce the number of gate counts, in this project, we using the Factor Sharing and Distributed Arithmetic to replacing the non-zero elements to zero and utilizing the same resources, the complexity is reduced. Finally, we reduced the area for less power consumption.', 'software: modelsim, xilinx 13.2\r\nhardware: FPGA sparten 6', '', 1642, '2015-06-22', '2015-07-21', 'RTL DESIGN ENGINEER'),
(260, 'Development of Multichannel Signal Processor in Airborne Radar System', 'CABS (CENTRE FOR AIRBORNE SYSTEM), DRDO, BANGALORE', '', '1.Monitored the design and algorithm development for the radar signal processing blocks.- MATLAB. 2.Assessment and simulation of the GUI (Graphical User Interface) for the radar signal processor, antenna patterns (2-D and 3-D) and power budget calculation', '1', 'Domain : Digital Signal Processing and Wireless Communication.\r\nRadar signal processing blocks includes PMC (Platform Motion Compensation), DPC (Digital Pulse Compression), MTI (Moving Target Indication), FFT (Fast Fourier Transform), CFAR (Constant False Alarm Rate).', 'Matlab, Visual Studio', '1.To implement  the radar signal processing chain, proper  flow between  the functional blocks should be maintained.  2.Practically clutter and noise is varying for the different surrounding environment. So, some statistical modeling should be introduced in the signal processing chain. 3.Also, depending upon the background clutter and noise, algorithms of the radar processor should be modified. ', 1798, '2014-10-15', '2015-05-31', 'Project Trainee'),
(261, 'TEMAC-UDP/IP Stack Implementation on FPGA for Video Broadcasting (VoIP).', 'Rudraksha Technology Pvt. Ltd., Mumbai ', '', 'RTL Design and Verification of Protocols UDP/IP/IGMP/ARP Protocols Design.', '4', '', '', '', 1827, '2014-04-01', '2015-04-16', 'VLSI Design Engineer '),
(262, 'Implementation of â€˜SHA-1 HASH Algorithmâ€™ on Spartan3E FPGA up-to 160bit data.', 'Qualitat Systems. (Pune)', '', 'RTL Design and Verification of algorithm on FPGA.', '2', '', '', '', 1827, '2013-01-01', '2013-02-28', 'VLSI Design Engineer'),
(263, 'FPGA IMPLIMANTATION OF REED SOLOMAN ENCODER AND DECODER', 'Softroniics', '', 'Architecture design, verilog coding, RTL design, Verification', '1', '', 'Xilinx ISE, modelsim', '', 1838, '2015-03-01', '2015-03-07', 'Junior design engineer'),
(264, 'Fpga implimentation of Huffman Encoder and decoder', 'Softroniics', '', 'Architecture design, verilog coding, RTL design, Verification', '1', '', 'xilinx ise, Spartan 3e, modelsim', '', 1838, '2015-03-08', '2015-03-16', 'Junior design engineer'),
(265, 'High Resolution Surface Reconstruction from Multi-view Aerial Imagery', 'Softroniics', '', 'Architecture design, Matlab coding', '1', '', '', '', 1838, '2015-03-24', '2015-04-23', 'Junior design engineer'),
(266, 'GUJ-NSN-VODA-3G', 'TELESIA NETWORKS PVT LTD', '', 'DRIVE TEST ENGINEER', '6', 'HAVE TO PERFORM DRIVE TEST OF VODAFONE NETWORK', 'TEMS INVESTIGATION', '', 1854, '2014-08-25', '2015-07-22', 'RF ENGINEER'),
(267, 'EMR', 'Dell International services', '', 'QA', '1', '', '', '', 1880, '2013-02-18', '2015-07-17', 'Quality Analyst'),
(268, 'Robot Using Fpga ', 'Cetpa Infotech Pvt Ltd', '', 'Complete programming and design ', '1', 'In this we design a IR based robot which follow a particular  path.', 'ISE-11, Model sim', '', 1877, '2012-05-01', '2013-07-23', 'VLSI expert'),
(269, 'RF based robot', 'Cetpa Infotech Pvt Ltd', '', 'FPGA Design ', '1', '', '', '', 1877, '2012-05-01', '2013-07-23', 'VLSI expert'),
(270, 'usb2sata', 'Wipro Technologies (VLSI)', '', 'Design for Testability for a usb-sata bridge chip, working for client Renesas NEC.', '6', '', 'Synopsys DC and DFT TetraMAX ATPG.', '', 1812, '2010-08-31', '2011-12-02', 'Project Engineer in DFT'),
(271, 'Implementation of CAR Radio features', 'Delphi Automotive Systems', '', 'Development of Functional Unit', '6', '', '', '', 1911, '2014-06-12', '2015-09-30', 'Embedded Software Engineer'),
(272, 'Auto checking and correction of placement in physical design ', 'STMicroelectronics ', '', 'Development of automation, Algorithms, Scripting in TCL and Perl    ', '2', 'Developed automation for placing of the IP block near to memory such that data path and clock path should be balanced and error is reduced in Cadence-Encounter tool using TCL scripting.', 'cadence encounter, Prime Time ', 'Developed algorithms and write script in TCL and Perl ', 1910, '2014-07-21', '2015-06-26', 'Backend Automation engineer  '),
(273, 'Clock Data De-Rate', 'STMicroelectronics', '', 'Study the paper, Did changes in the design, Simulation Of the Design to check functionality , Pnr of the design.', '3', 'The design is about sensing of extra pessimism, added during signoff in order to qualify process variations during fabrications.\r\nïƒ˜ The sensor circuit is designed for 28nm & 14nm FDSOI technology.\r\nïƒ˜ Implementation of 28nm and 14nm design blocks (complete PNR) total flow is done till Physical verification\r\nfor dedicated TEST CHIP and SOC.', 'Virtuoso Inscisive-NCSIM Eldo â€“ SPICE,Encounter, Calibre, Prime Time', '', 1919, '2014-07-01', '2015-06-21', 'Intern'),
(274, 'Spartan 6 VPTB-20 board development, CADENCE ASIC tool Training for colleges and student', 'Vi Microsystems pvt ltd', '', 'In cadence EDA tool design the chip from scratch level andDevelopment of Educational board Spartan-6', '1', 'Interfacing Hardware component to FPGA, Developed on board for college Lab purpose, Installation and Demonstration of CADENCE EDA tool.', 'XILINX 14.1, Quartus -II\r\nCADENCE tools(Virtuoso, incisive, Encounter)', 'Interfacing the hardware component and HDL code for proper working, find out new solution for new tool and new software', 1780, '2013-09-23', '2015-10-31', 'Developer'),
(275, 'design of iq/it module for hevc h.265 decoder', 'path partner tech', '', 'development and  verification of the whole block', '1', '', '', '', 1944, '2012-12-18', '2015-07-27', 'senior vlsi design engineer'),
(276, 'Customized WiMAX system', 'CDOT ALCATEL LUCENT RESEARCH CENTER', '', 'VALIDATION,REAL TIME DEBUGGING', '4', 'MWS WII is a compact and self-contained 4G network-in-a-box that enables organizations to establish a trusted network for secure real-time mission-critical voice, video, data, and sensor communications anywhere, anytime.', 'QUARTUS-2,SIGNAL TAP ANALYZER,DIGITAL OSCILLOSCOPE', '', 1946, '2013-01-07', '2014-05-31', 'TRAINEE ENGINEER'),
(277, 'Customized WiMAX CPE', 'CDOT ALCATEL LUCENT RESEARCH CENTER', '', 'CODING,DOCUMENTATION,VALIDATION', '4', 'The WiMAX CPE is a customized version with added security features for military         applications. This CPE is operated in 2.3 to 2.4 GHz (TDD) frequency with 30dBm Tx output power and provides Communication with WiMAX base station. ', 'QUARTUS-2,XILINX-ISE,HYPERLYNX', '', 1946, '2014-03-03', '2015-04-30', 'ENGINEER'),
(278, 'COASTAL SURVEILLANCE RADAR', 'BHARAT ELECTRONICS LIMITED', '', 'TRANSCEIVER CABINET DESIGN,TECHNICAL DOCUMENTATION OF CABINET', '6', 'A COASTAL SURVEILLANCE RADAR FOR INDIAN NAVY.', '', '', 1950, '2014-01-16', '2014-09-23', 'GRADUATE APPRENTICE TRAINEE'),
(279, 'RAWL02MK-III', 'BHARAT ELECTRONICS LIMITED', '', 'SYSTEM DESIGN,TROUBLE SHOOTING OF HARD WARES, TECHNICAL DOCUMENTATION', '4', 'AN L BAND SURVEILLANCE RADAR FOR INDIAN NAVY', '', '', 1950, '2012-12-20', '2017-08-18', 'CONTRACT ENGINEER'),
(280, 'COASTAL SURVEILLANCE RADAR', 'BHARAT ELECTRONICS LIMITED', '', 'TRANSCEIVER CABINET DESIGN,TECHNICAL DOCUMENTATION OF CABINET', '6', 'A COASTAL SURVEILLANCE RADAR FOR INDIAN NAVY.', '', '', 1950, '2014-01-16', '2014-09-23', 'GRADUATE APPRENTICE TRAINEE'),
(281, 'Improve SoC verification flow', 'Freescale Semiconductor', '', 'Improvement in thr toggle coverages', '2', '', '', '', 1954, '2014-01-07', '2014-06-18', 'Intern'),
(282, 'Reference Manual generation', 'Freescale Semiconductor', '', 'Tool Automation and content improvement', '2', '', '', '', 1954, '2014-06-24', '2015-07-24', 'Information Developer'),
(283, 'Syncronise card,relay card', 'Aarchana Automation', '', 'Schemetic,Placement,Routing', '2', '', '', 'Efficient Routing using less area', 1972, '2015-07-09', '1999-11-30', 'Embeded Design Engineer'),
(284, 'Interfacing usb2.0 core & i2c core with AHB bus and verification of data transfers', 'Silicon Circuit Research Labs', '', 'ïƒ˜	OVM Verification environment for AHB bus, DDR.', '5', 'Designing of AHB bus, USB 2.0 core, I2C core and DDR blocks and interfacing these blocks for data transfer from master to slave. Here Processor is master and USB, I2C, DDRâ€™s are slaves. Communication between master to slave is done through AHB bus. ', 'OVM, SV, Questasim', 'OVM Verification, Constraint Randomization', 1977, '2015-02-09', '2016-01-30', 'Design Engineer'),
(285, 'Development of Active Noise Control System for pilot helmet', 'National Aerospace Laboratories, Bangalore', '', 'ANC algorithm coding in C language', '4', 'this project involves development of a standalone ANC system to be used by pilots in TEJAS aircraft to have a reduced noise effect inside the helmet.', '', '', 1989, '2011-09-01', '2013-12-01', 'Project Assistant'),
(286, 'Global Fulfilment Solution', 'Infosys', '', 'Application Develepment and Management', '5', 'Global Fulfillment Solution is an application designed for BANK OF AMERICA for the issuement of loans for corporations. Repayment of loans was tracked by the application alongwith certifying documents of the loanee.', 'Visual Studio 2010 \r\nMicrosoft SQL SERVER 2008', 'Understanding the application interfaces and manipulation of database objects. ', 1895, '2014-06-23', '2015-01-23', 'System Engineer'),
(287, 'Power System Modelling and Analysis', 'Tata Consultancy Services', '', 'Worked as a Module Lead for UK Power Networks, provided on-demand technical expertise on Power Networks to all the business users which helped in their analysis on Load Flow, Short Circuit, Contingency and Harmonics.', '6', 'Network Modelling and Analysis of Distribution Network(HV,EHV)by ensuring the Network Models are in line with Real time network.', '1. DIgSILENT PowerFactory\r\n2. DINIS', 'Prepared a detailed study report based on the data gathered from various systems which helped the management, make strategic decision regarding the outcome.', 2002, '2015-03-22', '2015-06-15', 'Systems engineer'),
(288, 'NA', 'NA', '', 'NA', '1', '', '', '', 1728, '2015-07-28', '2015-07-07', 'NA'),
(289, 'RTL Design and Implementation of the 3G-SDI Multimedia Processor IP along with associated logic.', 'Ittiam Systems Pvt Ltd', '', 'RTL Design and FPGA implementation.', '1', 'Worked on RTL Design and Implementation of 3G-SDI Audio, Video & VBI Processor along with associated logic such i2c, i2s, SPI and PCI Express.', 'Xilinx ISE 14.6 for design and Chipscope for FPGA implementation.', 'Getting acquainted to industrial multimedia standards, FPGA resource management and soft IP modification.', 1973, '2014-04-01', '2015-03-31', 'RTL Design Engineer'),
(290, 'Point of sale (Tata telecommunication) System', 'TCS', '', 'Development and maintenance of POS System', '2', '', '', '', 1983, '2013-04-01', '2014-11-29', 'System Engineer'),
(291, 'The theoretical aspects of Electronic and Magnetic properties of graphene and graphene nano ribbons', 'Jawaharlal Nehru Centre for Advanced Scientific Research', '', 'Theoretical Study of graphene and graphene nano ribbons', '5', '', 'ATK QuantumWise, Matlab', '', 2011, '2012-04-27', '2013-01-07', 'Research and Development Assistant'),
(292, 'Erricsson', 'IBM India Pvt. Ltd', '', 'Resolving Java related issues', '1', '', '', '', 1991, '2013-11-30', '2015-03-16', 'Associate System Engineer'),
(293, '', '', '', 'Designing of Inductive Sensors ', '5', '', '', '', 2011, '2014-01-01', '2014-07-25', 'Internship Student,'),
(294, 'Research Associate(R&D)', 'ERAM SCIENTIFIC SOLUTIONS Pvt Ltd Thiruvanathapuram', '', 'Research Associate(R&D)', '5', '', 'MPLAB, KEIL,AVR STUDIO.\r\nHi Tech C, GCC (Linux), CCS\r\nI2C,SPI\r\nPROTEUS Professional\r\nWindows (7, 8), Linux (Ubuntu, Centos)', '', 2018, '1970-01-01', '2014-07-05', 'Research Associate(R&D)'),
(295, 'Verification of Parker Processor', 'NVIDIA', '', 'Regression Management, automation using perl script  and verification of Interrupt  Controller Module (Basic Interrupt and register read write test)', '6', 'Verification of T186 (Parker) Processor', 'VERDI ,  VCS  , DVE , URG', 'Understanding functionality of Interrupt Controller Module and Modification  of some prewritten test using system verillog and UVM Methodology.', 1558, '2015-01-19', '2015-06-19', 'Intern'),
(296, 'Interfacing Peripheral Board', 'CIP Technologies Pvt. Ltd', '', 'Responsible for development of basic low level driver development for the interfaces for Zigbee, EEPROM and other modules', '5', 'MSP-Peripheral board is used as remote access unit using the GPRS/Zigbee transceiver. This peripheral board is connected with Magstripe Readers, Card Detectors, Meter Modules, Sensors Modules and a Camera.', 'Code Composer by Texas Instruments, MSP430F2132 microcontroller, C language.', '', 2007, '2011-01-01', '2011-11-01', 'Software engineer'),
(297, 'SD Card Interface with Microcontroller', 'CIP Technologies Pvt. Ltd', '', 'Responsible for Analysis, debugging and testing', '3', 'The SD CARD interfaced with MSP430F1232 micro controller.\r\nThe commands and responses of the SD CARD are analyzed and tested. The command is sent to the SD CARD and responses are obtained from the SD CARD through IO mapped SPI communication.\r\n', 'MSP430F1232 micro controller.', '', 2007, '2012-01-01', '2012-09-01', 'Software Engineer'),
(298, 'NA', 'NA', '', 'NA', '1', '', '', '', 1728, '2015-08-03', '2015-08-03', 'NA'),
(299, 'verification of ahb protocol for ahb wishbone bridge using sv', 'Pronessis Technologies pvt ltd', '', 'Preparing testcases and sv code', '1', 'design a bridge to communicate between to different bus architecture.', 'questasim 10.0b ', 'preparing testplan and cycle operation', 2098, '2014-04-24', '2015-06-27', 'verification enggineer');

-- --------------------------------------------------------

--
-- Table structure for table `tbl_corecompetancy`
--

CREATE TABLE IF NOT EXISTS `tbl_corecompetancy` (
  `idcorecompetancy` bigint(20) NOT NULL AUTO_INCREMENT,
  `corecompetancy` varchar(255) DEFAULT NULL,
  `idstudent` bigint(20) DEFAULT NULL,
  PRIMARY KEY (`idcorecompetancy`)
) ENGINE=InnoDB  DEFAULT CHARSET=latin1 AUTO_INCREMENT=15485 ;

--
-- Dumping data for table `tbl_corecompetancy`
--

INSERT INTO `tbl_corecompetancy` (`idcorecompetancy`, `corecompetancy`, `idstudent`) VALUES
(6, 'Good understanding in VLSI Design flows.', 2),
(7, 'Good understanding of fundamentals of Transistors and circuit theory ', 2),
(8, 'Good knowledge of Digital design Concepts', 2),
(9, 'Understanding in STA and analyzing timing reports.', 2),
(10, 'Hands on experience in  APR flow with Synopsys IC compiler', 2),
(11, 'Good understanding of fundamentals of Transistors and CMOS circuit theory.', 3),
(12, 'Good knowledge of Digital Design Concepts.', 3),
(13, 'Good knowledge about ASIC Design flow.', 3),
(14, 'Comprehensive knowledge in Physical Design Flow', 3),
(15, 'Efficient in high count macro placement during Floor planning.', 3),
(16, 'Experienced in floorplaning, placement, clock tree synthesis, optimization for timing closure at block level implementat', 4),
(17, 'Good understanding of fundamentals of CMOS Transistors and circuit theory.', 4),
(18, 'Good knowledge of Digital Design Concepts.', 4),
(19, 'Comprehensive knowledge of ASIC Flow.', 4),
(20, 'Hands on experience of using tools PrimeTime , ICC Synopsys.', 4),
(21, 'Analyzed data flow diagrams, performed floorplan with High Macro count, Power plan : IR drop and EM analysis', 5),
(22, 'Performed Timing driven placement, analysis of timing paths, timing reports, fix setup and hold, Slew skew optimization.', 5),
(23, 'Have ability to solve congestion and Timing issues at every stage of P&R flow & Good understanding of CRPR, OCV, MCMM co', 5),
(24, 'Solved DRC,LVS errors with help of Calibre, P/G short, Softchecks, Min/Max local and global density checks and DFM analy', 5),
(25, 'Understanding and resolving of issues like EM, Crosstalk and Antenna Effects.', 5),
(26, 'Good understanding of ASIC design flow and Physical design flow.', 6),
(27, 'Fundamental knowledge on low power VLSI design techniques.', 6),
(28, 'Good working knowledge of report extraction using Perl and TCL.', 6),
(29, 'Grouping of Macros and their placement during Floorplan.', 6),
(30, 'Analyzing timing reports generated before and after CTS.', 6),
(31, 'Good understanding of fundamentals of Transistors and circuit theory.', 7),
(32, 'Good knowledge of Verilog RTL coding.', 7),
(33, 'Good knowledge of Digitial Design Concepts.', 7),
(34, 'Good knowledge about ASIC Design flow.', 7),
(35, 'Attended technology intensive courses conducted by industry experts on VLSI domain.', 7),
(36, 'Good knowledge of Digitial Design Concepts.', 8),
(37, 'Good knowledge about ASIC Design flow.', 8),
(38, 'Good knowledge about Physical Design concepts.', 8),
(39, 'Good knowledge in STA concepts and analyzing timing reports.', 8),
(40, 'Good understanding of fundamentals of Transistors and circuit theory.', 8),
(41, 'Basic knowledge of Perl, Shell and TCL scripting.', 8),
(42, 'Good knowledge of Verilog RTL coding.', 8),
(43, 'Good working knowledge of Linux, and C programming.', 8),
(53, 'Good understanding of fundamentals of Transistors and circuit theory', 9),
(54, 'Good knowledge of Verilog RTL coding', 9),
(55, 'Good knowledge of Digital Design Concepts', 9),
(56, 'Excellent knowledge of IC Fabrication process', 9),
(57, 'Good in Timing Report Analysing skills', 9),
(58, 'Good understanding of fundamentals of Transistors and circuit theory', 9),
(59, 'Good knowledge of Verilog RTL coding', 9),
(60, 'Good knowledge of Digital Design Concepts', 9),
(61, 'Excellent knowledge of IC Fabrication process', 9),
(62, 'Good in Timing Report Analysing skills', 9),
(63, 'Good understanding fundamentals of MOS Transistors and Network theory', 10),
(64, 'Good knowledge of Digital Design Concepts', 10),
(65, 'Good knowledge of IC Fabrication process', 10),
(66, 'Good working knowledge of Linux', 10),
(67, 'Basic working knowledge on Perl and TCL', 10),
(68, 'Good knowledge on analysing timing reports', 10),
(69, 'Basic knowledge of power reduction techniques', 10),
(70, 'Efficient in high count macro placement during Floor planning', 10),
(71, 'Good exposure to technology by undergoing additional training in VLSI', 10),
(72, 'Basic knowledge on signal integrity and cross talk effects', 10),
(73, 'Comprehensive knowledge of physical design implementation and static timing analysis.', 11),
(74, 'In-depth knowledge in analyzing timing reports.', 11),
(75, 'Good knowledge of ASIC design flow.', 11),
(76, 'Good knowledge on power planning and clock tree synthesis.', 11),
(77, 'Efficient in high count macro placement during Floorplanning.', 11),
(78, 'Proficient in scripting languages - Perl, Shell, Tcl and Linux environment.', 11),
(79, 'Hands on experience with IC compiler, Prime Time, Calibre tools.', 11),
(80, 'Good understanding of Linux', 13),
(81, 'Familiar with the ASIC Design Flow', 13),
(82, 'Working knowledge of 90nm, 60nm, 45nm and 28nm process technologies', 13),
(83, 'Good understanding of MOS Device Physics', 13),
(84, 'Working knowledge of OPC and DFM rules', 13),
(85, 'Ability to analyse DRC and LVS errors', 13),
(115, 'As all companies are demanding experience candidates but I am the appropriate candidate without any experience.', 16),
(116, 'I can assure you that i am a quick learner and i can learn with minimum supervision.', 16),
(117, 'most of all i want a new challenges where i will be strengthen and grow along with your organization.', 16),
(118, 'I never compete with others, i compete with myself. ', 16),
(119, 'I love VLSI and i am passionately curious to start my career in VLSI field.', 16),
(120, 'Physical design', 21),
(121, 'Proficiency in AutoCAD Electrical, Solid Edge Package, MI-Power, MATLAB, Flash Magic.', 20),
(122, 'Proficiency in Robotics.', 20),
(123, 'Proficiency in PCB designing.', 20),
(124, 'Acquaintance with Switch and Gears.', 20),
(125, 'Acquaintance in Power Electronics.', 20),
(126, 'Knowledge of isolators,Optimiser, L/T pannels & solar inverters.', 20),
(127, 'In-depth knowledge in Low power VLSI designing, CMOS design process, VLSI physical design algorithms.', 23),
(128, 'RTL coding, HDL impelmentation', 23),
(129, 'Various Tools like synopsys Design Compiler, Cadence EDI,  Mentor Graphics IC flow, Modelsim, Xillinx ISE, MATLAB', 23),
(130, 'profound knowledge of different scripting languages like shell, Tcl.', 23),
(131, 'Familiar with Python and Perl language.', 23),
(132, 'ASIC Flow', 23),
(149, 'MATLAB, C, HSPICE, SigSim, Perl, Python', 26),
(150, 'MATLAB, C, HSPICE, SigSim, Perl, Python', 26),
(187, 'Good understanding of fundamentals of CMOS Transistors and circuit theory', 1),
(188, 'Basic knowledge of ASCI flow (RTL to GDSII)', 1),
(189, 'Good knowledge of Digital Design Concepts.', 1),
(190, 'Good exposure to technology by undergoing additional training in VLSI.', 1),
(191, 'Efficient in placement of high count macros during floor planning.', 1),
(192, 'Good understanding of fundamentals of CMOS Transistors and circuit theory', 1),
(193, 'Basic knowledge of ASCI flow (RTL to GDSII)', 1),
(194, 'Good knowledge of Digital Design Concepts.', 1),
(195, 'Good exposure to technology by undergoing additional training in VLSI.', 1),
(196, 'Efficient in placement of high count macros during floor planning.', 1),
(214, 'Analytical Thinking ', 42),
(215, 'Continuous Education ', 42),
(216, 'Creative Thinking ', 42),
(217, 'Interpersonal Relations ', 42),
(218, 'Results Oriented ', 42),
(261, 'Verilog-logic development,verification', 48),
(262, 'VHDL-logic development,verification', 48),
(263, 'C,C++ and Datastructres', 48),
(264, 'Digital Electronics', 48),
(265, 'Verilog-logic development,verification', 48),
(266, 'Verilog-logic development,verification', 48),
(267, 'VHDL-logic development,verification', 48),
(268, 'C,C++ and Datastructres', 48),
(269, 'Digital Electronics', 48),
(270, 'Verilog-logic development,verification', 48),
(314, 'Good working knowledge of Linux, C, Datastructures and Embedded C\r\n', 62),
(315, 'Have good knowledge and hands on experience in micro controller 8051, ARM 32bit micro controller (LPC2148) programming .', 62),
(316, 'Good knowledge on using tools such as  Keil IDE,  gcc compiler, Flash magic, gdb debugger, Wireshark for networking etc.', 62),
(317, 'Good Understanding of Serial Communication Protocols- UART, I2C,SPI\r\nGood knowledge on Gsm, GPS,zigbee and RF modules ', 62),
(318, 'Good hands-on experience on Linux System Programming, IPC Mechanisms and Posix threads in linux', 62),
(319, 'Good working knowledge of Linux, C, Datastructures and Embedded C\r\n', 62),
(320, 'Have good knowledge and hands on experience in micro controller 8051, ARM 32bit micro controller (LPC2148) programming .', 62),
(321, 'Good knowledge on using tools such as  Keil IDE,  gcc compiler, Flash magic, gdb debugger, Wireshark for networking etc.', 62),
(322, 'Good Understanding of Serial Communication Protocols- UART, I2C,SPI\r\nGood knowledge on Gsm, GPS,zigbee and RF modules ', 62),
(323, 'Good hands-on experience on Linux System Programming, IPC Mechanisms and Posix threads in linux', 62),
(324, 'Verilog HDL', 63),
(325, 'VHDL', 63),
(326, 'FPGA Design', 63),
(327, 'Xilinx ISE Simulator', 63),
(328, 'RTL Design', 63),
(329, 'Cadence Simulator', 63),
(330, 'C programming language', 63),
(332, 'â–ª Technical Research â–ª Project Coordination â–ª Report Preparation â–ª Designing Circuits â–ª Hardware-Software Integration â–ª ', 65),
(333, 'â–ª Technical Research â–ª Project Coordination â–ª Report Preparation â–ª Designing Circuits â–ª Hardware-Software Integration â–ª ', 65),
(355, 'Highly dedicated and self-motivated', 72),
(399, 'ASIC flow with emphasis on Physical Design', 74),
(400, 'Has Good Knowledge in Floor Planning & Power Planning.', 74),
(401, 'Good Placement by improving congestion and timing.', 74),
(402, 'CTS building by meeting targets like skew and insertion delay.', 74),
(403, 'Routing issues like cross talk and electro-migration.', 74),
(1016, 'Good knowledge of CMOS device physics and transistor operation', 60),
(1017, 'Good knowledge of Digital Design Concepts', 60),
(1018, 'Good working experience on 180nm, 90nm & 28nm technology nodes', 60),
(1019, 'Understanding of layout dependent proximity effects like wpe & lod', 60),
(1020, 'Good knowledge of SRAM architecture & layout design', 60),
(1021, 'Good knowledge of CMOS device physics and transistor operation', 60),
(1022, 'Good knowledge of Digital Design Concepts', 60),
(1023, 'Good working experience on 180nm, 90nm & 28nm technology nodes', 60),
(1024, 'Understanding of layout dependent proximity effects like wpe & lod', 60),
(1025, 'Good knowledge of SRAM architecture & layout design', 60),
(1092, 'Verilog HDL, Matlab, FPGA, OrCAD, CCS', 93),
(1103, 'Good software and scripting skills Perl, Tcl to enhance design automation and flow and physical synthesis improvements.', 34),
(1104, ' Good hands-on experience with Floor planning, power planning, placement, timing optimization.', 34),
(1105, 'Good understanding of static timing analysis (STA), EM/IR and sign-off flows ', 34),
(1106, 'Good knowledge of Verilog RTL coding and Digital Design Concepts', 34),
(1107, 'Good working knowledge of Linux, and C programming', 34),
(1108, 'Good knowledge about ASIC Design flow.', 34),
(1109, 'Good understanding of fundamentals of Transistors and circuit theory ', 34),
(1110, 'Basic knowledge of power reduction techniques.', 34),
(1111, 'Hands on experience on physical verification DRC and LVS using Hercules', 34),
(1112, 'Good knowledge of design and verification of Memory elements.', 34),
(1997, 'Establishing Focus\r\n', 87),
(1998, 'Providing Motivational Support', 87),
(1999, 'Fostering  Teamwork', 87),
(2000, 'Analytical Thinking', 87),
(2121, 'Comp1', 98),
(2122, 'Comp2', 98),
(2123, 'Comp3', 98),
(2124, 'Comp4', 98),
(2813, 'Good understanding of fundamentals of Transistors and circuit theory.', 56),
(2814, 'Good knowledge of digital design concepts and ASIC design flow.', 56),
(2815, 'Good exposure to full custom flow and worked on 180nm,90nm and 28nm technology nodes. ', 56),
(2816, 'Skilled in Layout area optimization and routing optimization techniques.', 56),
(2817, 'Ability to interpret different kind of DRC errors.', 56),
(2818, 'Ability to interpret different kind of LVS errors such as stamping conflict,opens,shorts,incorrect nets.', 56),
(2819, 'Good understanding of Analog layout design techniques.', 56),
(2820, 'Basic understanding of DFM rules such as antenna, metal density, EOL and via doubling.', 56),
(2821, 'Basic understanding of Electrostatic Discharge (ESD), latch up,signal integrity issues and layout proximity effects.', 56),
(2822, 'Good knowledge of FPGA design flow.', 56),
(2960, ' Very good at developing and debugging self-checking testbenches  to verify RTL design using Verilog and System Verilog.', 84),
(2961, 'Very good at developing verification Testbench with constrained random methodology (UVM).', 84),
(2962, 'Very strong background in Digital design and basic understanding of FPGA flow.', 84),
(2963, 'Very proficient in reading a design specification and developing a verification plan for the same.', 84),
(2964, 'Skilled in test plan development and writing test cases for a RTL design.', 84),
(2965, 'Very good at developing testbenches with high functional coverage.', 84),
(2966, 'Very good at developing testbenches with high code coverage.', 84),
(2967, 'Very proficient in understanding communication protocols.', 84),
(2968, 'Familiar with the ASIC design flow(including back-end design).', 84),
(2969, 'Good knowledge of perl and shell scripting .', 84),
(3143, 'Good understanding of ASIC and FPGA design flow.', 81),
(3144, 'Very good knowledge of writing RTL models in Verilog.', 81),
(3146, 'Strong background in Digital Logic Design and System Verilog .', 81),
(3148, 'Developing self-checking testbench architecture using System Verilog and UVM.', 81),
(3150, 'Writing Constraint Random and Directed test.', 81),
(3152, 'Possess skill to understand existing UVM environment.', 81),
(3154, 'Good knowledge of test plan and verification methodologies.', 81),
(3155, 'Good knowledge of OOPS concepts and basic C programming.', 81),
(3157, 'Familiar with PERL Scripting language.', 81),
(3159, 'Familiar with Synthesis and Static Timing Analysis concepts.', 81),
(3394, 'Good understanding of fundamentals of Transistors and CMOS device operation.', 83),
(3395, 'Good exposure to technology by undergoing additional training in VLSI.', 83),
(3396, 'Proper knowledge on IC Fabrication process and Full Custom flow.', 83),
(3397, 'Good knowledge on Device matching techniques in Analog Layouts.', 83),
(3398, 'Worked on technology nodes like 180nm, 90nm and 28nm with proper industrial exposure.', 83),
(3399, 'Ability to interpret different types of LVS errors such as stamping conflict, incorrect nets and shorts.', 83),
(3400, 'Basic understanding of DFM rules such as antenna, metal density, EOL and via doubling.', 83),
(3401, 'Basic understanding of Electrostatic Discharge (ESD), latch up and signal integrity issues.', 83),
(3402, 'Proper knowledge on layout dependent proximity effects like WPE and LOD.', 83),
(3403, 'Good working knowledge of Linux, C programming and PERL scripting.', 83),
(3499, 'Good understanding of fundamentals of Transistors and circuit theory', 90),
(3500, 'Good knowledge of Digital Design Concepts', 90),
(3501, 'Worked on 180 nm, 90nm and 28 nm technologies ', 90),
(3502, 'Physical verification on DRC and LVS', 90),
(3503, 'Ability to analyse and resolve various LVS errors like incorrect ports, missing instances, incorrect nets.', 90),
(3504, 'Ability to review, analyse and report bugs in DRC and LVS rule deck of 90nm technology', 90),
(3505, 'Ability to do efficient floor-planning with area optimization, diffusion sharing', 90),
(3506, 'Understanding of device matching techniques like inter-digitization for sensitive transistor pair ', 90),
(3507, 'Good working knowledge of Linux environment ,Basic knowledge of Verilog RTL coding', 90),
(3508, 'Knowledge of IC Fabrication process', 90),
(3531, 'Strong analytical and problem solving skills.', 47),
(3532, 'Good knowledge of Logic Design and Circuit theory concepts.', 47),
(3533, 'Good understanding of VLSI concepts and ASIC Design flow.', 47),
(3534, 'Good exposure to Full-custom flow which includes effective layout designing and physical verification (DRC & LVS)', 47),
(3535, 'Worked on 180nm, 90nm and 28nm technology nodes.', 47),
(3536, 'Skilled in Layout area optimization techniques and routing optimization techniques.', 47),
(3537, 'Proficient in solving LVS errors such as net errors,opens,shorts,stamping conflict,property errors.', 47),
(3538, 'Basic understanding of ESD,WPE,LOD,Antenna-effect, Latch-up concepts.', 47),
(3539, 'Skilled in Analog Layout designing and device matching techniques.', 47),
(3540, 'Fundamental understanding of FPGA flow.', 47),
(3696, 'Digital IC Design', 110),
(3697, 'Memory design', 110),
(3698, 'Standard Cell development', 110),
(3699, 'Layout design', 110),
(3794, 'Positive Attitude', 122),
(3795, 'Hardworking', 122),
(3796, 'Self Learner', 122),
(3810, 'Good Knowledge on Digital Design', 129),
(3811, 'Good in programming on Verilog language', 129),
(3812, 'Good in simulation tools like ADS,Xilinix,Modelsim,', 129),
(3816, 'System Verilog and Open Verification Methodology, Verilog , Perl and Bash scripting, MATLAB', 130),
(3817, 'Good in analyzing Timing Reports', 70),
(3818, 'Good at verilog and RTL coding', 70),
(3819, 'Good understanding of MOS basics and Circuit Theory', 70),
(3820, 'Have good understanding and worked in the unix system environment', 70),
(3821, 'Good at writing and maintaining TCL scripts', 70),
(3822, 'Good understanding of the ASIC Design flow', 70),
(3823, 'Good at Perl Scripting', 70),
(3824, 'Good at Digital Logic design', 70),
(3825, 'Good knowledge of IC Fabrication process', 70),
(3826, 'Have Taken additional Training in Physical Design with a Hands on Project', 70),
(3844, 'Have knowledge of c language', 145),
(3845, 'Have knowledge of c++ language', 145),
(3846, 'Programming Skills in verilog ', 145),
(3847, 'Verifictaion of testbenches in system verilog language', 145),
(3848, 'Basic understanding of Universal verification Methodology', 145),
(3849, 'Knowledge of basic standard protocols  like AHB,APB', 145),
(3870, 'o	Good understanding of MOSFET electrical characteristics.', 148),
(3871, 'o	CMOS digita &, analog circuit design based on transistor-level circuit simulation.', 148),
(3872, 'o	Good understanding of power, performance, and area tradeoffs. ', 148),
(3873, 'o	Understanding of layout Design at the transistor level.', 148),
(3874, 'o	Experience with transistor level circuit simulations.', 148),
(3875, 'o	Experience with Schematic and Layout Capture: Cadence schematic or equivalent. ', 148),
(3876, 'o	Experience with physical  verification tools: DRC, LVS, ERC (cadence).', 148),
(3877, 'o	Good understanding of transistor level device physics.', 148),
(3878, 'o	Good understanding and exposure with transistor level designing of static circuits including state retaining elements ', 148),
(3879, 'o	Good understanding of basic concepts of Schematic development and simulation verification.', 148),
(3919, 'VERILOG HDL  \r\n\r\n\r\n\r\n\r\n', 118),
(3920, 'SYSTEM VERILOG, \r\n', 118),
(3921, ' UVM\r\n', 118),
(3922, 'Digital Logic Design Concepts\r\n', 118),
(3923, ' Static Timing Analysis\r\n', 118),
(3924, 'Basic Layout design\r\n', 118),
(3953, '1.Verilog RTL designing.     2. System verilog       3.Exposure to DFT,STA,CTS.      ', 150),
(3954, '1.Experience of using Modelsim,Xillix ISE, questasim,Hspice Tools', 150),
(3955, '1.Quick learner.       2. ability to work in Team       3.Time punctuality    4.Positive apprach towards goal.', 150),
(3956, '1.Knowledge of  FPGA,CPLD   2. Exposure  to AMBA protocol', 150),
(3957, 'Scripting language    : PERL. \r\nHDL/HVL                        : Verilog , VHDL, SystemVerilog.\r\n', 149),
(3958, 'EDA tool                      : Xilinx ISE design suite, ModelSim, Questasim.', 149),
(3959, 'Pre layout Simulator: Microwind Lite, H-spice.', 149),
(3960, 'Layout editor              : Tanner tool (l-edit, s-edit, w-edit).', 149),
(3961, 'Proficient in developing RTL code and Testbench in Verilog and SystemVerilog.', 149),
(3962, 'Comprehensive understanding of Coverage Driven Methodology ,RTL coding, FSM based design, Code Coverage', 149),
(3963, 'Comprehensive understanding of Functional Coverage, CMOS Design.', 149),
(3964, 'Verification methodology OVM.', 149),
(3965, 'Good understanding of FIFO and AMBA Protocols.', 149),
(4116, 'Cadence Encounter,TCL ,Layout.', 182),
(4125, 'Analytical Thinking - Applies logic to solve problems and get the job done.', 183),
(4126, 'Computer Competency - Is skilled at operating a computer.', 183),
(4127, 'Creative Thinking - Ability to look outside the box and develop new strategies.', 183),
(4128, 'Decision Making - Can make decisions and take responsibility for them. ', 183),
(4129, 'Even Temperament - Controlling emotions and not retaliating to negative behavior.', 183),
(4130, 'Interpersonal Relations - Exhibits respect and understand of others to maintain professional relationships.', 183),
(4131, 'Problem Solving - Solves problems while ensuring rules and directives are followed.', 183),
(4132, 'Results Oriented - Achieves goals in a timely manner while providing excellent client service', 183),
(4133, 'Thorough knowledge of ASIC design flow including both frontend and backend', 185),
(4134, 'Hands-on experience on Tsmc45nm, Tsmc90nm, and Tsmc180nm technology nodes.', 185),
(4135, 'Very much familiar with Timing Verification using Common Timing Engine (Cadence)', 185),
(4136, 'Ample practice on PERL-automation and Good knowledge of DFT concepts.', 185),
(4137, 'Well known with few interface designs such as USB, PCI, AMBA', 185),
(4138, 'Capable of performing Code-Coverage verification for given specifications ', 185),
(4139, 'at present started learning \r\nSystem verilog', 185),
(4140, 'Worked with DE1 and DE2 Altera FPGA kits belonging to cyclone family', 185),
(4143, 'Hard working', 190),
(4144, 'Likes to take new challenges', 190),
(4145, 'Verilog', 191),
(4146, 'System Verilog', 191),
(4147, 'FPGA- Spartan3 and Spartan6', 191),
(4148, 'ModelSim', 191),
(4149, 'QuestaSim', 191),
(4150, 'Xilinx ISE', 191),
(4151, 'I  Best  of   my  Knowledge  and  talent', 192),
(4152, 'Good   Employee  of  Hardwork', 192),
(4153, 'I  have  a   credit  of   company', 192),
(4154, 'My  Education  Is  useful  to  work  and  i  able  to  prove  myself', 192),
(4155, 'To extend all my efforts to the growth and development ', 192),
(4156, 'The organization through creative and innovative ideas', 192),
(4169, 'I am good at  VLSI  basics', 109),
(4170, 'I have a strong knowledge on Analog & digital  IC design', 109),
(4171, 'i have a good command on verilog, python, matlab', 109),
(4172, 'I know the tools like cadence, LTspice,magic,TINA very well ', 109),
(4173, 'I have worked with  45nm & 90nm  technologies    ', 109),
(4174, 'I have  good  presentation skills (I am presenting my research project for every 2 months before the RPAC members)', 109),
(4232, 'IT,CS,JAVA, CLOUD, SQL, ANDROID', 203),
(4233, 'CLOUD COMPUTING', 203),
(4234, 'JAVA', 203),
(4235, 'BI', 203),
(4281, 'i have been using verilog as HDL language', 206),
(4282, 'i have done a workshop on front end designing for 3 days from signatrix system, coimbatore', 206),
(4283, 'I have got the basics on Cadence(virtuoso)', 206),
(4284, 'good at digital design concepts', 207),
(4285, 'proficient in C coding', 207),
(4286, 'good knowledge in verilog', 207),
(4287, 'aware of FPGA architectures ', 207),
(4288, 'comfortable with system verilog', 207),
(4289, 'basic knowledge in linux', 207),
(4296, 'good hands on verilog coding,test benches and verification,timing analysis,basic ruby,digital designing,pcb designing', 184),
(4297, 'working on research paper for fastest multiplier', 184),
(4345, 'Cadence Virtuoso Schematic design ,layout design, verification(DRC ,LVS) , parasitic extraction', 223),
(4346, 'Cadence Virtuoso spectre , post layout simulation , GDS II conversion ', 223),
(4347, 'Tanner EDA (S-edit, L-edit , W-edit)', 223),
(4348, 'Xilinx FPGA design ', 223),
(4349, 'Full custom and semi-custom design', 223),
(4350, 'Perl Scripting language', 223),
(4351, 'Linux and window operating system', 223),
(4352, ' Verilog HDL ,VHDL, C,C++  programming language', 223),
(4353, 'RTL , RF design ,ASIC and Soc design', 223),
(4384, 'Strong background of ASIC physical design:Floor planning with high macro count, PNR, CTS, Routing, DFM/DRC/LVS.', 25),
(4385, 'Good at design closure (congestion, timing constraints, Clock Tree synthesis and physical verification).', 25),
(4386, 'Resolving various timing violations (setup,hold,max tran/cap) of various timing path under various OCV & MCMM condition.', 25),
(4387, 'Understanding and resolving of DRC and LVS errors with the help of Calibre, P/G shorts, opens, soft checks.', 25),
(4388, 'Familiar with DFM (Antenna) issues, signal integrity challenges.', 25),
(4389, 'Expertise in signoff closure- Timing with SI and OCV, Power planning, EM/IR and Physical Verification at block level.', 25),
(4390, 'Working Knowledge of Linux and scripting language PERL, TCL with synopsys tools.', 25),
(4391, 'Good knowledge of Digital Logic Design Concepts and hardware descriptive language (Verilog, VHDL).', 25),
(4392, 'Good Knowledge of CMOS Concepts and Circuit Theory.', 25),
(4393, 'Hands on experience on VLSI tools- Design Compiler, IC Compiler, PrimeTime, Modelsim, ICStudio, Calibre.', 25),
(4414, 'Analytical Thinking - Applies logic to solve problems and get the job done. ', 228),
(4415, 'Client Service - Ability to respond to the clients and anticipate their needs', 228),
(4416, 'Computer Competency - Is skilled at operating a computer.', 228),
(4417, 'Semiconductors,Electronic Devices,Digital Circuits and Network Analysis ', 228),
(4420, 'verilog,  vhdl, ', 229),
(4421, 'plc ladder diagram, project handling', 229),
(4467, 'Good understanding of fundamentals of Transistors and CMOS device operation.', 82),
(4468, 'Good exposure to technology by undergoing additional training in VLSI.', 82),
(4469, 'Good knowledge on Device matching techniques and optimization techniques.', 82),
(4470, 'Worked on 180nm, 90nm and 28nm technology nodes.', 82),
(4471, 'Ability to interpret different kind of LVS errors such as stamping conflict,incorrect nets, shorts ,opens & fixing them.', 82),
(4472, 'Good understanding of Electromigration, Electrostatic Discharge (ESD), latch up and signal integrity issues.', 82),
(4473, 'Good understanding of DFM rules such as antenna effects, metal density, EOL and via doubling.', 82),
(4474, 'Good understanding of layout proximity effects such as WPE and LOD.', 82),
(4475, 'Hands on experience in Xilinx ISE, Tanner EDA tool suite, Mentor Graphics IC studio.', 82),
(4476, 'Good knowledge of STA and Physical Design flow. ', 82),
(4532, 'ADVANCED CERTIFICATION IN VLSI DESIGN & VERIFICATION', 253),
(4533, 'B-Tech project on  MAT-LAB 2011a and MPEG STREAM CLIP 1.9.2', 253),
(4534, 'Participated training program on PCB Making', 253),
(4535, 'Having membership in IETE Student Forum', 253),
(4536, 'Participated in various events conducted by colleges in Graduation and masters Level.', 253),
(4537, 'Got N.C.C   A, B& C certificate in college level.', 253),
(4541, 'VHDL, Verilog, Xilinx FPGA (Chipscope, CoreGen, SystemGen)', 254),
(4542, 'Cadence (Virtuoso and Encounter), ModelSim, Xilinx.', 254),
(4543, 'C, C++.', 254),
(4544, 'Strong in Verilog, ', 79),
(4545, 'RTL DEscription coding', 79),
(4546, 'Basic knowledge in System Verilog', 79),
(4547, 'Working in VLSI based Academic Project Center', 79),
(4548, 'Basic knowledge in Cadence(layout design and RTL coding), Soc Encounter', 79),
(4551, 'Good knowledge in C, C++, MATLAB Simulink, PLC, SCADA, VFD, Field Instrumentation, HMI', 256),
(4552, 'Ready to travel & relocate immediately', 256),
(4583, 'developer,tester,designer,R&D,administater', 263),
(4598, 'MATLAB programmer', 266),
(4599, 'VHDL / FPGA Design (Modelsim)', 266),
(4600, 'Image processing', 266),
(4601, 'PCB Design (PADS Layout)', 266),
(4602, 'Analog Electronics circuits and Digital electronic Circuits.', 266),
(4603, 'PSPICE and MI-POWER', 266),
(4619, 'VHDL', 258),
(4620, 'Xilinx IDE, ModelSim', 258),
(4621, 'FPGA', 258),
(4622, 'Digital Circuits', 258),
(4623, 'C, Embedded C', 258),
(4624, 'Digital Design', 258),
(4625, 'NGSpice', 258),
(4674, 'Xilinx System Generator,MATLAB', 269),
(4683, 'Analog Design in Tanner EDA, Microwind, DSCH.', 274),
(4684, 'RTL design in VHDL & Verilog.', 274),
(4685, 'Working Knowledge in Cadence Soc Encounter and Virtuoso.', 274),
(4686, 'Modelsim & Xilinx tools exposure and knowledge.', 274),
(4687, 'Good Digital design concepts.', 274),
(4688, 'Problem Solving.', 274),
(4689, 'Physical Design.', 274),
(4690, 'digital logic fandamental like basic and advance digital', 24),
(4691, 'study of FSM and TIMING', 24),
(4692, 'basic FPGA architecture', 24),
(4693, 'xilinx tools flow like plan ahead vavado for logic design', 24),
(4694, 'Verilog HDL&introduction of custom layout', 24),
(4695, 'fundamental of CMOS theory,IC layout,standard cell, analog', 24),
(4696, 'introduction to standard cell layout like inverter &gate', 24),
(4697, 'working knowledge of verification like DRC, LVS', 24),
(4698, 'knowledge of spice language', 24),
(4699, 'UNIX & TCL with knowledge of scripting', 24),
(4700, 'Analytical Thinking - Applies logic to solve problems and get the job done.', 288),
(4701, 'Decision Making - Can make decisions and take responsibility for them', 288),
(4702, 'Computer Competency - Is skilled at operating a computer.', 288),
(4703, 'Excellent communication - Can use language effectively to gather information and facilitate the exchange of ideas.', 288),
(4704, 'Leadership - The ability to establish a team effort that promotes working towards a common goal.', 288),
(4705, 'Results Oriented - Achieves goals in a timely manner while providing excellent client service.', 288),
(4706, 'Ethics - Has personal and professional ethics and fosters a diverse and respectful workplace.', 288),
(4707, 'Creative Thinking - Ability to look outside the box and develop new strategies.', 288),
(4708, 'Problem Solving - Solves problems while ensuring rules and directives are followed.', 288),
(4714, 'Good understanding of ASIC and FPGA design flow.', 54),
(4715, 'Good knowledge of writing RTL models in Verilog.', 54),
(4716, 'Strong background in Digital Logic Design and System Verilog ', 54),
(4717, 'Developing self-checking testbench architecture using System Verilog and UVM.', 54),
(4718, 'Writing Constraint Random and Directed test.', 54),
(4719, 'Good knowledge of test plan and verification methodologies', 54),
(4720, 'Possess skill to understand existing UVM environment.', 54),
(4721, 'Good knowledge of OOPS concepts and basic C programming', 54),
(4722, 'Familiar with PERL Scripting language.', 54),
(4723, 'Familiar with Synthesis and Static Timing Analysis concepts.', 54),
(4754, 'Good understanding of fundamentals of Transistors and circuit theory', 303),
(4755, 'Good knowledge of Verilog RTL coding', 303),
(4756, 'Good knowledge of Digitial Design Concepts', 303),
(4757, 'Implemented a VLSI and/or embedded project during my post grad', 303),
(4758, 'Excellent knowledge of IC Fabrication process', 303),
(4759, 'Good working knowledge of C programming', 303),
(4765, 'Designing through Verilog HDL', 305),
(4766, 'Verification methodology(UVM) ', 305),
(4767, 'Preparing reports through Scripting languages(PERL)', 305),
(4768, 'Proficient in coding (C)', 305),
(4769, 'OOPS concepts', 305),
(4797, 'My master thesis project was in analog domain i.e design of pipeline ADC so i have a good knowledge in that. ', 309),
(4798, 'I have done other projects also in different domain.\r\n', 309),
(4799, 'Design of low power test pattern generator', 309),
(4800, 'ASIC implementation of two stage pipelined multiplier/', 309),
(4801, 'Design of high performance low power 8 bit ALU.', 309),
(4802, 'Design of clock path elements for deep sub micron technology using FinFets.\r\n', 309),
(4803, 'FPGA implementation on Home automation system', 309),
(4804, 'so there are many areas where i have worked and have a good knowledge in that', 309),
(4822, 'Very good knowledge in VLSI Fabrication Flow, Digital and Analog VLSI Design.', 158),
(4823, 'Good knowledge on Cadence EDA Tools (Virtuoso, Spectre, Assura).', 158),
(4824, 'Good knowledge on ASIC (Netlist to GDS II) flow.', 158),
(4825, 'Proper Knowledge in CMOS technology and Chip Manufacturing.', 158),
(4826, 'Good knowledge on SRAM architecture and Layout design.', 158),
(4827, 'Cadence EDA tools: very well versed in using virtuoso, assura, spectre', 158),
(4828, 'Good at basic programming and analytical skills.', 158),
(4829, 'Excellent English communication skills, both written and verbal.', 158),
(4830, 'Have been exposed to Fabrication Equipment and Fabrication Process as a part of the curriculum.', 158),
(4840, 'Cadence â€“ NC Launch, RTL Complier', 315),
(4841, 'Cadence â€“ SoC Encounter (Back-end)', 315),
(4842, 'C, C++, PERL, TCL', 315),
(4843, 'Verilog', 315),
(4844, 'Worked on â€“ 45nm, 90nm & 180nm Nodes', 315),
(4845, 'Mentor Graphic- Model-Sim', 315),
(4846, 'Altera Quartus â€“ II', 315),
(4847, 'FPGA : Cyclone II 2C20 & 2C35 (ALTERA)', 315),
(4848, 'Matlab', 315),
(4849, 'Understanding specification.', 317),
(4850, 'Microarchitecture design and fsm description', 317),
(4851, 'Arriving at Block level design', 317),
(4852, ' Verilog Coding', 317),
(4853, 'Test plan creation', 317),
(4854, 'C language profficiency.', 317),
(4879, 'â€¢	M-Tech in Electronics with specialization in VLSI & Embedded Systems from Cochin University of Science and Technology ', 333),
(4880, 'â€¢	Proficiency in technical computing using MATLAB & model based designing using Simulink and Xilinx System Generator', 333),
(4881, 'â€¢	 Knowledge on VLSI fundamentals, ASIC design flow, digital electronics, design implementation and verification', 333),
(4882, 'â€¢	Strong communication, collaboration &interpersonal skills with proficiency in grasping new technical concepts quickly ', 333),
(4883, 'â€¢	Abilities in handling multiple priorities, with a bias for action and a genuine interest in personal and professional ', 333),
(4884, 'â€¢	Executed various academic projects using Xilinx ISE, Modelsim, Cadence Virtuoso, LT Spice, LabVIEW, IAR embedded workb', 333),
(4885, 'â€¢	Knowledge of software languages such as C/C++ & Embedded C , hardware description languages such as VHDL & Verilog and', 333),
(4886, 'â€¢	In-depth knowledge in System on Chip Design and CPLD & FPGA Architectures', 333),
(4887, 'HDLâ€™s  : Verilog , VHDL', 38),
(4888, 'HDL Simulators   : Modelsim,Isim(Verilog/VHDL)', 38),
(4889, 'EDA TOOLS : Xilinx ISE /XST(Verilog/VHDL)', 38),
(4890, 'FPGA: Spartan 3A', 38),
(4891, 'Protocols : SPI,I2C,UART', 38),
(4892, 'HDLâ€™s  : Verilog , VHDL', 38),
(4893, 'HDL Simulators   : Modelsim,Isim(Verilog/VHDL)', 38),
(4894, 'EDA TOOLS : Xilinx ISE /XST(Verilog/VHDL)', 38),
(4895, 'FPGA: Spartan 3A', 38),
(4896, 'Protocols : SPI,I2C,UART', 38),
(4914, 'vhdl, verilog,system verilog', 351),
(4915, 'xilinx,actel fpga', 351),
(4916, 'xilinx ise,actel libero,modelsim,questa sim', 351),
(4917, 'verification using logic analyzer', 351),
(4918, 'Excellent Coding Skills', 350),
(4919, 'Good Logical Thinking', 350),
(4920, 'Strong Organizational Skills', 350),
(4921, 'Analytical Thinking', 350),
(4922, 'Conflict Resolution', 350),
(4923, 'Good Management Skills', 350),
(4924, 'Excellent communication and Writing Skills', 350),
(4948, ' Ability to adapt to changes while keeping focus on goals and apply knowledge to new circumstances', 355),
(4949, 'Provides assistance, information, or other support to others, to build or maintain relationships with them', 355),
(4950, 'â–ª Technical Research â–ª Project Coordination â–ª Report Preparation â–ª Designing Circuits â–ª Hardware-Software Integration â–ª ', 359),
(4951, 'Requirements Gathering â–ª Testing and Validation', 359),
(4952, 'Good Knowledge on VLSI Design and Front end Design Tools', 338),
(4953, 'Good awareness on High end architectures and testing', 338),
(4954, 'Good design abilities of digital design', 338),
(4955, 'Sound knowledge on verilog/VHDL', 338),
(4956, 'Hand Of experience in Physical Design of different circuits DRC, LVS.', 338),
(4957, 'Sound Knowledge in c++ and Java', 338),
(4958, 'Experience with Device Drivers and RTOS ', 338),
(4975, 'GOOD KNOWLEDGE IN DIGITAL DESIGN', 357),
(4976, 'WORKING KNOWLEDGE IN VERILOG', 357),
(4977, 'STRONG KNOWLEDGE IN VHDL', 357),
(4978, 'HANDS ON EXPERIENCE USING FPGA BOARDS', 357),
(4979, 'WORKING EXPERIENCE WITH XILINX TOOL', 357),
(4980, 'GOOD KNOWLEDGE IN USING MODELSIM', 357),
(4981, 'KNOWLEDGE IN 8051 CONTROLLER', 357),
(4982, 'PROGRAMMING SKILLS IN MATLAB FOR IMAGE PROCESSING', 357),
(4989, 'i am having I2C, SPI, UART and USB protocol knowledge', 221),
(4990, 'I am having depth knowledge in Tanner EDA, Modelsim and Xilinx tool', 221),
(4991, 'I know Verilog, VHDL and basics of system verilog', 221),
(4992, 'ANALOG LAYOUT DESIGN', 14),
(4993, 'ASIC DESIGN', 14),
(4994, 'PHYSICAL DESIGN', 14),
(4995, 'RTL DESIGN', 14),
(4996, 'CMOS DESIGN', 14),
(4997, 'VERILOG HDL', 14),
(4998, 'VHDL', 14),
(4999, 'FPGA', 14),
(5000, 'CADENCE TOOLS', 14),
(5013, 'Working experience in analyzing requirements and design solutions.', 115),
(5014, 'Proficient in HDL languages (Verilog, System Verilog) along with VLSI main concepts.', 115),
(5015, 'Working experience on Project Version management using GIT tool.', 115),
(5016, 'Working experience in using different EDA tools Synopsys Design Compiler, ICC compiler, Mentor Graphics IC station, Spyg', 115),
(5017, 'In-depth knowledge in Low power VLSI designing, CMOS design process, Physical design algorithms, Static Timing Analysis,', 115),
(5018, 'Working experience in TCL, shell, Perl and Python scripting and C, C++ programming language', 115),
(5019, 'Developing, testing, troubleshooting and debugging of the application. ', 115),
(5020, 'An appetite for learning new things and technologies', 115),
(5021, 'An ability to understand client requirement and provide the best solution', 115),
(5027, 'KNOWLEDGE OF VLSI DESIGN VERILOG, SYSTEM VERILOG, VCS, QUESTA', 378),
(5028, 'KNOWLEDGE OF ANALOG SIMULATION TOOLS ICFB', 378),
(5029, 'BASIC KNOWLEDGE OF LAYOUT TOOL', 378),
(5030, 'PROGRAMMING SKILL C, PERL, SHELL', 378),
(5031, 'UNDERSTANDING OF LINUX, DONE SYSTEM LEVEL AND KERNEL LEVEL PROGRAMS', 378),
(5048, 'Experience in Multi layer PCB design ', 376),
(5049, 'Trained in VHDL programming ', 376),
(5050, 'Knowledge on Microcontroller programming', 376),
(5051, 'Exposure on Xilinx tool', 376),
(5052, 'Knowledge on Embedded C programming using Keil', 376),
(5076, 'Worked on TSMC 130 nm, GPDK 45 nm,28 nm.', 363),
(5077, 'Worked on Cadence virtuoso 6.1.4,6.1.6', 363),
(5078, 'Verification tools used for layout are ASSURA, PVS', 363),
(5079, 'Knowledge on SKILL code also. Used some skill programs for layout .', 363),
(5088, 'VLSI Engineer.', 382),
(5089, 'desicion making,standards,work quality', 386),
(5093, 'With 2.8 years of experience in reconfigurable FPGA and scripting, actively seek an opportunity that establishes a caree', 394),
(5094, 'Xilinx Virtex-5 ml507, with ISE, XPS, SDK, and PlanAhead 12.4 Version, C, perl, linux', 394),
(5095, 'quick Lerner with different work environment  and give ', 383),
(5096, 'take all challenges for the work ', 383),
(5097, 'capable for the team leading with good motivate manner ', 383),
(5098, 'taking opportunity from my senior for learning    ', 383),
(5099, 'always ready to move fir the company requirement . ', 383),
(5100, 'always try to give more benefit for the organization ', 383),
(5101, 'making good decision at time in favor of the organization ', 383),
(5118, 'Learn the things as a fresher and always stepping for Growth  where i work', 401),
(5123, 'my basic knowledge in visualizing the hardware will brings out an efficient RTL code ', 405),
(5124, 'Fairly good knowledge in VERILOG and SYSTEM-VERILOG', 405),
(5125, 'Fairly good knowledge and experience in Static timing analysis ', 405),
(5126, 'Played with Mentor graphics pyxis, Model SIM, Questa SIM, Xilinx ISE, HSPICE', 405),
(5132, 'Worked on Cadence(Virtuoso and Encounter Platform)', 166),
(5133, 'Worked on Xilinx ISE v14.7, Modelsim v10, Tanner EDA v13', 166),
(5134, 'RTL coding, Digital Design ', 166),
(5135, 'Layout Design', 166),
(5136, 'Languages known Verilog VHDL and C', 166),
(5137, 'Familiar with Windows and Linux ', 166),
(5138, 'Good understanding of ASIC and FPGA design flow', 166),
(5139, 'I have a strong skills in CMOS basics, digital concepts', 400),
(5140, 'I have a knowledge on HDL languages(Verilog),EDA tools(modelsim, mentor graphics and synopsys tools)', 400),
(5141, 'I have a basic knowledge on system verilog', 400),
(5142, 'I know verilog and VHDL coding.', 409),
(5143, 'I can handle complex problems. ', 409),
(5144, ' Self-confidence, good team player, good grasping power and good analyst.', 409),
(5145, 'C& Assembly Language, Embedded C, C++, Data Structure ', 407),
(5146, 'â€¢	Embedded Platforms(Microprocessor/Microcontroller): 8085 (Intel), 8051 (Microchip), AVR (Atmel-89C51/52/55), ARM ', 407),
(5147, 'â€¢	Operating System: Linux (CentOS 6.0), Windows.', 407),
(5148, 'Linux Architecture and System Call interface,\r\nProcesses & Signal API and POSIX thread API, Memory Management in Linux,\r\n', 407),
(5149, 'IPC Mechanisms(Pipes, FIFOs, Semaphores, Shared Memory, Message Queues and Socket).', 407),
(5187, 'Verilog', 430),
(5188, 'Verification ', 430),
(5189, 'Automation using Perl,TCL/TK languages', 430),
(5190, ' Tool Regression', 430),
(5191, 'Debugging', 430),
(5192, 'Analog design', 431),
(5193, 'Analog layout', 431),
(5194, 'verilog, vhdl programming', 431),
(5195, 'Microprocessors 8085 and 8086, Microcontroller 8951, Digital and Analog Electronics, Power Electronics, CMOS IC design, ', 379),
(5196, 'logic synthesis and timing analysis, design for testability, physical design and verification, ', 379),
(5197, 'hardware verification and and validation, FPGA, ASIC, C, MATLAB, VHDL, Verilog, Shell Scripting', 379),
(5198, 'Windows - 7, LINUX, Xilinx ISE, Modelsim, Cadence Pspice', 379),
(5205, 'EMBEDDED C', 442),
(5206, 'KEIL SOFTWARE', 442),
(5207, 'PROTEUS SOFTWARE', 442),
(5214, 'Programming Languages known â€¢	Microprogramming\r\nâ€¢	Assembly level programming\r\nâ€¢	Microsoft office\r\nâ€¢	MAT LAB ,Basics of C pr', 446),
(5215, 'Software Technologies â€¢	Other: Adobe Photoshop (Lightroom) and Sound Mixing.\r\nâ€¢	Platforms: Microsoft Windows\r\nâ€¢	Embedded C', 446),
(5219, 'RTL Design', 445),
(5220, 'Verilog, VHDL, C, C++', 445),
(5221, 'FPGA prototyping', 445),
(5222, 'worked on various EDA tools(Mentor Graphics, Synopsys, Cadence) as part of academic curriculum and workshops ', 445),
(5235, '	Good knowledge of VHDL/Verilog RTL coding', 44),
(5236, '	Test bench design and implementation, simulation and verification', 44),
(5237, '	Good knowledge of digital design concepts', 44),
(5238, '   Hands on experience with FPGAâ€™s', 44),
(5239, 'Worked on RS232, RS485, I2C and SPI Protocols', 44),
(5240, '	Good knowledge of VHDL/Verilog RTL coding', 44),
(5241, '	Test bench design and implementation, simulation and verification', 44),
(5242, '	Good knowledge of digital design concepts', 44),
(5243, '   Hands on experience with FPGAâ€™s', 44),
(5244, 'Worked on RS232, RS485, I2C and SPI Protocols', 44),
(5247, 'Good in finding easy way of  RTL coding.', 200),
(5248, 'Good in CMOS concepts & semiconductor concepts.', 200),
(5249, 'Basic experience in Cadence virtuoso & encounter, Mentor graphics LeoNardo Spectrum.', 200),
(5250, 'Hands on experience in virtex-4 & Zedboard', 200),
(5251, 'Embedded system', 453),
(5252, 'C programming', 453),
(5254, 'Digital Electronics,FPGA Design,ASIC Design.', 307),
(5283, 'Intern at Infineon Technologies, Post-Silicon Validation team', 117),
(5284, 'Strong fundamentals in digital design.', 117),
(5285, 'Strong working knowledge on FGPA-based digital design.', 117),
(5286, 'Expertise on Cadence-based digital design, simulation, and synthesis.', 117),
(5287, 'Good knowledge in verification using Verilog, System Verilog.', 117),
(5288, 'Working knowledge in C and Embedded C.', 117),
(5289, 'Working knowledge on Cadence and Xilinx tools', 117),
(5307, 'Semiconductor Field ,FPGA , ASIC, ', 462),
(5308, 'Hspice Simulation , Matlab , Xillinx, Verilog and VHDL , ', 462),
(5309, 'Analog and Digital Circuit designing ,', 462),
(5341, 'Good knowledge of physical design flow.', 463),
(5342, 'Good knowledge of CMOS devices.', 463),
(5343, 'very passionate to learn the new technologies ', 463),
(5360, 'Verilog HDL, VHDL, System Verilog', 172),
(5361, 'Xilinx ISE', 172),
(5362, 'ISIM', 172),
(5363, 'Perl', 172),
(5364, 'C', 172),
(5373, 'Verilog HDL', 458),
(5374, 'System Verilog', 458),
(5375, 'Universal Verification Methodology (UVM)', 458),
(5376, 'C++', 458),
(5407, 'Verilog', 470),
(5408, 'C, c++', 470),
(5409, 'Synthesis of RTL on Vivado, precision, synplify and quartus tools.', 470),
(5410, 'Static timing analysis with Vivado tool', 470),
(5411, 'Timing constraints in XDC, SDC, TCL formats.', 470),
(5412, 'Implementation (place and route) with Vivado', 470),
(5413, 'Digital design', 470),
(5414, 'Virtex7 FPGA', 470),
(5415, 'System Verilog', 470),
(5416, 'Shell, perl and TCL scripting', 470),
(5423, 'Possessing strong knowledge on RTL designs (Verilog), Schematics, Layout, DRC and LVS.', 476),
(5424, 'Possessing strong knowledge on Physical design flow.', 476),
(5425, 'Provide technical assistance to other Engineers when required. ', 476),
(5426, 'Coordinate with Manager in proposing process improvements to enhance system performance, reliability and scalability. ', 476),
(5427, 'Worked on analog verification for standard cells using OCEAN scripting.', 476),
(5428, 'Worked on layout designing using layout -XL with 180 nm technology.', 476),
(5429, 'Worked on Diva DRC for physical verification', 476),
(5430, 'Outstanding communication and verbal presentation skills.', 476),
(5480, 'MATLAB programming', 485),
(5481, 'oracad capture', 485),
(5482, 'PCB designing in eagle', 485),
(5483, 'microprocessor/microcontroller programming', 485),
(5484, 'Digital electronics', 485),
(5495, 'GOOD KNOWLEDGE IN DIGITAL DESIGN', 487),
(5496, 'WORKING KNOWLEDGE IN VERILOG', 487),
(5497, 'STRONG KNOWLEDGE IN VHDL', 487),
(5498, 'HANDS ON EXPERIENCE USING FPGA BOARDS', 487),
(5499, 'WORKING EXPERIENCE WITH XILINX TOOL', 487),
(5500, 'GOOD KNOWLEDGE IN USING MODELSIM', 487),
(5501, 'VLSI DESIGN AND DIGITAL DESIGN', 493),
(5502, 'EMBEDDED SYSTEMS', 493),
(5503, 'PROGRAMMING', 493),
(5514, 'Good Knowledge about microprocessors and micro controllers. Learn-ability is my key asset regarding core competency.  ', 495),
(5515, 'Have presented a paper in a national conference and taken part in numerous inter collegiate fests', 495),
(5516, 'Have good knowledge about software like MATLAB, Modelsim, C++', 495),
(5517, 'Have good knowledge about Digital Electronics', 495),
(5518, 'Keen on pursuing a career in the core electronics industry.', 495),
(5519, 'Proficient in Pspice, XILINX-IDE, Cadence, LTspice ,MATLAB and Proteus software.  ', 237),
(5520, 'Familiar with, Cisco packet tracer, Network simulator, Keil  Âµvision, CAD, Active HDL\r\n', 237),
(5521, 'Worked on LINUX platform\r\n\r\n', 237),
(5522, 'Worked with TCL programming.', 237),
(5523, ' Proficient in MS office applications.', 237),
(5524, 'Worked with C, C++, Java, Macromedia Flash and Visual  Basic.', 237),
(5608, 'layout designing and verification', 170),
(5614, 'Advance Digital Design & Basic Analog', 522),
(5615, 'Programming C, Verilog, 8085 Processor', 522),
(5616, 'FPGA', 522),
(5617, 'PCB Design (OrCAD Capture,Pspice,PCB Editing)', 522),
(5618, 'Basic C++ and  system Verilog', 522),
(5631, 'Knowledge of ASIC Flow Design', 524),
(5632, 'Good understanding of Synthesis, Static Timing Analysis.', 524),
(5633, 'Experience in performing Spyglass lint and CDC Checks', 524),
(5634, 'Languages known verilog and c', 524),
(5635, 'VLSI design', 367),
(5636, 'Digital Design', 367),
(5637, 'Embedded Systems', 367),
(5638, 'Industrial Automation', 367),
(5640, 'softwareâ€¢	C Language\r\nâ€¢	VHDL Language \r\nâ€¢	Software simulation and synthesis of the digital circuitry by using tools ISE,', 257),
(5641, 'STRENGTHS:\r\n\r\nâ€¢	Good Logical and Analyzing skills\r\nâ€¢	adaptability\r\nâ€¢	Leadership quality\r\nâ€¢	Quick learner\r\n', 257),
(5642, 'presented some research like â€˜Generation of Electricity from Human Bodyâ€™, ', 257),
(5643, 'â€˜Small Circuit Preventing Mobile Phone Explosionâ€™,â€˜Automatic Number Plate Detectionâ€™', 257),
(5647, 'RTL Coding by  Verilog and VHDL', 201),
(5648, 'CMOS VLSI Design', 201),
(5649, 'ASIC Design & Verification', 201),
(5650, 'Physical Design', 201),
(5651, 'UVM/OVM Methodology', 201),
(5652, 'Automatic Test Pattern Generation (ATPG)', 201),
(5653, 'Design For Testability (DFT).', 201),
(5654, 'FPGA Design', 201),
(5655, 'Good exposure to technology by undergoing additional training in VLSI.', 68),
(5656, 'Good understanding of fundamentals of Transistors and CMOS Concepts.', 68),
(5657, 'Good knowledge of Digital Design Concepts.', 68),
(5658, 'worked on 180 nm, 90nm and 28 nm technology nodes.', 68),
(5659, 'Basic knowledge of IC Fabrication process.', 68),
(5660, 'Good exposure to full custom flow which include effective layout designing and physical verification (DRC & LVS).', 68),
(5661, 'Skilled in solving LVS errors like open nets,short nets, STAMPING conflict.', 68),
(5662, 'Knowledge of analog layout concepts like Matching, symmetry, Centroid.', 68),
(5663, 'Good understanding of DFM rules such as Antenna Effects,metal density, EOL, Via doubling.', 68),
(5664, 'Good understanding of Latchup, ESD.', 68),
(5700, 'Programming Language: C ,C++,SystemC', 533),
(5701, 'HDL: VHDL, Verilog ', 533),
(5702, 'Scripting language: Perl', 533),
(5703, 'Pre layout Simulators: Questa Sim', 533),
(5704, 'Platform: Windows , Linux', 533),
(5705, 'Acceleraâ€™s SystemC library. Version 2.3.0', 533),
(5706, 'Adaptable and learning oriented', 533),
(5708, 'Computer Architecture and Modelling, Digital Integrated Circuit Design,CAD tools,Hard-working, goal-oriented\r\n', 536),
(5709, 'Mentor graphics â€“Design Architect , Mentor graphics-IC station\r\nKiel Micro vision\r\nVerdi / Siloti\r\nOCP,AXI,AHB\r\nXilinx-ISE ', 537),
(5710, 'Modelsim-VSIM, Cadence-NCSIM, Synopsys-VCS', 537),
(5711, 'Cadence-RC\r\nCadence-Encounter \r\nCadence-Encounter test\r\nVerilog, System Verilog, PERL,TCL, C, C++, JAVA, J2EE\r\n', 537),
(5712, 'JCL, COBOL, DB2\r\nGIT, Clear case\r\n', 537),
(5719, 'MATLAB', 539),
(5720, 'Cadence', 539),
(5721, 'Keil', 539),
(5722, 'C', 539),
(5723, 'C++', 539);
INSERT INTO `tbl_corecompetancy` (`idcorecompetancy`, `corecompetancy`, `idstudent`) VALUES
(5724, 'Xilinx ISE', 539),
(5735, 'Best analytical part', 541),
(5736, 'Solution driven', 541),
(5737, 'decision making with solution', 541),
(5738, 'good team player', 541),
(5739, 'communicating within team', 541),
(5740, 'time management', 541),
(5741, 'software ', 541),
(5742, 'Achieving heights by using my 15 years of education to be part of my advancement', 542),
(5743, 'good at Rtl,device level', 542),
(5747, 'Sound knowledge in digital fundamentals', 474),
(5748, 'Good in VHDL programming', 474),
(5749, 'FPGA designing ', 474),
(5760, 'Embedded Systems, VLSI Design, PCB Designer, Circuit Designing, MATLAB, PSpice, Keil, MPLAB, Embedded Engineer, I2C', 312),
(5766, 'Best knowledge in verilog', 549),
(5767, 'VHDL, Verilog, Matlab, TCL', 553),
(5768, 'Synthesis, STA, Timing Closure, Map, Place & Route, On-board testing, DSP (CPFSK modulation and demodulation, FFT)', 553),
(5769, 'AMBA (AHB, APB, AXI), SPI, I2C, UART, ARINC 429, XAUI, LVDS DDR Interface, 10G Ethernet MAC', 553),
(5770, 'Constraint development, Micro architecture design, System design', 553),
(5771, 'Embedded System, VLSI, VHDL, Modelsim', 554),
(5789, 'verilog and VHDL coding did project using this languages', 488),
(5790, 'worked in XILINX ISE, Cadence virtuso, Mentor graphics and done projects in both fornt and back end', 488),
(5791, 'knowledge of cadence tool', 562),
(5792, 'knowlwdge of basic cmos circuits(VLSI)', 562),
(5793, 'software testing\r\n', 564),
(5794, 'software developer', 564),
(5795, 'embedded c', 564),
(5796, 'C programing', 564),
(5813, 'Knowledge in  Electronic design automation ', 567),
(5814, 'Digital circuit Design', 567),
(5815, 'Knowledge in developing VERILOG', 567),
(5816, 'Exposure in NETLIST', 567),
(5817, 'Experiencing in generating IC layout and simulation', 567),
(5819, 'Embedded C, Automation, VLSI, Analog circuits, digital circuits', 318),
(5824, 'Hardware Debugging related to Programming and Configuration of FPGAS', 578),
(5851, 'I am very passionate about digital design logic and their coding  ', 563),
(5852, 'Asic design is one of most interested place i can utilize my skills in this domain ', 563),
(5855, 'I can make decisions and take responsibility for them.', 589),
(5856, ' I have  personal and professional ethics and fosters a diverse and respectful workplace.', 589),
(5857, 'I can use and understand documents', 589),
(5941, 'Plan, coordinate and execute core technical issues with special emphasis on practical applications', 600),
(5961, 'I am well comfortable with TCAD tool.', 602),
(5962, '4 research papers have been accepted at Nanotech conference maryland USA.', 602),
(5963, 'I am able to design and simulate analog, digital as well as mixed mode circuits.', 602),
(5983, 'I am good at verilog, SV, and UVM.  ', 611),
(5984, 'I am good in writing test cases.', 611),
(5985, 'Coverage driven verification.', 611),
(5986, 'Assertion based verification - SV', 611),
(5987, 'Digital design, RTL coding, FSM based design, code coverage,  functional coverage ', 611),
(5991, 'verilog , vhdl , cmos and digital design, ASIC, C , C++', 165),
(5992, 'Good knowledge of ASIC design flow and stages involved in Full custom design flow.', 50),
(5993, 'Exposure to 180nm, 90nm and 28nm technology nodes.', 50),
(5994, 'Proficient in solving  LVS errors such as net errors,stamping,opens,shorts,bad devices,property errors.', 50),
(5995, 'Understanding of reliability issues as Antenna effects, Crosstalk, Electromigration and via doubling.', 50),
(5996, 'Good understanding of Electrostatic Discharge (ESD), Latch up , Layout proximity effects such as WPE and LOD.', 50),
(5997, 'Good knowledge on Device matching  and Layout optimization techniques.', 50),
(5998, 'Excellent knowledge on fundamentals of Transistors and CMOS device operation.', 50),
(5999, 'Hands on experience in Xilinx ISE, Tanner EDA tool suite, Cadence Virtuoso, Mentor Graphics ICstudio.', 50),
(6000, 'Good understanding of Static timing analysis and stages involved in Physical Design flow.', 50),
(6001, 'Good knowledge of Digital Design concepts and IC fabrication process.', 50),
(6052, 'Analog and Mixed mode VLSI Designs', 612),
(6053, 'High Level Digital and Analog Design', 612),
(6054, 'Low power VLSI Design', 612),
(6102, 'Good knowledge of Digitial Design Concepts', 57),
(6103, 'Good understanding about ASIC and APR flow', 57),
(6104, 'Good knowledge in understanding and resolving timing violations of various timing paths (STA)', 57),
(6105, 'Good knowledge of Verilog RTL coding', 57),
(6106, 'Good at Tcl scripting and perl scripting', 57),
(6107, 'Good working knowledge of Linux and C programming', 57),
(6108, 'Efficient in high count macro placement during Floorplanning', 57),
(6109, 'Understanding and resolving of issues like Electro migration (EM), Crosstalk and Antenna Effects', 57),
(6110, ' Basic knowledge of power reduction techniques', 57),
(6111, 'Hands on experience on physical verification DRC and LVS', 57),
(6126, ' attended  an internship program at SANKALP SEMICONDUCTOR pvt. ltd. on basic VLSI design - Schematic and Layout Process', 566),
(6127, 'PERL,PYTHON', 566),
(6128, 'SKILL programming', 566),
(6129, 'Cadence virtuoso ', 566),
(6130, 'Layout and schematic', 566),
(6131, 'Linux / Red Hat', 566),
(6132, 'Shell scripting', 566),
(6133, 'MATLAB', 566),
(6134, 'VERILOG ', 566),
(6135, 'Basic of C,C++, FPGA,ASIC,PIC,MICRO CONTROLLER', 566),
(6158, 'Good understanding of  MOS Transistor fundamentals', 73),
(6159, 'Good knowledge of Digital Design concepts', 73),
(6160, 'Good knowledge of Verilog RTL coding', 73),
(6161, 'Well versed with Netlist - GDS II flow ', 73),
(6162, 'Efficient in high count Macro placement during Floor-planning', 73),
(6163, 'Good at Timing Analysis and resolving Violations for various timing paths', 73),
(6164, 'Basic knowledge of Power reduction techniques', 73),
(6165, 'Exposure to Technology by taking  additional training in Physical Design with a Hands on Project', 73),
(6166, 'Good in scripting with Tcl to handle various requirements of design', 73),
(6167, 'Good working knowledge of Linux Operating System', 73),
(6176, 'VHDL, Verilog, Cadence virtuoso, xilinx', 623),
(6177, 'Verilog, VLSI, Microelectronics, ASIC, RTL design', 390),
(6178, 'C programing, Microwind, Cadence Virtuoso', 390),
(6179, 'Pspice, Orcad, Python, VHDL', 390),
(6180, 'The ability to solve problems has been my biggest strength.', 630),
(6190, 'RTL design(verilog,vhdl) with simulation and synthesis', 633),
(6191, 'FPGA implementation', 633),
(6192, 'signal tap analyzer in quartus and chip scope pro in xilinx', 633),
(6193, 'RTL desgin(verilog,vhdl) with simulation and synthesis', 636),
(6194, 'FPgA implementation', 636),
(6195, 'signal tap analyzer in quartus II and chip scope pro in xilinx', 636),
(6202, 'Verilog/VHDL Programming, FPGA/CPLD, Microcontrollers, Embedded C Programming\r\n', 641),
(6212, 'Verilog,Vhdl,PICProgramming,MP Lab,Proteus,C,8085', 644),
(6213, 'MENTOR GRAPHICS: MODELSLIM, PROTEUS, MP lab\r\n', 644),
(6214, ' XILINX ISE DESIGN SUITE 14.2, SPARTAN 6 FPGA Development Kit', 644),
(6215, 'Team player', 644),
(6216, ' Quick Learner and  Leadership Skills', 644),
(6217, ' Self Motivated and Hardworking', 644),
(6218, 'Interpersonal Skills', 644),
(6229, 'ASIC design flow and Analog VLSI.', 424),
(6230, 'knowledge in cadence Virtuoso ADE and Spectra simulator.', 424),
(6231, 'academic knowledge in H-SPICE', 424),
(6232, 'academic knowledge in VERILOG coding', 424),
(6233, 'decision making ', 107),
(6234, 'teamwork', 107),
(6235, 'adaptability', 107),
(6236, 'Communication', 107),
(6237, 'Problem Solving', 107),
(6238, 'I WAS BETER KNOWLEGE IN ANALOG & ELECTRONICS COMMUNICATION', 653),
(6251, 'Full Custom Integrated Circuit Design, ASIC Design, Analogue Integrated Circuit Design, VHDL, ', 661),
(6252, 'Analogue Signal Processing, Advanced Computer Architecture, Digital Signal Processing (DSP), ', 661),
(6253, 'Cadence IC Design laboratory,', 661),
(6254, 'Design of Switched Capacitor circuits, High speed digital design using VHDL and Verilog, ', 661),
(6255, 'Static timing analysis, Synthesis, Placement and Routing,', 661),
(6256, 'Optical communication, Radio Frequency Electronics and Instrumentation.', 661),
(6257, 'VLSI Design, Microprocessors and Microcontrollers, Digital Electronics, Linear Integrated Circuits.', 661),
(6258, 'I wants to work on RTL  design and veriffication ', 662),
(6259, 'I want to works on VLSI designing and veriffication', 662),
(6260, 'I wants to works on PCB designing', 662),
(6261, 'I wants to works on embedded electronics system design', 662),
(6280, 'Cadance spectra for analog design system.', 657),
(6281, 'Verilog-HDL for digital design system.', 657),
(6282, 'Digital CMOS VLSI .', 657),
(6283, 'Analog CMOS VLSI.', 657),
(6284, 'Basic of MATLAB.', 657),
(6285, 'Programming language C.', 657),
(6298, 'I am basically a Diploma student.', 668),
(6299, 'I can analyze the circuits from scratch.', 668),
(6304, 'Motivated, hardworking, good learner, team builder, ready to accept technical challenges, good understanding of circuits', 240),
(6305, 'Hands on experience on industry tools like Cadence Virtuoso, Encounter, Eldo, HSIM, XA, VCS', 240),
(6314, 'VERILOG', 268),
(6315, 'C', 268),
(6316, 'C++\r\n', 268),
(6317, 'MODELSIM\r\nXILINX', 268),
(6318, 'MPLAP ', 268),
(6319, 'TANNER(L-SPICE)', 268),
(6320, 'Verilog  , system verilog', 673),
(6321, ' C, C++', 673),
(6322, 'Digital design', 673),
(6323, 'FPGA emulation (synthesis, place and route, sta)', 673),
(6324, 'TCL, perl and shell scripting', 673),
(6325, 'Static timing analysis (writing timing constraints, applying them, checking for timing violation)', 673),
(6326, 'Tools: Vivado, ISE-Xilinx, precision, synplify, quartus, cadence, Matlab, eclipse, keil etc.', 673),
(6327, 'â€¢	Positive Attitude, Determined, Multi-tasking. \r\nâ€¢	Hard Working, and Sincere.\r\n', 672),
(6328, 'ASSEMBLY LANGUAGES KNOWN 8085, 8051,8086', 672),
(6329, 'GOOD AT CODING VERILOG,VHDL, C ,C++', 672),
(6330, 'TOOLS KNOWN XILINX, QUATRAUS , CADENCE', 672),
(6331, 'PHYSICAL DESIGN IMPLEMENTION', 672),
(6332, 'ASIC ', 672),
(6333, 'Verilog HDL, VHDL', 238),
(6334, 'Digital design', 238),
(6335, 'FPGA validation', 238),
(6353, 'Vlsi backend', 650),
(6354, 'Good understanding of Basics Cmos, Fabriccation and Digital design concept', 650),
(6355, 'Good understanding of Full Custom Flow,Designing Layouts to reduce parasitic and to meet design rules', 650),
(6356, 'Basic understanding of datapath, register files, DRC, STA and ASIC design flow', 650),
(6357, 'Supporting tool knowledge: Synopsys custom flow( creating a cell view,Simulation and analysis environment,Wave view,Measurment tools and Features,Creating layout', 650),
(6358, ' knowledge in Digital Electronics and HDL programs like Verilog and VHDL', 484),
(6359, 'FPGA validation- 1.Altera DE2(Cyclone II)Board-Hardware interface 2.Sparten 3E Starter Kit Board-Hardware interface', 484),
(6360, 'Tools Handling: 1.RTL Simulation-ModelSim 2.RTL Synthesis-Altera-Quartus II,Xilinx-ISE ', 484),
(6361, 'Debugging Using Tool-Signal tab analyzer and ChipScope', 484),
(6362, 'LINUX- Basic Commands, gVim Editor Commands, Makefile Creation,Cygwin.', 484),
(6372, 'I have knowledge on some tools such as Cadence, Encounter, Nclaunch, RTL complier, Ncsim', 678),
(6373, 'I have idea on some languages such as Perl, Verilog,  tcl, c, java ', 678),
(6385, 'C,  C++ , VHDL,Verilog,Matlab,  PSPICE,  multisim,Cadence virtuoso', 686),
(6386, 'Analog circuit theory', 686),
(6387, 'Formal Verification: CTORTL Genration and RTL to RTL Verification', 687),
(6388, 'Display and Media IP Architecture and Post silicon Validation', 687),
(6391, 'Efficient in developing modules using verilog in HDL or using Embedded C or ASM in controllers', 689),
(6392, 'Extremely bright academic records with absolute performance consistency', 691),
(6393, 'Highly organized thought process and well structured problem dealing attitude with an edge of innovativeness', 691),
(6394, 'Profound managerial qualities and skills to handle multiple teams simultaneously', 691),
(6395, 'Ability to handle both, the internal activities of an organization as well as the external dealings with customers', 691),
(6396, 'Very strong in handling the MS office tools and web search tools', 691),
(6403, 'Design with Verilog HDL', 482),
(6404, 'Memory Compilers in 28nm UTBB-FDSOI', 482),
(6405, 'Static Timing Analysis on Primetime', 482),
(6406, 'Synthesis on Design Compiler', 482),
(6407, 'RTL simulation on Cadence NCSIM', 482),
(6408, 'Dual Port and Single Port SRAM Design', 482),
(6409, 'Non-Volatile Memories (Flash - Charge Pump Design)', 482),
(6410, 'Arduino Microcontroller', 482),
(6411, 'Raspberry Pi Kit', 482),
(6412, 'Latex, GNUPLOT, XFIG', 482),
(6413, 'VHDL, C, C++   Softwares: Xilinx ISE, Multisim, Eagle, Cadence Virtuoso, Mentor Calibre, Hspice, Arduino IDE, TCAD', 609),
(6424, 'Possessing strong knowledge on RTL designs (Verilog), Schematics, Layout, DRC and LVS.', 635),
(6425, 'Possessing strong knowledge on Physical design flow.', 635),
(6426, 'Good knowledge on Digital design and Analog design.', 635),
(6427, 'Strong familiarity with Cadence Virtuoso, Layout XL and UNIX.', 635),
(6428, 'Worked on analog verification for standard cells using OCEAN scripting.', 635),
(6429, 'Worked on layout designing using layout -XL with 180 nm technology.', 635),
(6430, 'Worked on DivaDRC for physical verification. ', 635),
(6431, 'Outstanding communication and verbal presentation skills.', 635),
(6432, 'loyal to my work', 635),
(6433, 'primary focus is to successfully  complete the project within deadline ', 635),
(6447, 'Perl , Shell Scripting , Automation', 582),
(6448, 'strong Digital Concepts STA ', 582),
(6449, 'Basic Knowledge of Python , HTML and SQL', 582),
(6450, 'Verilog', 582),
(6455, 'verilog,vhdl,embedded c, system verilog(begginer),c', 702),
(6456, 'digital design,vlsi,embedded system design, power electronics', 702),
(6461, 'Excellent knowledge of ASIC Design Flow and Physical Design flow', 31),
(6462, 'Static Timing Analysis with expertise in Timing and Signal Integrity Closure', 31),
(6463, 'Good at Floor-planning, Power-planning and IR Drop and EM Analysis', 31),
(6464, 'Expertise in Clock Tree Synthesis involving Multiple Clocks and understanding of Clock Skew, Uncertainty and Latency', 31),
(6465, 'Expertise in Physical Verification - DRC , ERC , LVS', 31),
(6466, 'Excellent knowledge of Logic Design Fundamentals, CMOS Devices, Microelectronic Fabrication Processes', 31),
(6467, 'Excellent Tcl and Perl Scripting Skills for Design Flow Automation', 31),
(6468, 'Experience in Synopsys EDA Tools - IC COMPILER, PRIMETIME, DC COMPILER', 31),
(6469, 'Knowledge of Low Power VLSI Design Techniques', 31),
(6470, 'Knowledge of Verilog HDL - Hardware Inferences of Verilog Expressions', 31),
(6540, 'Good knowledge of inputs and outputs of all stages in physical design(Floor planning,Placement,CTS,Routing).', 713),
(6541, 'Gained kowledge in ongoing additional training in VLSI.', 713),
(6542, 'Basic understanding of fundamentals of electronics.', 713),
(6543, 'Basic working knowlegde of Linux programing.', 713),
(6544, 'Basic knowledge in digital concepts.', 713),
(6545, 'Basic knowledge in Analysing Timing Reports.', 713),
(6564, 'Good knowledge of inputs and outputs of all stages in physical design(Floor planning,Placement,CTS,Routing).', 41),
(6565, 'Gained  kowledge in ongoing additional training in VLSI.', 41),
(6566, 'Basic understanding of fundamentals of electronics.', 41),
(6567, 'Basic working knowlegde of Linux programing.', 41),
(6568, 'Basic knowledge in digital concepts.', 41),
(6569, 'Basic knowledge in Analysing Timing Reports.', 41),
(6586, 'I have a good knowledge of Digital Electronics.', 646),
(6587, 'I also have knowledge of RTL Designing.', 646),
(6588, 'I have interest in VLSI Verification.', 646),
(6589, 'I can write test programs and design circuits in Verilog.', 646),
(6617, 'VERILOG PROGRAMMING', 717),
(6618, 'SYSTEM VERILOG', 717),
(6619, 'C', 717),
(6620, 'C++', 717),
(6621, 'UVM', 717),
(6622, 'OVM', 717),
(6623, 'PERL', 717),
(6624, 'PYTHON', 717),
(6625, 'SHELL SCRIPTING', 717),
(6626, 'Vhdl, Verilog, SystemVerilog', 706),
(6627, '7series and Ultrascale Architecture', 706),
(6628, 'Static Timing Analysis', 706),
(6629, 'FPGA design flow', 706),
(6630, 'Synthesis, Implementation', 706),
(6631, 'Partial Reconfiguration', 706),
(6632, 'Designing through TCL scripting', 706),
(6633, 'Ethernet, USB, PCIe', 706),
(6634, 'Digital Design', 706),
(6635, 'I have interest in Digital designs and system, would like to work in ASIC system design.', 727),
(6636, 'I would be comfortable in working with Xilinx software.', 727),
(6637, 'Verilog/VHDL coding', 728),
(6638, 'Have knowledge and experience working with floorplan, placement, clock tree synthesis, routing and optimization. ', 89),
(6639, 'Good knowledge of Digital Design Concepts. ', 89),
(6640, 'Good exposure to technology by undergoing additional training in VLSI. ', 89),
(6641, 'Good understanding of fundamentals of MOS Transistors. ', 89),
(6642, 'Understanding of Reliability issues like EM, Cross-talk and Antenna effect. ', 89),
(6643, 'Understanding and maintaining Tcl scripts.', 89),
(6644, 'Good working knowledge of Linux Operating System ', 89),
(6647, 'Interpersonal Skills : Leader,Motivator,Negotiator,Consensus Builder,Team Builder', 725),
(6648, 'Personal Skills: Motivativated,Innovative, communicative,Consultative\r\n', 725),
(6649, 'I have experience in designing various analog and digital circuits in cadence virtuoso also have knowledge about the HDL', 163),
(6650, 'I have designed circuits like differential amplifier, operational amplifier and SRAM in cadence Virtuoso using 90nm tech', 163),
(6651, 'I have written codes of various circuits using verilog and simulated them sucessfully using testbenches.', 163),
(6673, 'MS-office', 734),
(6674, 'Visual basic', 734),
(6675, 'HTML', 734),
(6676, 'MS-SQL', 734),
(6718, 'collective learning', 740),
(6719, 'good communication skills', 740),
(6720, 'involvement and deep commitment towards work in organization', 740),
(6726, 'Basic Linux commands', 741),
(6727, 'HDL Languages Verilog and VHDL', 741),
(6728, 'EDA tools_Modelsim6.4a', 741),
(6729, 'Synthesis tools_xilinx-ISE ,Altera Quartus II', 741),
(6730, 'ASIC Flow,FPGA Flow', 741),
(6731, 'Embedded C', 743),
(6732, 'VHDL', 743),
(6733, 'C++', 743),
(6734, 'Linux', 743),
(6735, 'Verilog', 743),
(6736, 'Assembly Language of ARM and AVR', 743),
(6737, 'Python', 743),
(6738, 'VERILOG -VHDL', 730),
(6739, 'Designing in cadence virtuoso', 730),
(6743, 'good knowledge of digital design with VHDL. ', 744),
(6744, 'short term work with Verilog and ABEL in academic lab. ', 744),
(6745, 'hand on Xillinx ISE 16 and work with Xillinx FPGA Board on front-end.', 744),
(6747, 'Committed to work on any new technology with my self capability by expanding the knowledge depth and skills ', 746),
(6748, 'A passionate student who has an experience of working as a freelancer in a professional environment.', 758),
(6758, 'Very good in the wireless technology communication system, handsome knowledge in the analog circuit design . ', 763),
(6759, 'Interested to learn new technologies . ', 763),
(6760, 'good knowledge in the VLSI technologies ', 763),
(6766, 'Experience in low power verification with strong understanding of low power methodologies.', 775),
(6767, 'Familiarity with industry standard SOC design & verification tools, flows and methodologies.', 775),
(6768, 'Highly motivated with ability to learn new things quickly and work as a team.', 775),
(6774, 'Innovative', 777),
(6775, 'Algorithm development', 777),
(6776, 'MATLAB coding', 777),
(6777, 'Graphical User Interface developer', 777),
(6778, 'Hardware testing and debugging', 777),
(6779, 'â€¢	Synopsys : VCS, Design Compiler', 781),
(6780, 'â€¢	Programming language: C, C++, MATLAB, System generator, Embedded C', 781),
(6781, 'â€¢	HDL : Verilog HDL, VHDL, PERL , TCL', 781),
(6782, 'â€¢	FPGS : Xilinx ISE', 781),
(6783, 'â€¢	Circuit simulators : Microwind, H-SPICE, T-SPICE', 781),
(6803, '8051 development board , knowledge of Rs232/422/485 ,ADS softwre,c programming', 790),
(6817, 'I have good technical knowledge. Excellent skill of new things.  ', 792),
(6818, 'Strong Programming skill such as C, C++ and assembly ', 792),
(6819, 'Good communication skill', 792),
(6820, 'â€¢	SPICE tools like Orcad PSPICE, LTSPICE', 770),
(6821, 'â€¢	Digital design including Hardware languages like Verilog and VHDL', 770),
(6822, 'â€¢	Microsoft office, Programming in C', 770),
(6823, 'â€¢	8051 Microcontroller, 8086 Microprocessor programming', 770),
(6824, 'â€¢	Mentor Graphics, Xilinx ISE, Questa', 770),
(6829, 'Languages		: C, Embedded C', 762),
(6830, 'Operating Systems	: UNIX fundamentals, hands on experience on LINUX', 762),
(6831, 'Embedded Boards	: ARM development kit (LPC2148)', 762),
(6832, 'Tools			: GDB, GCC, Keil Micro vision', 762),
(6833, 'Embedded protocols	: I2C, SPI, UART', 762),
(6850, 'Digital VLSI and FPGA Programmer and Designer', 802),
(6851, 'Good knowledge of Digital Design Concepts', 802),
(6852, 'Possess strong management, communication & interpersonal skills', 802),
(6853, 'GATE-2014 Qualified with 41.68 Marks and GATE Score 537', 802),
(6863, 'Always eager to learn new technology & tools.', 225),
(6864, 'Punctual, Adaptive, Diligent', 225),
(6865, 'Ready to face challenges in order to acquire new skills.', 225),
(6866, 'Can actively work as a core member in a team.', 225),
(6867, 'Adaptive to work with software as well as hardware.', 225),
(6868, 'Ready to relocate anywhere.', 225),
(6873, 'â€¢	Flexibility of working on different environments well versed with International Standards  in Electronics', 805),
(6874, 'â€¢	Strong skills in the areas of project management and people management, systems design, implementation, technical sup.', 805),
(6875, 'â€¢	Excellent qualities such as leadership quality, negotiation, analysis, communication skills', 805),
(6876, 'good listener, good interpersonal relationships, positive attitude, confidence to take up any challenge', 805),
(6950, 'Get trained in analog design and memory design .worked on cadence both front end and back end in analog design ', 818),
(6951, 'and some aspect on digital design also.', 818),
(6960, 'Digital Design', 479),
(6961, 'System Verilog', 479),
(6962, 'Shell, Perl', 479),
(6963, 'C Programming', 479),
(6964, 'Physical Design', 479),
(6965, 'Analog Design', 479),
(6974, 'â€¢	Basics of Embedded C', 821),
(6975, 'â€¢	CADENCE Tools.', 821),
(6976, 'â€¢	MSP430 Tools, Microcontroller.', 821),
(6977, 'â€¢	Control System, Power Electronics', 821),
(6978, 'â€¢	Microprocessor.', 821),
(6979, 'â€¢	CCN, Networking.', 821),
(6980, 'â€¢	Analog and Digital communication', 821),
(6981, 'ïƒ˜	Proficiency in grasping new technical concepts quickly and utilizing them in a productive manner.', 824),
(6982, 'ïƒ˜	Possess flexibility to adapt to new working environments.', 824),
(6993, 'RTL DESIGN ENGINEER', 819),
(6994, 'ASIC VERIFICATION ENGINEER', 819),
(6995, 'MEMORY LAYOUT ENGINEER', 819),
(6996, 'ANALOG CUSTOM ', 819),
(6997, 'STANDARD CELL LAYOUT', 819),
(7013, 'i am fresher,but i am ready for facing any type of challenges.', 825),
(7014, 'MY FAVOURITE SUBJECT IS WIRELESS NETWORK.', 828),
(7015, 'I HAVE INTEREST IN OPTICAL COMMUNICATION.', 828),
(7016, 'I AM VERY FLEXIBLE.', 828),
(7017, 'BEING A FRESHER,I CAN ADAPT THINGS EASILY.', 828),
(7018, 'I ALSO HAVE AN ITEREST IN VLSI DESIGN.', 828),
(7019, 'I AM VERY DISCIPLINED ,GOAL-ORIENTED AND HONEST.', 828),
(7020, 'I HAVE A BASIC IDEA OF PROGRAMMING LANGUAGE.', 828),
(7021, 'I HAVE A LEADERSHIP QUALITY.', 828),
(7022, 'An Engineer with a comprehensive understanding in VLSI Design techniques and eagerness to learn and innovate', 133),
(7023, 'Very good knowledge in Verilog HDL', 133),
(7024, 'Deep understanding in Analog and Mixed signal IC Design', 133),
(7025, 'Hands on experience with different EDA tools like Cadence,Synopsys etc.', 133),
(7083, 'I have good background in electronics', 833),
(7084, 'I have more interest to do job in VLSI domain', 833),
(7085, 'keenly interested in understanding about the working mechanism behind any elctronics and electrical device', 831),
(7101, 'c', 836),
(7102, 'Perl', 836),
(7103, 'Python', 836),
(7104, 'Embedded C', 836),
(7105, 'Linux', 836),
(7110, 'Quick learner.', 456),
(7111, 'Excellent communication - Can use language effectively to gather information and facilitate the exchange of ideas.', 456),
(7112, 'Flexibility - Ability to adapt to changes while keeping focus on goals and apply knowledge to new circumstances.\r\n', 456),
(7113, 'Oral Communication - Skilled at oral communication and can express oneself in conversations and when addressing an audie', 456),
(7114, 'Analytical Thinking - Applies logic to solve problems and get the job done.', 456),
(7115, 'Good team worker.', 456),
(7116, 'Adaptable to any kind of environment and can work under pressure.', 456),
(7117, 'can handle people diplomatically, for achieving better results.', 456),
(7118, 'Layout Tools                      	: Virtuoso L & XL Editor (Cadence IC6.1.5.72),Synopys Galaxy\r\n', 843),
(7119, 'Technology	: 16nm\r\n	Foundry		: TSMC', 843),
(7120, 'Technology	: 28nm\r\n	Foundry		: TI', 843),
(7121, 'Technology	: 10nm\r\n	Foundry		: Samsung', 843),
(7122, 'Technology	: 14nm\r\n	Foundry		: Global Foundries', 843),
(7123, '\r\nTraining:\r\n	\r\nTechnology : 130nm\r\nTool: 	           Stabiesoft', 843),
(7124, 'DRC and LVS on calibre.', 843),
(7125, 'Flexibility to switch between different projects on different technology platforms', 843),
(7126, 'Depth knowledge of CMOS fabrication process. \r\nKnowledge of double patterning', 843),
(7127, 'Floor Planning.', 843),
(7128, 'Embedded system Design', 842),
(7177, 'PERL', 845),
(7178, 'STATIC TIMING ANALYSIS', 845),
(7179, 'VERILOG', 845),
(7180, 'ANALOG MIXED SIGNAL DESIGN', 845),
(7181, 'Good understanding of ASIC physical design flow', 845),
(7182, 'Good understanding of Processor Architecture', 845),
(7183, 'Good understanding of Digital Electronics and Physical Design', 845),
(7184, 'Good understanding of DFT', 845),
(7185, 'I am very interested in electronics as you see my academics and i am a person who can fit easily into any type of work.', 851),
(7186, 'I did all my projects and interns in electronics only and i have some experience in industrial area.', 851),
(7187, 'i think ELECTRONICS HAS NO SUBSTITUTE in this big world.', 851),
(7188, 'VLSI ', 849),
(7189, 'Hve ability ro write programs for digital circuits.', 849),
(7190, '8051', 849),
(7191, 'Have theory  well as program knowledge..', 849),
(7192, 'Low Power electronics', 849),
(7193, 'Have knwoledge of switching devices and their operation..', 849),
(7213, 'Good understanding of VHDL, VERILOG language', 857),
(7214, 'Good C, CPP, SHELL programming skills.', 857),
(7215, 'Worked on tools & simulators like Xilinx ISE, Questa sim, Microcap, Keil for Embedded C, MATLAB.\r\n', 857),
(7216, 'Worked on Cadence Virtuoso tool (Version: IC 6.1.4) for analog circuit simulation.', 857),
(7217, 'Good understanding of CMOS fundamentals.', 857),
(7218, 'Good knowledge of Digital fundamentals.', 857),
(7219, 'Brief understanding of ASIC & FPGA Design Flow.', 857),
(7220, 'Good in VLSI, Digital Electronics, Analog Electronics', 513),
(7221, 'Good understanding of fundamentals of Transistors and circuit theory', 830),
(7222, 'Good knowledge of Verilog RTL coding', 830),
(7223, 'Good knowledge of Digitial Design Concepts', 830),
(7224, 'Good exposure to technology by undergoing additional training in VLSI and/or Embedded', 830),
(7225, 'Implemented a VLSI and embedded project during my graduation', 830),
(7226, 'Attended technology intensive courses conducted by industry experts on VLSI and Embedded domains', 830),
(7227, 'Good working knowledge of Linux, and C programming', 830),
(7251, 'I am expert in C language', 866),
(7252, 'Hands of experience on Linux operating system.', 866),
(7253, 'Practical experience on Linux kernels', 866),
(7254, 'proficiency in Embedded Linux', 866),
(7255, 'knowledge on Linux device driver programming', 866),
(7258, 'can work in a group easily', 867),
(7268, 'Complete verification, UVM based SV environment', 88),
(7269, ' Functional and code coverage in System Verilog.', 88),
(7270, 'Exposure to programming Microcontrollers ', 88),
(7271, 'Brief knowledge on layout design,STA, use of the mentor-graphics tool.  ', 88),
(7272, ' Hands-on experience on EDA tools Questasim ,xilinx and MATLAB.', 88),
(7273, 'Good documentation (user guide, block specification, bug reports) skills.', 88),
(7331, 'Verilog, C, Embedded C,Xilinix, Cadence, Modelsim, Kiel\r\n', 870),
(7332, 'ASIC Design, interfaces design with emphasis on low-power and high-performance, FPGA design implementation', 870),
(7333, 'Computer-aided circuit design including logic development, logic synthesis, physical design and design verification\r\n', 870),
(7334, 'Worked as a "Teaching Assistant" at Dhirubhai Ambani Institute of Information\r\nand Communication Technology (DA-IICT)\r\n', 870),
(7335, 'Worked as a Technical head at "Apex Electronics Hobby Club"  during graduation\r\nand organised inter college technical qui', 870),
(7336, 'Won first prize in the technical quizzes â€œDIGITAâ€ and "ELECTRONICA" held at national level technical Fest at FIT group.', 870),
(7337, 'Languages known are C, Assembly, PLC programming, VHDL, VERILOG.', 154),
(7338, 'EDA Tools known are  Cadence Virtuoso, Modelsim, Magic, Xilinx ISE.', 154),
(7339, 'Microprocessor/Microcontroller known are 8085, ATMEL 8515.', 154),
(7340, 'Simulation software known are P-Spice, Matlab, Proteus.', 154),
(7341, 'Subjects Interested are VLSI Design, Design of Mixed Mode VLSI Circuits.\r\n', 154),
(7348, 'Analog IC Design ', 101),
(7349, 'Digital IC Design', 101),
(7350, 'VLSI Design Automation', 101),
(7351, 'Digital VLSI Testing and Testability', 101),
(7352, 'C and Python programming languages', 101),
(7353, 'Verilog HDL', 101),
(7369, 'I know the RTOS', 881),
(7370, 'have worked in Linux coding in college, Vxworks also', 881),
(7371, 'Have worked for CAN and WCAN', 881),
(7372, 'assembly languages like 8051,8085,ARM7TDMI CORTEX M0', 881),
(7373, 'GOOD IN C,C++,KEIL,LABVIEW,MATLAB', 881),
(7374, 'BOARDS WORKED ON Nuvoton,TMS320C6713 DSK , Raspberry-pie(ARM 11),ARM7TDMI', 881),
(7375, 'I am able to take on the responsibility of this position immediately', 884),
(7376, 'HDL,VHDL', 450),
(7377, 'c,C++,Unix', 450),
(7378, 'Networking', 450),
(7379, 'Microcontrollers,Microproccessor', 450),
(7380, 'FPGA', 450),
(7381, 'ASIC', 450),
(7412, 'take responsibility and demonstrate resiliency and accountability for yourself', 703),
(7413, 'listen actively and communicate effectively with others', 703),
(7414, 'research and interpret relevant information from a range of sources', 703),
(7415, 'think critically and strategically', 703),
(7416, 'explore possible solutions in an innovative and creative way', 703),
(7417, 'plan and carry out projects with well-defined goals and outcomes', 703),
(7418, 'work within the dynamics of a group', 703),
(7419, 'look for opportunities to improve your work practices', 703),
(7420, 'stay current with techniques and technologies in my field', 703),
(7421, 'seek and accept constructive feedback from others', 703),
(7424, 'Computer Competency - VHDL, Verilog, Xilinx ISE, QuestaSim', 215),
(7425, 'Analytical Thinking', 215),
(7426, 'Creative Thinking', 215),
(7427, 'Oral Communication - Good at communicating', 215),
(7428, 'Public Speaking - no stage fear', 215),
(7429, 'Problem Solving', 215),
(7430, 'Good Logical Thinking', 214),
(7431, 'Creative Mind', 214),
(7432, 'Team Worker\r\n', 214),
(7433, 'Organizing Skills', 214),
(7434, 'Quick Learner', 214),
(7435, 'Analytic Skills', 214),
(7436, 'Verilog HDL', 77),
(7437, 'system Verilog', 77),
(7438, 'UVM', 77),
(7439, 'Static timing Analysis', 77),
(7440, 'Perl basics', 77),
(7456, 'Can learn any complicated design easily though as a fresher', 506),
(7457, 'Good knowledge in Digital designing,RTL designing.', 506),
(7458, 'Very enthusiastic to work in these fields.', 506),
(7459, 'I have some basic knowledge on ASIC and FPGA verification', 506),
(7460, 'I am able to take on the responsibility of this position immediately', 506),
(7461, 'I have the enthusiasm and determination to ensure that I make a success of it.', 506),
(7462, 'The nature of my degree course has prepared me for this position.', 506),
(7463, 'It involved a great deal of independent research, requiring initiative, self-motivation and a wide range of skills.', 506),
(7471, 'vlsi', 891),
(7472, 'verilog', 891),
(7473, 'digital electronics', 891),
(7474, 'mobile communication', 891),
(7527, 'Adaptable and quick to learn new skills.', 817),
(7528, 'Patience, endurance, professionalism as core values.', 817),
(7533, 'Knowledge of cadence tools for simulation and layout', 893),
(7534, 'Knowledge on Spectre, LVS /DRC, IR Drop, Power noise effects\r\n  Understanding of Static timing analysis, Physical design', 893),
(7535, 'works with passion to innovate a new ideas.', 669),
(7536, 'provide customer satisfaction with my outcomes.', 669),
(7544, 'Taking independent action, looked into creativity and knowledge of design practice.', 397),
(7545, 'Observing, identifying and implementing changes to achieve better efficiency.', 397),
(7546, 'CMOS fundamentals', 397),
(7547, 'RTL design and verification', 397),
(7548, 'Gate level analysis', 397),
(7549, 'Simulation', 397),
(7550, 'Systhesis', 397),
(7569, 'Project on LOW POWER VLSI and published the paper in different journals.', 906),
(7570, 'Presented the paper in National Conference by Research India Publications.', 906),
(7571, 'Awarded by Rajya puraskar in Bharat Scouts and Guides.', 906),
(7572, 'Selected in the regional science exibhition and presented the project in Industrial devlopment in Rural areas.', 906),
(7573, 'Participated in the Kanchenjunga Trek by Himalayan exploration of 11000 ft.', 906),
(7574, 'As i interested more to work in the field of MATLAB and Chip Designing', 910),
(7594, 'Studied about VHDL and VERILOG in both Diploma and Engineering.', 912),
(7595, 'Having Knowledge about hardware and PCB design in LAB.', 912),
(7596, 'Know about C programming and Basic JAVA.', 912),
(7603, 'The ability to establish a team effort that promotes working towards a common goal.', 915),
(7604, 'Excellent communication', 915),
(7605, 'Ability to adapt to changes while keeping focus on goals', 915),
(7606, 'Can bring together all aspects of a project, such as resources or planning, that are needed to complete it efficiently a', 915),
(7607, 'Can enlist the support and cooperation of others and encourage them to be proactive.', 915),
(7608, 'Can make decisions and take responsibility for them. ', 915),
(7609, 'TEAM WORKER', 920),
(7610, 'GOOD SKILLS IN HANDLING VARIOUS TOOLS CADENCE , MENTOR GRAPHICS , PSPICE , PERL ', 920),
(7611, 'CAN WORK WITH ANY KIND OF OS ENVIRONMENT LINUX WINDOWS ', 920),
(7612, 'SELF DETERMINED AND CONFIDENT', 920),
(7614, '1)Decision making)\r\n2)Team player\r\n3)Leadership qualities\r\n4)Adaptability\r\n5)Initiative\r\n', 921),
(7621, 'Leadership Quality:Would be able to lead a group to accomplish the mission.', 925),
(7622, 'Management skills:Management of resources to finish any project.', 925),
(7623, 'Persuasive Communication:Ability to present and convince people through oral and written skills.', 925),
(7624, 'Exposure to 180nm ,90nm and 28nm CMOS technologies for layout designing.', 39),
(7625, 'Ability to clear LVS and DRC efficiently,knowledge about good layout techniques such as transistor folding,well sharing.', 39),
(7626, 'Skill to design area optimized layout with less parasitic.', 39),
(7627, 'Good knowledge about  analog layout techniques,device matching,centroid layout technique and DFM.', 39),
(7628, 'Ability to fix LVS errors such as power ground opens and shorts,stamping.', 39),
(7629, 'Good knowledge about basic Device physics, ESD , latchup,Antenna effects,Electromigration effects,well proximity effects', 39),
(7630, 'Supports group decisions and puts group goals ahead of own goals.', 39),
(7631, 'pays close attention to detail , accuracy and completeness.', 39),
(7632, 'Expressing ideas effectively.organizing and delivering information appropriately. Listening actively.', 39),
(7633, 'Adapts to effectively deal with change and diverse people.', 39),
(7638, 'Good Knowledge about the VHDL programming', 927),
(7639, 'Good Knowledge on designing and programming the FPGA', 927),
(7640, 'Practical Work exposure on Cadence , Xilinx, Orcad', 927),
(7641, 'good knowledge about MATLAB.', 927),
(7666, 'I had done 6 month post graduate diploma in VLSI from CDAC', 931),
(7667, ' I took command over Verilog, VHDL, C, C++, Shell, Perl, CMOS, Digital Design, ASIC, UVM Verification.', 931),
(7668, 'I feel that I could be a valuable asset to your team', 931),
(7669, 'Innovative', 931),
(7679, 'VLSI,CMOS,FPGA,Digital electronics', 934),
(7680, 'Analog electronics,communication', 934),
(7681, 'Cadence Encounter (from ChipEdge Course).', 935),
(7682, 'Verilog, Verilog-a', 935),
(7683, 'Working knowledge of FGA', 935),
(7684, 'Familiar with the full Physical Design life cycle Floor planning, Power planning, place and route, relieving congestions', 935),
(7685, 'Clock tree synthesis, STA etc', 935),
(7696, 'I consider myself as a highly capable candidate with an array of skill sets to support this statement.', 937),
(7697, 'I have developed an excellent understanding of a wide range of VLSI design and PCB tools.', 937),
(7698, 'I have been recognized for my outstanding ability to work as a part of a team and lead the team.', 937),
(7699, 'PCB designing and manufacturing boards like Motor Driver using L298 IC, Atmega 32 development board.', 937),
(7700, 'Built an All Terrain Vehicle which had a drilling mechanism, Built a 2.4 GHz remote using Xbee.', 937),
(7701, 'Built a prototype of Un-Manned Ground Vehicle and Line Follower robot.', 937),
(7702, 'Display and data transfer between TFT touch screen and SD card using mbed NXP ARM Cortex M3.', 937),
(7703, 'Technical Coordinator of the branch for the year 2014-15.', 937),
(7704, 'Branch Representative for the Technical Fest which was held on November 1, 2 and 3.', 937),
(7705, 'Co-Founder of the Robotics Laboratory of the college.', 937),
(7714, 'Understanding the concepts of different modeling techniques in Verilog', 938),
(7715, 'Responsible for writing RTL code and Testbench for RISC Processor with the help of  MIPS', 938),
(7716, 'Responsible for writing RTL code and Testbench for AXI4 Lite Master and Slave Interface', 938),
(7717, 'Understanding the Systemverilog concepts like OoP, Constraint Randomization, Assertions, Functional Coverage etc..', 938),
(7718, 'Understanding the concepts of Different Methodologies like OVM and UVM', 938),
(7719, 'Responsible for writing Testbench for GMII Interface in Systemverilog and in OVM', 938),
(7720, 'Familiar in using EDA Tools like Xilinx ISE Design Suite 13.1 for Design and Questasim for Verification', 938),
(7721, 'Familiar with the Scripting Languages like Perl and Python', 938),
(7738, 'FPGA prototyping - RTL designing with VHDL and Verilog ', 946),
(7739, 'FSM based and other digital designs', 946),
(7740, 'Schematic and Test bench generation', 946),
(7741, 'ASIC designing- physical design for layout creation using Cadence.', 946),
(7818, 'Iam strong in programming through verilog and vhdl', 961),
(7819, 'Good knowledge in verification', 961),
(7820, 'having very good knowledge on HDL languages as verilog and VHDL.', 353),
(7821, 'Can have the capability to understand any specs within short time period and can make a design for it.', 353),
(7822, 'having knowledge on digital electronics and done lot of exercises for the digital concepts.', 353),
(7823, 'Experienced to check the functionality of the code by using model sim', 353),
(7824, 'And can generate a net list for the design by using Altera Quartus-II and Xilinx ISE', 353),
(7825, 'Developed the knowledge on FPGA kits to verify my design in the prototype IC.', 353),
(7826, 'UVM, System Verilog, Verilog, C++, C, Perl and Scripting.', 971),
(7827, 'Cadence Tool-set, Xilinx, Quartus-II, Keil, Matlab', 971),
(7828, 'Microprocessor 8085 and 8086, Microcontroller 8051.', 971),
(7829, 'LINUX Red Hat/Ubuntu, WINDOWS 2000/XP/VISTA/7/8.', 971),
(7853, 'i am a fresher and intrested in embedded systems. i have done embedded systems course in bangalore and looking for job', 977),
(7854, 'perfect in c and linux', 977),
(7855, 'perfect in rtos which i learnt in my institute ', 977),
(7856, 'general purpose operating systems using linux i learnt and able to learn in it', 977),
(7857, 'shell scripting and shell programming i know well', 977),
(7858, 'learn a new technology', 979),
(7859, 'Ability to learn anything from base in a detailed manner to have a thorough understanding of concepts.', 575),
(7860, 'Practical skills learned through projects provide an understanding of theoretical applications.', 575),
(7861, 'Good communication  and interpersonal skills.', 575),
(7862, 'Background of electrical, electronics as well as computer science knowledge.', 575),
(7873, 'Possessing strong knowledge on RTL designs (Verilog), Schematics, Layout, DRC and LVS.', 992),
(7874, 'Possessing strong knowledge on Physical design flow.', 992),
(7875, 'Possessing hands on experience on Standard cell layout design with 180nm technology', 992),
(7876, 'Possessing hands on experience on isolated standard cell layout design', 992),
(7877, 'Good understanding of characterization and layout of standard cells', 992),
(7878, 'Possessing hands on experience on modelsim and QuestaSim.', 992),
(7879, 'Strong familiarity with Cadence Virtuoso, Layout XL and UNIX.', 992),
(7880, 'Good knowledge on Digital design and Analog design.', 992),
(7881, 'Worked on Diva DRC for physical verification. ', 992),
(7882, 'Good knowledge on I2C and SPI protocols', 992),
(7897, 'Analytical Thinking - Applies logic to solve problems and get the job done.', 994),
(7898, 'Computer Competency - Is skilled at operating a computer.', 994),
(7899, 'Conflict Resolution - Works to resolve differences and maintain work relationships.', 994),
(7900, 'Creative Thinking - Ability to look outside the box and develop new strategies.', 994),
(7901, 'Decision Making - Can make decisions and take responsibility for them.', 994),
(7902, 'Influence - Can enlist the support and cooperation of others and encourage them to be proactive.', 994),
(7903, 'Writing Skills - Has excellent writing and grammar skills, and has the ability to write concisely, clearly and logically', 994),
(7904, '\r\nïƒ˜	Good understanding of the ASIC and FPGA design flow.\r\n', 1002),
(7905, 'ïƒ˜	Experience in writing RTL models in Verilog HDL and Test benches in System Verilog and UVM.', 1002),
(7906, 'ïƒ˜	Good knowledge in designing schematics using Orcad Capture.', 1002),
(7907, 'ïƒ˜	Experience in using industry standard EDA tools for the front-end and Backend designs.', 1002),
(7908, 'Good programing knowledge in C', 1002),
(7925, 'VHDL, verilog', 219),
(7926, 'FPGA board and analog circuit design', 219),
(7927, 'high speed board circuit design', 219),
(7928, 'digital electronics', 219),
(7929, 'CMOS VLSI', 219),
(7930, 'CMOS RF circuits', 219),
(7931, 'cadence, ADS, OrCAD', 219),
(7932, 'c,c++', 219),
(7952, 'VHDL- Done Programming in Structural, Dataflow and Behavioural modelling for all Flip flops, Counters and Time Delays.', 1004),
(7953, 'Verilog - Done Programming in Gate level modelling, Structural and Behavioral modelling for all Flip flops, Counters.', 1004),
(7954, 'Modelsim- Executed VHDL, Verilog and Test cases which is  implemented in VIO console, Chipscope and IP Core. ', 1004),
(7955, 'Verified and Implemented  from the RTL to Gate level Netlist.', 1004),
(7956, 'Pursuing internship as ASIC verification engg. in Orange Semiconductors Pvt. Ltd.', 1009),
(7957, 'MATLAB', 349),
(7958, 'MULTISIM', 349),
(7959, 'ModelSim', 349),
(7960, 'Network Simulator (NS2)', 349),
(7961, 'Verilog', 349),
(7962, 'C', 349),
(7963, 'Perl', 349),
(7965, 'Embedded C', 1015),
(7966, 'Genesis 2000', 1015),
(7967, 'C language', 1015),
(7968, 'Assembly language', 1015),
(7969, 'Micro controllers', 1015),
(7970, 'Analytical Thinking - Applies logic to solve problems and get the job done.\r\n', 1013),
(7971, 'Computer Competency - Is skilled at operating a computer.', 1013),
(7972, 'Conflict Resolution - Works to resolve differences and maintain work relationships.\r\n', 1013),
(7973, 'Creative Thinking - Ability to look outside the box and develop new strategies.', 1013),
(7974, 'Decision Making - Can make decisions and take responsibility for them.', 1013),
(8017, 'Verilog and VHDL', 1005),
(8018, 'System Verilog and UVM', 1005),
(8019, 'Coverage Driven Verification, Assertion Based Verification', 1005),
(8020, 'RTL Coding', 1005),
(8021, 'FSM based design', 1005),
(8022, 'Code Coverage, Functional Coverage', 1005),
(8023, 'Static Timing Analysis', 1005),
(8024, 'Assertion based verification', 1005),
(8025, 'OOPs Concepts', 1005),
(8026, 'knowledge on make, perl script', 1005),
(8049, 'EDA using OrCAD,Proteus.', 1021),
(8050, 'Embedded system firmware development using Mikro-C,CCS-C,Arduino.', 1021),
(8051, 'Industrial automation using PLC and SCADA.', 1021),
(8054, 'Digital Design, CMOS, FPGA, ASIC\r\nSynopsys EDA â€“ VCS, DC, Xilinx ISE, Modelsim, Matlab\r\n', 1035),
(8055, 'KNOW TO WORK IN CADENCE', 1033),
(8056, 'KNOW VERLOG,VHDL', 1033),
(8057, 'KNOW TO WORK IN TANNER TOOL,ORCAD,PSPICE', 1033),
(8074, 'Embedded C,Data Structure,C++', 1039),
(8075, 'Linux operating System,User And Kernel space programming,System programming', 1039),
(8076, 'ARM7,AVR microcontroller', 1039),
(8077, 'I2C,SPi,UART ', 1039),
(8078, 'Embedded Linux', 1039),
(8079, 'knowledge of network socket programming in C', 1039),
(8080, 'knowledge of OOPs concept', 1039),
(8085, 'Overall experience of 6 months in the Verification domain. ', 1012),
(8086, 'Good knowledge of AMBA (AHB,AXI,APB) Bus protocols and SPI protocol', 1012),
(8087, 'Worked on UVM methodology and developed sequences which are direct and constraint random for test cases.', 1012),
(8088, 'Well versed with System Verilog and Verilog,Questasim by Mentor graphics', 1012),
(8089, 'Worked on linux and have basics of shell programming', 1012),
(8090, 'EDA Tools: Synopsys VCS, Cadence NC Verilog, NC SIM, NC Launch, Synopsys DC Compiler', 1042),
(8091, 'HDL Language: Verilog HDL, System Verilog, Perl Scripting', 1042),
(8092, 'Verification Methodologies : UVM', 1042),
(8093, 'Operating Systems: Linux, Windows', 1042),
(8094, 'verilog, digital electronics, vlsi design', 1054),
(8095, 'physical design, ASIC design', 1054),
(8100, 'â€¢	Software Programming Languages...â€¦â€¦â€¦C, C++', 1051),
(8101, 'â€¢	Hardware Description Languages...â€¦â€¦â€¦. Verilog, VHDL.', 1051),
(8102, 'â€¢	Operating Systemâ€¦â€¦â€¦â€¦..........................Windows XP, 7.', 1051),
(8103, 'â€¢	Toolsâ€¦â€¦â€¦â€¦â€¦â€¦â€¦â€¦â€¦â€¦â€¦â€¦â€¦â€¦â€¦..Xilinx, Matlab, cadence.', 1051),
(8104, 'â€¢	Packagesâ€¦â€¦â€¦â€¦â€¦â€¦â€¦â€¦â€¦â€¦â€¦â€¦â€¦â€¦Microsoft Office Tools.', 1051),
(8105, 'â€¢	Academic Interestsâ€¦â€¦â€¦â€¦â€¦â€¦â€¦â€¦â€¦â€¦VLSI, 8051 Microcontroller, 8086    Microprocessor, Embedded systems, SOC.', 1051),
(8106, 'â€¢	Positive attitude', 1051),
(8107, '\r\nâ€¢	Hard working and ability to work in a team', 1051),
(8108, '\r\nâ€¢	Like to face the challenges.', 1051),
(8109, 'â€¢	Good communication skills.', 1051),
(8110, 'VERILOG', 255),
(8111, 'VHDL', 255),
(8112, 'FPGA', 255),
(8113, 'PHYSICAL DESIGN', 255),
(8114, 'RTL CODING', 255),
(8115, 'PSOC', 255),
(8116, 'EMBEDDED C', 255),
(8117, 'MICRO-CONTROLLER/PROCESSOR', 255),
(8118, 'MODELSIM', 255),
(8119, 'DIGITAL DESIGN LOGIC', 255),
(8127, 'RTL DESIGN ENGINEER', 807),
(8128, 'ASIC DESIGN ENGINEER', 807),
(8129, 'VERIFICATION ENGINEER', 807),
(8130, 'MEMORY LAYOUT ENGINEER', 807),
(8131, 'ANALOG DESIGN', 807),
(8132, 'PHYSICAL DESIGN', 807),
(8153, 'Exposure to 180nm , 90nm and 28nm technology node.', 37),
(8154, 'Good knowledge of ASIC flow and full custom Flow', 37),
(8155, 'Ability to Fix all kinds of LVS and DRC errors like incorrect nets,ports,stamping,Bad device,opens,shorts,property error', 37),
(8156, 'Understanding of Device matching Techniques for analog circuits like interdigitization,dispersion,centroid matching.', 37),
(8157, 'Knowledge of  Latch-up, ESD, DFM ,Antenna effects,Electromigration(EM),WPE,LOD.', 37),
(8158, 'Ability to design a layout with good floor plan,optimized area,reducing parasitics.', 37),
(8159, 'Good Knowledge of IC fabrication process.', 37),
(8160, 'Good knowledge of CMOS concepts and Digital design concepts.', 37),
(8161, 'Knowledge of good techniques to minimize manufacturing variation such as common centroid layout,interdigitization.', 37),
(8162, 'Good communication,organization and documentation skills and ability to work independently as well as in teams.', 37),
(8168, 'sandisk/RTL verification', 1067),
(8169, 'intsemi/ RTL verification', 1067),
(8170, 'Eximuise/ RTL verificarion', 1067),
(8171, 'intel/ RTL verification', 1067),
(8172, 'Synopsys/RTL verification ', 1067),
(8173, 'Experience in low power verification with strong understanding of low power methodologies.', 552),
(8174, 'Familiarity with industry standard SOC design & verification tools, flows and methodologies.', 552),
(8175, 'Worked in physical design team exposure to Synopsys tools.', 552),
(8176, 'Highly motivated with ability to learn new things quickly and work as a team.', 552),
(8186, 'Obtained Certified Automation Engineering (CAE) from Technocrat Automation Pvt Limited, Chennai.', 1075),
(8187, 'Industrial Automation Tools specializing in PLC, SCADA and VFD. ', 1075),
(8188, 'Hands on Practical exposure in GE-Fanuc, Keyence, Omron', 1075),
(8189, 'SCADA (Supervisory Control & Data Acquisition) â€“ Screen designing, PLC interface, Data collection & storage ', 1075),
(8190, 'VFD (Variable Frequency Drive) â€“ Commissioning and Troubleshooting ', 1075),
(8191, 'Pneumatics & Field Instruments ( Control Valve, Sensors, Level Transmitters, Flow Transmitters)', 1075),
(8192, 'Temperature Transmitters, Pressure Switches', 1075),
(8202, 'virtual sequence', 1076),
(8203, 'Functional Coverage', 1076),
(8204, 'Constrain layering', 1076),
(8205, 'SV Assertions', 1076),
(8206, 'System Verilog', 1076),
(8207, 'UVM', 1076),
(8208, 'UVM analysis port implementation declaration', 1076),
(8209, 'State Machine based BFM', 1076),
(8210, 'AXI, AHB, APB, Shell scripting', 1076),
(8211, 'ASIC Design Verification', 1080),
(8212, 'VHDL', 1080),
(8213, 'VERILOG', 1080);
INSERT INTO `tbl_corecompetancy` (`idcorecompetancy`, `corecompetancy`, `idstudent`) VALUES
(8214, 'SYSTEM VERILOG', 1080),
(8215, 'UVM', 1080),
(8216, 'DIGITAL DESIGN', 1080),
(8217, 'ANALOG DESIGN', 1080),
(8218, 'Tools::: Advance Design Systems , SystemVue,', 1084),
(8243, 'Operating Systems:- Windows Family and Linux.\r\nLanguages: C, Data Structure, Python. \r\n', 1088),
(8244, 'VLSI Programming Languages : Verilog.\r\nFPGA : Spartan-3.\r\n', 1088),
(8245, 'Theoretical concepts: Electrical machines ,Power System, Control System, Circuit Theory, Microprocessor(8085).', 1088),
(8246, 'Other concepts: Power electronics, Analog & Digital VLSI, Microelectronics.', 1088),
(8247, 'Softwares known:- MATLAB 6.5 , 7& 7.6,PSPICE & PSIM, iverilog, NILabview 2012&13,Xilinx ISE.', 1088),
(8248, 'GRT Embedded solution and know about embedded c and basci pcb design schematic level entry', 1101),
(8249, 'I completed an industry  oriented training in Vlsi physical designing course successfully.', 461),
(8250, 'In the Institute they taught us from Basic Fundamentals', 461),
(8251, 'They taught us total practical oriented with lot of examples', 461),
(8252, 'Apart from this pd we also Designed Layouts for Inverter, Nand, Nor, And, Or gates and Latch.', 461),
(8253, 'Also done Logic synthesis projects', 461),
(8254, 'Done real projects on 130,80,45 nm Technology', 461),
(8255, 'Done Top level,Block level Designing', 461),
(8256, 'VHDL', 1092),
(8257, 'MATLAB', 1092),
(8258, 'Telecommunication', 1092),
(8259, 'PCB Design', 1092),
(8260, 'Circuit designing', 1092),
(8261, 'i have  good knowledge on ECE core subjects', 1107),
(8276, 'Winner of Mentrographics Design Contest of Year 2014.', 789),
(8277, 'system verilog,  Functional verification, Code coverage, RTL design, Static Timing analysis', 789),
(8278, 'EDA TOOL: VCS,Encounter,Modelsim,xilinx,precision,DC-shell,RTL compiler,ICC', 789),
(8284, 'Good understanding of Digital Design Concepts,FSM, CMOS Ckt.', 1110),
(8285, 'Good understanding of VHDL, Verilog HDL and System Verilog', 1110),
(8286, 'Knowledge of System Verilog based Test Bench Environment', 1110),
(8287, 'Good understanding in functional coverage, randomization, assertion.', 1110),
(8288, 'Good understanding of Floor planning, Placement, CTS, Routing.', 1110),
(8301, 'Analytical Thinking - I apply logics to solve problems and get the job done', 1112),
(8302, 'Continuous Education - I never stop learning, I learn from things, people and society', 1112),
(8303, 'Evaluation - I have ability to evaluate according to accepted methodologies', 1112),
(8304, 'Influence - I can enlist the support and cooperation of others and encourage them to be proactive', 1112),
(8305, 'Persuasive Communication - Skilled at both oral and written communication that can influence others', 1112),
(8306, 'Leadership - Capable to establish a team effort that promotes working towards a common goal', 1112),
(8307, 'Interpersonal Awareness: Ability to have and show empathy to others. Listens well and responds in a non-threatening. ', 1112),
(8308, 'Verilog; System Verilog; Perl; C; C++; Modelsim; Xilinx ISE', 1114),
(8309, 'C Lang', 1118),
(8310, 'Embedded System ', 1118),
(8311, 'Micro-controllers (8051, AVR, ARM7) ', 1118),
(8312, 'Linux', 1118),
(8313, 'Networking', 1118),
(8314, 'Device Driver Concepts', 1118),
(8315, 'RTOS Concepts', 1118),
(8320, 'Persevering and committed to finish an assigned work on time', 637),
(8321, 'Sound technical knowledge of Electrical & Electronics Engineering', 637),
(8322, 'good decision maker with the ability to take initiative and work well under pressure\r\nand gets on well with others', 637),
(8323, 'Good written and verbal communication skills', 637),
(8324, 'Aptitude for collaborative work ad possessing ability to multi task', 637),
(8325, 'Verilog design code', 1132),
(8326, 'Linting', 1132),
(8327, 'Synthesis', 1132),
(8328, 'Physical design', 1132),
(8345, 'Design using Verilog', 621),
(8346, 'Building testbench using System verilog,UVM', 621),
(8349, 'strong in digital concepts. VHDL coding.', 1100),
(8350, 'C,C++, Verilog, VHDL, Matlab, PSPICE, Arm, I2C, UART, AMBA, 8051', 1137),
(8440, 'Analytical Thinking - Applies logic to solve problems and get the job done.', 310),
(8441, 'Decision Making - Can make decisions and take responsibility for them', 310),
(8442, 'Good at scripting languages- Shell and Tcl-Tk', 310),
(8443, 'Good at RTL coding in verilog language', 310),
(8444, 'scripting language     :  Perl.', 1070),
(8445, 'Functional Simulation Tools : Model Sim, nclaunch (Cadence) and Quartus II (ALTERA)', 1070),
(8446, 'Synthesis Tool                     : RTL Compiler (Cadence)', 1070),
(8447, 'Physical Design  Tool         : Cadence SoC encounter, Cadence Virtuoso.', 1070),
(8448, 'Hardware language   : Verilog HDL', 1070),
(8449, 'MATLAB', 1070),
(8450, 'Software Languages    : Basics of c, Data structures, object oriented program(oops)', 1070),
(8451, 'Functional Verification of analog PVT Compensation Cell.', 1154),
(8452, 'Test plan development & test pattern generation for OTG USB 2.0 PHY & Reference Generator Cell.', 1154),
(8453, 'Self-checking test verification environment in Verilog for OTG USB 2.0 PHY.', 1154),
(8454, 'Basic Spice simulations for various electrical circuits, Analog calibration Block, OTG & Reference Generator Cell.', 1154),
(8455, 'Performed Formal Equivalence Verification between Behavioral Model (Verilog) & Spice (Analog) of High Speed Link PHYs.', 1154),
(8456, 'Understanding of design and to do design failure mode & effect analysis PLL (Phase Locked Loop).', 1154),
(8457, 'Test plan development & test pattern generation for PLL.', 1154),
(8458, 'Used TCL script to compare analog waveform & digital waveform.', 1154),
(8459, 'Implemented boundary elements like Current converter, Current mirror circuit, Level Shifter etc. in Verilog-AMS ', 1154),
(8482, 'Good Knowledge of ASIC flow and the stages involved in physical design flow and full custom flow.', 91),
(8483, ' Have excellent knowledge and experience working with floorplan,placement,clock tree synthesis,routing and optimization.', 91),
(8484, 'Good Knowledge in understanding and resolving timing violations(hold and setup) of various timing paths under OCV&MCMM.', 91),
(8485, 'Good working knowledge of Linux, and Scripting using Perl and Tcl for automation.', 91),
(8486, 'Understanding of DFM Reliability issues like  EM, Cross-talk, and Antenna effect.', 91),
(8487, 'Ability to debug DRC and LVS errors (PG shorts,opens and soft checks)  at block level.', 91),
(8488, 'Exposure to industry standard EDA tools like IC Compiler, Prime Time and Hercules from Synopsys.', 91),
(8489, 'Ability to design a layout with good floor plan,optimized area,reducing parasitics  and  knowlegde of SRAM memory.', 91),
(8490, 'Understanding of Device matching Techniques for analog circuits like interdigitization,dispersion,centroid matching.', 91),
(8491, 'Good knowledge of IC fabrication process, CMOS concepts and Circuit theory,Digital Design concepts.', 91),
(8496, 'embedded system', 1156),
(8497, 'analog communication ,i can connect any circuit on bread board', 1156),
(8498, 'c language,', 1156),
(8499, 'i can work on matlab softwar and xillinx software', 1156),
(8513, 'Can make decisions at appropriate time', 1169),
(8514, 'Well Determined to continue in any situation of work', 1169),
(8515, 'Flexible to work environment', 1169),
(8558, 'Verification and Validation, Design of Algorithms, Analysis of Requirements, Build Impact Analysis, Unit Testing', 1175),
(8559, 'Regression Testing', 1175),
(8563, 'have experience in verilog hdl more than a year', 1179),
(8564, 'have experience in working with  cadence tools-virtuoso,ncsim,encounter', 1179),
(8565, 'have experience in layout designs ', 1179),
(8590, 'C Language, Basics of C++', 1142),
(8591, 'VHDL/Verilog', 1142),
(8592, 'Matlab tool', 1142),
(8593, 'Silvaco tool', 1142),
(8594, 'Cadence tool', 1142),
(8595, 'Mentor graphics tools(i.e.Model sim, Leonardo spectrum and precision RTL synthesizer)', 1142),
(8596, 'Mentor graphics tools(i.e.Design architect and IC Station tools)', 1142),
(8597, 'Mentor graphics tools(i.e.DFT Advisor and Fastscan tools)', 1142),
(8617, 'verilog', 1182),
(8618, 'vhdl', 1182),
(8619, 'c', 1182),
(8620, 'synthesis concepts', 1182),
(8621, 'physical design algorithms', 1182),
(8622, 'PERL', 1182),
(8623, 'TCL', 1182),
(8624, 'system verilog for design', 1182),
(8650, 'Digital Electronics- Good in Combinational circuits, Sequential circuits and Finite state machines (FSM).', 1166),
(8651, 'CMOS VLSI- Basic circuit concepts  and CMOS Subsystem design.', 1166),
(8652, 'Hardware Description Language (HDL) programming- VHDL and verilog.', 1166),
(8653, 'Embedded systems- memories and memory subsystem', 1166),
(8678, 'In-depth knowledge of the concepts of Verilog, System Verilog and UVM.', 75),
(8679, 'Proficient in developing Verification plan and architecture from the design specification.', 75),
(8680, 'Proficient in developing appropriate test vectors using Verilog, System Verilog and UVM', 75),
(8681, 'Excellent knowledge of the constrained randomization method and other verification techniques.', 75),
(8682, 'Adept in functional coverage and code coverage', 75),
(8683, 'Adroit in developing automated testbench and test plan', 75),
(8684, 'fundamental exposure in developing scripts using perl', 75),
(8685, 'Good understanding about different modeling schemes', 75),
(8686, 'Fundamental exposure to AISC flow ', 75),
(8687, 'Strong interpersonal skill, flexible and self motivated.', 75),
(8702, 'Hardware Expertize			: Hspice, Cdesigner, Cadence, Hspice, Ngspice, LAB VIEW, Gnuplot, Waveviewer', 959),
(8703, 'SILVACO				                : ATLAS, ATHENA', 959),
(8704, 'HDLs		                                        : VHDL, Verilog', 959),
(8705, 'Platforms				                : DOS, UNIX, Windows', 959),
(8706, 'Assembly Programming	        : ÂµP 8085, ÂµC 8051', 959),
(8707, 'Mathematical Tools			: MATLAB', 959),
(8708, 'Software Skills  				: C, C++, Java, Shell Scripting, Python', 959),
(8725, 'I am very good at DIGITAL design, starting from combo logic to sequential logic design', 862),
(8726, 'even in coding i am very good at STRUCTURAL modelling in verilog compared to BEHAVIOURAL, ', 862),
(8727, 'I am very good at hardware point and software point of view', 862),
(8728, 'good team player, who will listen to each and every person and try to get solutions out of it', 862),
(8741, 'I have knowledge of C language.', 1191),
(8742, 'I have knowledge of C++ language.', 1191),
(8743, 'I have knowledge of hardware description  language like verilog, vhdl.', 1191),
(8744, 'I have knowledge of Xilinx, Cadence â€“Virtuoso and Cadence-Encounter tool.', 1191),
(8745, 'VLSI design and verification', 1194),
(8746, 'Expert in verilog and vhdl', 1194),
(8747, 'embedded system', 1195),
(8748, 'circuit designing', 1195),
(8749, 'verilog', 1195),
(8750, 'Cadence Encounter ', 1174),
(8751, 'Verilog', 1174),
(8752, 'TCL', 1174),
(8753, 'Unix', 1174),
(8754, 'C', 1174),
(8755, 'MicroWind', 1174),
(8770, 'Proficient in Digital Design Fundamentals and its implementation using Verilog HDL and VHDL. ', 167),
(8771, 'Good knowledge of C and C++programming language.', 167),
(8772, 'Hands on experience in Verification using Verilog language. ', 167),
(8773, 'Excellent working knowledge on simulation and synthesis tools like QuestaSim, Xilinx ISE. ', 167),
(8774, 'Knowledge of  Unix shell scripting commands. ', 167),
(8775, 'Hands on experience of working on ZED board and Xilinx Virtex 4 Development board (ML 401).', 167),
(8776, 'Basic understanding of System Architecture of Xilinx Virtex6 FPGA, USB, Ethernet and PCI Express.', 167),
(8783, 'RTL Design', 736),
(8784, 'Verification', 736),
(8785, 'Verilog', 736),
(8786, 'Digital Design', 736),
(8787, 'FInite State Machine', 736),
(8788, 'Computer Architecture', 736),
(8805, 'VHDL programming', 1205),
(8806, 'Verilog', 1205),
(8807, 'basics in C programming', 1205),
(8808, 'Electronic Circuit Design and anlysis', 1205),
(8809, 'Flexibility - Ability to adapt to changes while keeping focus on goals and apply knowledge to new circumstances.', 974),
(8810, 'Initiative - Ability to obtain information from several sources to address present needs.', 974),
(8811, 'Leadership - The ability to establish a team effort that promotes working towards a common goal.', 974),
(8812, 'Empowers Others - Gives employees confidence and allows freedom to complete tasks.', 974),
(8828, 'EDA Tools: Cadence, Xilinx-ISE, Modelsim,Tanner Tools,HSpice\r\n                                                        ', 1207),
(8829, 'Hardware Description Languages  :  Verilog, VHDL', 1207),
(8830, 'Platforms  :  Linux, Windows', 1207),
(8831, 'Programming :  C, ÂµP 8085, ÂµC 8051', 1207),
(8832, 'Industrial Automation         	        :  Siemens S7-200,Schneider Citect 7.1', 1207),
(8833, 'Design', 1208),
(8834, 'production', 1208),
(8835, 'management', 1208),
(8836, 'Skill in Verilog and VHDL language. ', 1210),
(8837, 'Knowledge in Mentor graphics,Cadence and MATLAB tool.', 1210),
(8838, 'Knowledge in C++.', 1210),
(8842, 'good in c/c++ , verilog, HDL, and Digital Electronics', 1212),
(8843, 'Physical Design\r\n\r\n', 1211),
(8844, 'Physical Verification (DRC,LVS,RCX)', 1211),
(8845, 'Routing, Placement, Floorplanning', 1211),
(8846, 'Layout Design', 1211),
(8867, 'Web Technologies:    HTML and CSS', 1213),
(8868, 'Programming Languages:  C, Embedded C, Java, Verilog, and VHDL', 1213),
(8869, 'VLSI Design:    Cadence and Mentor Graphics', 1213),
(8870, 'Embedded Systems:   Assembly Language (8051 and 8086), Advanced Microcontroller', 1213),
(8871, 'Operating Systems:    Windows/ Linux', 1213),
(8878, 'Good interpersonal and communication skills.', 593),
(8879, 'Having ability to learn new technologies', 593),
(8880, 'flexible to work efficiently in different kinds of environment with good pressure of mind.', 593),
(8881, 'Dedication towards responsibilities assigned.', 593),
(8882, 'Quick learner and team player', 593),
(8883, 'regular EFY reader and football player.', 593),
(8884, 'C Language', 1216),
(8885, 'Verilog HDL', 1216),
(8886, 'Xilinx ISE', 1216),
(8887, 'Quartz II', 1216),
(8888, 'Cadence-Virtuoso, RTL Compiler and Encounter Digital Implementation', 1216),
(8889, 'ASIC Physical Design', 1216),
(8890, 'Clock Tree Synthesis', 1216),
(8891, 'Stati Timing Analysis', 1216),
(8981, 'Digital circuit design', 1219),
(8982, 'Device design', 1219),
(8983, 'Analog Circuit design', 1219),
(8984, 'ASIC', 1219),
(8985, 'verilog', 1219),
(8986, 'Layout', 1219),
(8987, 'Silvaco', 1219),
(8988, 'Cadence', 1219),
(8992, 'I have a  good knowledge in digital design', 1220),
(8993, 'verilog and system verilog  ', 1220),
(8994, 'fpga design  and asic design flow', 1220),
(8995, 'functional verification', 1220),
(8998, 'ADS', 1230),
(8999, 'HFSS', 1230),
(9000, 'Matlab', 1230),
(9001, 'C language ', 1230),
(9002, 'CST', 1230),
(9036, 'Experience of Functional verification using SystemVerilog and UVM at block, sub-system and system level. ', 1240),
(9037, 'Comprehensive knowledge of Digital logic design and CMOS circuits.', 1240),
(9038, 'Strong exposure to Verification methodologies like UVM and SV', 1240),
(9039, 'Exposure to various EDA tools involved in ASIC and SoC design flow', 1240),
(9040, 'Undertaken various research based projects as a part of Masterâ€™s academics.', 1240),
(9068, 'Verilog HDL, VHDL, C, C++,Assembly Level Language Programming\r\n\r\nXilinx, Pspice, Tanner, Assembly language, Dsch, \r\nCadence', 285),
(9069, 'Tools likeKeil, Tanner, PSpice,  Xilinx , Cadence, LabVIEW', 285),
(9082, 'Verilog', 411),
(9083, 'VHDL', 411),
(9084, 'C', 411),
(9085, 'Xilinx ISE Design', 411),
(9086, 'ModelSim', 411),
(9087, 'Cadence Virtuoso tools', 411),
(9088, 'Pspice', 411),
(9090, 'I have got strong skills in the field of Electronics, Embedded technology, IC Design ', 1249),
(9091, 'Proficient in RTL Design using Hardware Descriptive Languages (VHDL, VERILOG).', 205),
(9092, 'Worked on Design Tools like Xilinx- ISE, Questa-Sim.', 205),
(9093, 'Comfortable working in any Windows platform (NT/2000/XP/7/8), Linux (basic) Operating Systems.', 205),
(9094, 'Programming in C. ', 205),
(9098, 'Embedded developer-Mikro C,MPLAB,Proteus,Arduino', 1252),
(9099, 'PCB Designing -EAGLE Software', 1252),
(9100, 'Knowledge in VLSI, ASIC, FPGA, SOC.', 507),
(9149, 'C', 1260),
(9150, 'C++', 1260),
(9151, 'VLSI DESIGN', 1260),
(9152, 'CADENCE TOOL', 1260),
(9153, 'H SPICE', 1260),
(9154, 'MATLAB', 1260),
(9155, 'XILINX', 1260),
(9156, 'PERL', 1260),
(9157, 'VHDL', 1260),
(9158, 'NI Multisim', 1260),
(9166, 'Verilog Coding', 1183),
(9167, 'Microcontroller coding', 1183),
(9168, 'C', 1183),
(9169, 'C++', 1183),
(9170, 'OrCAD PSpice: Schematic Diagram and Simulation.', 1183),
(9171, 'CADENCE: Schematic Diagram, Simulation, layout, PCB design.', 1183),
(9172, 'ASIC layout training in Pine training academy', 1271),
(9173, 'Have gained knowledge in various tools like Silvaco, Symica, Xilinx ISE design, ModelSim ', 1271),
(9174, 'Projects like Op-amp, temperature sensor, level shifter and other basic layout designs', 1271),
(9175, 'Knowledge of digital design circuit and their simulation on Xilinx ISE', 1271),
(9176, 'Understanding ASIC design flow and fabrication process. ', 1271),
(9177, 'Basic layout designing of pmos,  nmos, flip flop and universal gate', 1271),
(9178, 'Timing analysis STA and DTA', 1271),
(9189, 'good in verilog coding', 1273),
(9190, 'good in analog design', 1273),
(9197, 'ELECTRONICS DESIGN-ANALOG AND DIGITAL DESIGN', 885),
(9198, 'EMBEDDED SYSTEMS', 885),
(9199, 'IMAGE PROCESSING', 885),
(9210, 'Hardware Design Languages	: Verilog HDL, SystemVerilog.', 1275),
(9211, 'Programming Languages	Basics of C Programming, core java.', 1275),
(9212, 'Design Tools Used	Cadenceâ€™s NC sim, Virtuoso tools, Spectre circuit simulator, LVS/DRC/QRC tools, ADE  tool, ModlSim', 1275),
(9213, 'Processors & Interfacing	Microprocessor (8086), Microcontroller (8051).', 1275),
(9221, 'Good at RTL Designing', 954),
(9222, 'Digital designing', 954),
(9223, 'have a good insight of ASIC implementation', 954),
(9224, 'Good knowledge of various system level parameters ', 954),
(9225, 'cadence', 954),
(9226, 'Xilinx', 954),
(9227, 'Matlab', 954),
(9228, 'Java,J2EE', 954),
(9229, 'hands-on on cadence virtuoso', 404),
(9230, 'efficient in RTL coding using Verilog HDL and VHDL', 404),
(9231, 'Hands -on Zed board, virtex-4 and Spartan kits', 404),
(9232, 'strong in digital concepts', 404),
(9233, 'Understanding FPGA Technology', 250),
(9234, 'Simulation using Verilog', 250),
(9236, 'Java, J2EE, Hibernate, Struts2, CSS, Ajax, JavaScript, HTML', 1288),
(9280, 'Works for solutions that all team members can support.', 1289),
(9281, 'Initiative and Creativity ', 1289),
(9282, ' evaluates new technology as potential solutions to existing problems. ', 1289),
(9283, 'Personally responsible; completes work in a timely, consistent manner.', 1289),
(9284, 'Quantity of Work and Problem Solving ', 1289),
(9285, 'Demonstrates knowledge of techniques, skills, equipment, procedures and materials.', 1289),
(9286, ' Applies knowledge to identify issues and internal problems works to develop additional technical knowledge and skills.', 1289),
(9287, 'able to determine project urgency in a practical way', 1289),
(9288, 'Responds to requests for service in a timely and thorough manner', 1289),
(9293, 'C programming, VHDL, Verilog, Perl', 1292),
(9294, 'Arm, 8051 microcontroller', 1292),
(9295, 'VHDL: Sound knowledge about VHDL language', 1302),
(9296, 'Xilinx : hands on exposure on Xilinx software and Simulation software like Isim and Model sim', 1302),
(9297, 'Cadence: Cadence back end and front end design working knowledge', 1302),
(9298, 'Matlab: good Knowledge about Matlab', 1302),
(9299, 'MSP 430 and ARM : theoretical Knowledge about ARM and MSP 430', 1302),
(9300, '8085,8086 Micro controller: knowledge about micro controllers and their supporting peripherals', 1302),
(9301, '8051: working knowledge about 8051', 1302),
(9309, 'goo knowledge on digital', 1247),
(9310, 'verilog ,functional verification,system verilog', 1247),
(9311, 'fpga and asic design flow', 1247),
(9312, 'Verilog HDL', 928),
(9313, 'VHDL', 928),
(9314, 'UVM 1.2', 928),
(9315, 'OVM', 928),
(9316, 'SystemVerilog', 928),
(9317, 'Perl 5.6', 928),
(9321, 'PUBLIC RELATION HEAD: I WAS ABLE TO CONDUCT FIRST NATIONAL EVENT FOR IEEE-CRCE. PUBLICITY AND PARTICIPATION WAS GOOD', 1308),
(9322, 'SKILLED IN WRITING MATLAB CODES', 1308),
(9323, 'SKILLED IN WRITING SPICE CODES', 1308),
(9324, 'Perl', 1314),
(9325, 'TCL', 1314),
(9326, 'Synopsys ICC', 1314),
(9327, 'Cadence Encounter', 1314),
(9328, 'Cadence Virtuoso', 1314),
(9329, 'Verilog', 1314),
(9330, 'VHDL', 1314),
(9365, 'EDA Tools: Cadence Virtuoso(Schematic Editor, Layout Editor) , NCLaunch, RTL/DC Compiler  and Encounter', 1320),
(9366, 'Eldo SPICE(Mentor Graphics), Silvaco TCAD, Mentor Graphics HDL Designer', 1320),
(9367, 'Software Skills: ModelSim, Xilinx ISE, QuestaSim', 1320),
(9368, 'Programming skill: verilog, C,  MATLAB ', 1320),
(9393, 'PROGRAMING IN C ,VERILOG,SYSTEM VERILOG', 1323),
(9394, 'SCRIPTING LANGUAGE SHELL AND PEARL', 1323),
(9395, 'EDA TOOL USED CADENCE  VERTUOSO ,SIMVISION,XILINX,PLC,SCADA,MATLAB', 1323),
(9396, 'Experience in writing Rtl models in Verilog and test benches ', 1324),
(9397, 'Knowledge about system Verilog and UVM environment ', 1324),
(9398, 'Good understanding of fundamental cmos fab and differences between asic and full custom flow', 1324),
(9399, 'Good working knowledge on analog and mixed mode circuit like current mirror and differ tial pair ', 1324),
(9400, 'Good understanding about layout design', 1324),
(9401, 'Good understanding of antenna effects,  latch up, ESD, EM and techniques to reduce them', 1324),
(9402, 'Good understanding in Linux and perl', 1324),
(9403, 'Good knowledge of low power techniques in vlsi', 1324),
(9404, 'Good knowledge about cyclone 3 fpga', 1324),
(9434, 'Cadence - Viruoso  ', 1311),
(9435, 'Cadence - Encounter', 1311),
(9436, 'Verilog', 1311),
(9437, 'Xilinx', 1311),
(9438, 'C, C++, Java', 1311),
(9455, 'â€¢	Completed courses in Verilog and vhdl for one year.', 1335),
(9456, 'â€¢	Have knowledge about PCB designing.', 1335),
(9457, 'â€¢	Have knowledge about â€œdigital signal processingâ€, â€œsignals and systemsâ€,\r\nâ€œWireless communicationâ€, â€œwireless networkâ€,', 1335),
(9458, 'â€¢	And have won first place in the conference paper â€œchip designing with Nano-technologyâ€.', 1335),
(9459, 'â€¢	I have designed circuits like â€œexample for modulatorâ€, â€œtwo camera 3D synchronization boardâ€, â€œdual liquid sensor circ', 1335),
(9460, 'â€¢	Can work with Ubuntu, Windows XP, Windows 7, 8,MAC,Linix/unix', 1335),
(9461, 'â€¢	Student Ambassador of the placement team of our college.', 1335),
(9462, 'â€¢	Active participant in â€œDesign and Development of Embedded Systems and Wireless Sensor Networksâ€ a national   level wor', 1335),
(9463, 'â€¢	Certified for â€œCircuit Treasureâ€ competition held at VIT University, Vellore.', 1335),
(9464, 'â€¢	Undergone â€œInternship trainingâ€ for one month in HCL career development center.', 1335),
(9466, 'Interested in Cadence Virtuoso and drawing the layout', 1331),
(9467, 'Signals & Systems; Electronic Devices and Circuits; Microprocessors; Pulse & Digital Circuits; Switching Theory & Logic ', 1337),
(9468, 'Excellent planning, organizational, and negotiation strengths', 1337),
(9469, 'Excellent communication & interpersonal skills with strong analytical, team building, problem solving and organisational', 1337),
(9470, 'Ability to lead, reach consensus, establish goals and attain results', 1337),
(9478, 'CMOS circuit optimization, Standard Cell layout  (DRC and LVS) at 28nm Node', 871),
(9479, 'Standard Cell Characterization at 28nm Node', 871),
(9480, 'Improvement in Characterization methodology for combinational and sequential cells', 871),
(9481, 'Validation of generated .lib files', 871),
(9482, 'Comparison of NLDM and CCS .lib to provide accuracy of data generated', 871),
(9483, 'Packaging and verification of various P&R views like CEL, FRAM, LEF etc.', 871),
(9484, 'Documentation of library as in User manual, Release Notes and Datasheet.', 871),
(9485, 'Good amnalytic skills', 195),
(9486, 'Good bsics of analog and digital electronics', 195),
(9487, 'Good ogical reasoning', 195),
(9495, 'PNR TOOL: Soc Encounter', 438),
(9496, 'Circuit Simulation Tool: Hspice.', 438),
(9497, 'HDL Simulation: Modelsim', 438),
(9498, 'Programming Languages: Basic C & Basic TCL', 438),
(9499, 'HDL Languages: Verilog.', 438),
(9500, 'Operating Languages: Windows and Linux(Basics).', 438),
(9501, 'Software Preview: MS-Office(Word,Power Point,Excel)', 438),
(9543, 'Programming Skills: Advanced C & Data Structures, Linux system programming (threads, signals, process, IPC Mechanisms)', 1354),
(9544, 'GNU Tool chain: GCC, GDB, make', 1354),
(9545, 'Linux Kernel configuration and compilation', 1354),
(9546, 'Hand on experience on U Boot', 1354),
(9547, 'Hands on experience on Omap4460 Processor (Panda board)', 1354),
(9548, 'Linux Device Drivers: Character Drivers (Protocol â€“ UART, I2C)', 1354),
(9549, 'Tools: s-trace, L-trace', 1354),
(9550, 'Embedded Linux Porting: on Friendly ARM, Panda board', 1354),
(9551, 'Others: Knowledge on Verilog and Python scripting', 1354),
(9561, 'Knowledge in Verilog and VHDL Coding, C coding , Programming in 8051, Microcontroller Programming,Python', 1357),
(9562, 'Good Knowledge in linux', 1357),
(9563, 'knowledge of programing languages such as C++,PERL, and also SHELL scripting', 1355),
(9564, 'A team player, flexible and have good communication skills. also eager to learn new skills and gain knowledge.', 1355),
(9565, ' ', 1360),
(9566, 'Languages - Verilog, SystemVerilog, C++ , ', 1360),
(9567, 'EDA Tools - ModelSim, Xilinx ISE, QuestaSim, ', 1360),
(9568, 'Hardwares - 8051 Microcontroller, PIC Microcontroller, FPGA, Arduino Uno', 1360),
(9569, 'VLSI Design (RTL using Verilog & FPGA Design Flow)	', 1360),
(9570, 'Verification using SystemVerilog                          ', 1360),
(9575, 'Verilog, Assembly Level Language (8086, 8051 & TMS320C54xx DSP Processor)', 1363),
(9579, 'hard working ', 823),
(9580, 'quick learner', 823),
(9581, 'sportiveness', 823),
(9598, 'Good Knowledge in ASIC flow and CAD flow', 1366),
(9599, 'Hands on experience in Synopsys tools like VCS,DC,Primetime,ICC,StarRC', 1366),
(9600, 'Basic knoledge about verification and testing', 1366),
(9601, 'Designed various digital systems. Eg. MIPS processor', 1366),
(9607, 'verilog, system verilog, uvm ', 1367),
(9611, 'Experience in writing RTL models in Verilog HDL and Test benches in System Verilog', 1023),
(9612, 'Very good knowledge in verification methodologies', 1023),
(9613, 'Good understanding of the ASIC and FPGA design flow', 1023),
(9616, 'Analog Design, Cadence Virtuoso ADE L/XL, Spectre, Assura (DRC, LVS, RCX), Monte Carlo Simulation, Tanner EDA', 243),
(9619, 'Good learner', 1377),
(9620, 'Hard worker', 1377),
(9641, 'i have good knowledge of analog circuit designing in cadence', 52),
(9663, 'Basic understanding of Transistors and Circuit Theory  fundamentals', 69),
(9664, 'Good knowledge of Digital Design Concepts', 69),
(9665, 'Good knowledge of Verilog HDL coding', 69),
(9666, 'Good knowledge of IC Fabrication process', 69),
(9667, 'Well versed with RTL-GDS flow', 69),
(9668, 'Good at Analysis of Timing Reports and Block Level Timing Closure', 69),
(9669, 'Good exposure to technology by undergoing additional training in Physical Design with Hands on Project', 69),
(9670, 'Good at Tcl scripting to handle various requirements of design', 69),
(9671, 'Good working knowledge of Linux Operating System', 69),
(9676, 'â€¢	Good understanding of fundamentals of Transistors and circuit theory.', 514),
(9677, 'â€¢	Good knowledge of Verilog RTL coding', 514),
(9678, 'â€¢	Good knowledge of Digital Design Concepts.', 514),
(9679, 'â€¢	Good exposure to technology by undergoing additional training in VLSI.', 514),
(9680, 'â€¢	Implemented a VLSI project during my post-graduation.', 514),
(9681, 'â€¢	Attended technology intensive courses conducted by industry experts on VLSI domains.', 514),
(9682, 'â€¢	Good knowledge of IC Fabrication process.', 514),
(9683, '1) VLSI Design flow (ASIC FLOW)\r\n', 1387),
(9684, ' 2)VERIFICATION', 1387),
(9685, '3) PHYSICAL DESIGN ', 1387),
(9686, '4)LOW POWER DESIGN', 1387),
(9687, '5) DIGITAL SYSTEM', 1387),
(9689, 'Fresher with the knowledge of VLSI. Have basic knowledges about Verilog HDL.', 1285),
(9707, 'Thorough knowledge in of Physical knowledge concept ranging from RTL to GDS.', 1391),
(9708, 'Familiar with ASIC back-end design methodologies and verification flows.', 1391),
(9709, 'Experience in resolving various Block level timing (STA), place & route, DRC, LVS, LEC related issues.', 1391),
(9710, 'Proficient in Primetime (synopsis) and AtopTech tool.', 1391),
(9711, 'Power, IR-drop and EM analysis with RedHawk', 1391),
(9712, 'Working experience in over different nodes ranging from 28nm to 16nm and different library process.', 1391),
(9713, 'Familiar with NC-Verilog and VCS simulators', 1391),
(9714, 'Hands on experience with spyglass, RTL lint checking.', 1391),
(9739, 'c', 1395),
(9740, 'c++', 1395),
(9741, 'Verilog', 1395),
(9742, 'system verilog', 1395),
(9743, 'Perl', 1395),
(9744, 'UVM', 1395),
(9745, 'linux', 1395),
(9746, 'shell script', 1395),
(9747, 'Verilog ', 1145),
(9748, 'System verilog', 1145),
(9749, 'Asic design', 1145),
(9750, 'FPGA design', 1145),
(9751, 'Embedded C ', 1145),
(9752, 'Python', 1145),
(9753, 'Analog - Digital electronic', 1145),
(9754, 'Power electronic', 1145),
(9755, 'Control system', 1145),
(9756, 'in UTL i have learnt a lot of things practically about telecom industry which uses optical cabels, splitter, various pad', 1398),
(9764, 'verilog, system verilog, autocadd', 1229),
(9765, 'Windows OS,  LINUX OS', 1229),
(9796, 'Hardware Languages: Verilog, VHDL.', 1406),
(9797, 'Software Tools used: Xilinx ISE, Tanner EDA v13, OrCAD (OrCAD Capture, PCB Editor, PSpice), Active HDL.', 1406),
(9798, 'Modelsim, Matlab, AutoCAD.', 1406),
(9799, 'Computer Skills: Basic concepts of C,C++', 1406),
(9800, 'Organizational Skills: Ability to get along with a team, Problem solving abilities', 1406),
(9801, 'EXPERT IN VHDL,VERILOG,SYSTEM VERILOG,KEIL C ', 292),
(9802, 'EXPERT IN DIGITAL DESIGN AND SYNTHESIS', 292),
(9803, 'EXPERIENCE IN C LANGUAGE PROGRAMMING', 292),
(9821, 'i taken a analog layout course in iss in hyderabad, i work on level shifter, opamp, bandgap reference,adc and pllcircuts', 1411),
(9834, 'Microcontroller', 1412),
(9835, 'Microprocessor', 1412),
(9836, 'Control Systems', 1412),
(9837, 'Logic Design', 1412),
(9840, 'C, C++, MATLAB, Verilog, Xilinx IDE, Eclipse IDE, Linux GCC, Keil', 1414),
(9861, 'Exposure to C programming', 1415),
(9862, 'Familiar with basics of OOP concepts(core JAVA)', 1415),
(9863, 'Exposure to VERILOG using XILINX-ISE', 1415),
(9864, ' Ability to demonstrate interest, skill, and success in getting groups to learn to work together.', 1415),
(9865, 'Determined,Focused and Hardworking', 1415),
(9866, 'INTERPERSONAL SKILLS', 1418),
(9867, 'SELF-CONFIDENCE', 1418),
(9868, 'LEADERSHIP QUALITY', 1418),
(9875, 'vhdl', 1421),
(9876, 'verilog', 1421),
(9877, 'verilog a', 1421),
(9878, 'system verilog', 1421),
(9879, 'system c', 1421),
(9880, 'basics of c++', 1421),
(9889, 'Can do good Soldering', 1423),
(9890, 'Good Knowledge on Linux and Python', 1423),
(9891, 'Basic Idea on IoT and Networkig', 1423),
(9892, 'Worked as Executive Core Member of ELECTRONICS HOBBY CLUB,NIST', 1423),
(9893, 'i have good knowledge in mathematics, secured centum in engineering maths II, III', 1424),
(9894, 'i have good working experience in Quartus and Xilinx as student level', 1424),
(9895, 'designed and implemented 16 point FFT in verilog', 1424),
(9896, 'Low power Circuits & Layout Design.', 1427),
(9897, 'IC Physical Design from RTL to GDSII.', 1427),
(9898, 'Static Timing Analysis.', 1427),
(9899, 'Standard Cell Design.', 1427),
(9900, 'cadence Virtuoso 180nm - design layout RV extract', 1431),
(9901, 'C lang', 1431),
(9902, 'C++', 1431),
(9903, 'Analog Circuit design\r\n', 701),
(9904, 'IC layout Design', 701),
(9909, 'My constant desire to learn and hardworking nature makes me a real team-player.', 863),
(9910, 'Digital Design/Verification/Validation', 863),
(9911, 'Modeling of MOS Transistor', 863),
(9912, 'Solid State Devices, Fabrication', 863),
(9913, 'Verilog', 863),
(9914, 'Sentaurus TCAD, MATLAB, XILINX ISE, SPICE', 863),
(9915, 'Problem solving attitude, Strong analytical and logical skills, Excellent verbal communication skill.', 863),
(9916, 'Good in Schematic design using Software likes Proteus and Orcad. ', 1444),
(9917, 'Good in PCB Layout design using Sotfwares like  Proteus and Allegro.', 1444),
(9918, 'Problem solving ability.', 1444),
(9919, 'Commitment to job', 1444),
(9920, 'Creativity-new design and developments, improvements.  ', 1444),
(9921, 'Handling stress.', 1444),
(9922, 'Goal Directedness.', 1444),
(9923, 'Expertise in Embedded C Programming Language.', 1444),
(9931, 'RTL coding,design and verification, Physical design', 745),
(9932, 'â€¢	Good knowledge of Verilog RTL coding, Digital Design Concepts.', 543),
(9933, 'â€¢	Good understanding of fundamentals of Transistors and circuit theory.', 543),
(9934, 'â€¢	Implemented VLSI projects during my postgrad.', 543),
(9944, 'Encounter', 1450),
(9945, 'IC Compiler', 1450),
(9946, 'Primetime', 1450),
(9947, 'Star-RCXT', 1450),
(9948, 'QRC', 1450),
(9949, 'Assura', 1450),
(9950, 'Virtuso', 1450),
(9960, 'SAFETlib validation,  system testing', 1445),
(9969, 'C, Java, Python, Shell, TCL, Verilog, VHDL, Matlab, Linux OS', 874),
(9970, 'Cadence, Synopsys, Mentor Graphics, Matlab-Simulink', 874),
(9985, 'I am very much interested in designing circuits in virtuoso in Cmos logic', 1321),
(9986, 'Love to write Verilog code at gate level and data flow level.', 1321),
(9987, 'Have spend much time in NClaunch and Virtuoso for Project works', 1321),
(9988, 'Presently working as an intern at XILINX Company since 3 months', 512),
(9989, 'Working on MEMORY DESIGN BASED PROJECT', 512),
(9990, 'Known laguages  Verilog HDL, PERL, C , TCL', 512),
(9991, 'Cadence tools, Quartus, SoC Encounter, RTL Compiler &Modelsim. ', 512),
(9992, 'NCSIM, SIMVISION, PRIME TIME- synopsys tool', 512),
(9993, 'Digital&Analog VLSI design,CMOS Design, Physical Design,RTLcoding &FPGAâ€™s', 512),
(9994, 'â€¢	Got 2nd prize in paper presentation on the topic â€œHome Automation Using Internetâ€.\r\nâ€¢	Got 2nd prize in paper presentati', 512),
(9995, 'â€¢	Good Leadership Qualities & Hardworking nature.\r\nâ€¢	Enthusiastic to learn new things and good Analyzing Skills.\r\nâ€¢	Quick ', 512),
(9998, 'System verilog, verilog, c, vhdl, basic perl, matlab', 1461),
(10004, 'Good Understanding of Fundamentals of CMOS Transistor Theory', 1462),
(10005, 'CMOS IC Fabrication Process, Fundamentals of Finfet', 1462),
(10006, 'Good Knowledge of Digital Logic Design', 1462),
(10007, 'Good Knowledge of Complete ASIC Design', 1462),
(10008, 'Good Knowledge of Analog Layout Design Concepts and Issues', 1462),
(10114, 'My first area of interest is Digital Electronics, which makes me to live in different world of wonders.', 296),
(10115, 'VLSI, which is the best preferable subject for my professional environment.', 296),
(10116, 'Simulation, which makes me to experience real time experiment with the help of software.', 296),
(10117, 'C programming, the root of all the programing.', 296),
(10118, 'Participated in the finals of â€œE-Yantra Roboticsâ€ Competition-2013 at â€œIIT BOMBAYâ€ awarded â€œ3rd â€œplace.', 1469),
(10119, 'Getting funded by VGST under program TRIP (Technology Related Innovative Projects)     2012-2013 for the project', 1469),
(10120, 'Enthusiastic ', 151),
(10121, 'Smart work', 151),
(10122, 'Hard Working ', 151),
(10123, 'Completing Work before deadline', 151),
(10124, 'I have experience in Mentor Graphics design in 130nm technology  with Layout Design', 710),
(10141, 'VHDL, Verilog', 1478),
(10142, 'C/C++/Unix', 1478),
(10143, 'Cadence_virtuso,spectre,assura', 1478),
(10144, 'Mentor Graphics - Eldo, Modelsim', 1478),
(10145, 'Xilinx ISE Design Suite', 1478),
(10146, 'Comsol MultiPhysics', 1478),
(10147, 'Synopsis-Sentaurus Tcad', 1478),
(10148, 'MatLab', 1478),
(10157, 'VLSI implementation using mentor graphics.', 1486),
(10158, 'Microcontroller 8051 programs and its role', 1486),
(10159, 'Microprocessor 8086 programs and its role', 1486),
(10160, 'VHDL and verilog basics.', 1486),
(10161, 'MATlab  implementation', 1486),
(10162, 'C language.', 1486),
(10172, 'My Core competencies would be Verilog HDL, PERL,C Language.', 1485),
(10173, 'Good Understanding of the tools like Xilinx,Cadence,Modelsim', 1485),
(10174, 'As a part of academics few projects had been done using the ASIC flow.', 1485),
(10189, 'Good understanding of the ASIC design flow', 1489),
(10190, 'Knowledge on verilog RTL coding', 1489),
(10191, 'Digital Design', 1489),
(10192, 'Working knowledge of LINUX', 1489),
(10193, 'Working knowledge on front end verification', 1489),
(10194, 'Good knowledge of the I2C and SPI protocols and its flavors', 1489),
(10195, 'partial UVM knowledge', 1489),
(10196, 'Quick-Leaner', 797),
(10197, 'Adaptable', 797),
(10198, 'Flexible', 797),
(10199, 'Hard-worker', 797),
(10200, 'Polite', 797),
(10201, 'Friendly', 797),
(10202, 'Leader-ship', 797),
(10203, 'Punctual ', 797),
(10204, 'VHDL', 1018),
(10205, 'Embedded C', 1018),
(10206, 'Assembly languages', 1018),
(10207, 'DSP', 1018),
(10208, 'Biomedical signal Processing', 1018),
(10209, 'Circuit Design', 1018),
(10210, 'Cadence Tool', 1018),
(10211, 'FPGA', 1018),
(10212, 'C', 1018),
(10213, 'C++', 1018),
(10218, 'I am very skillful in  hdl - verilog , and hvl such as -system verilog (UVM).  ', 1497),
(10249, 'APC: Gained in depth knowledge in slide line, build line, lead cutting, board inspection, ICT and final unit testing ', 1503),
(10250, 'RCPL: Test technician in unit assembly, tuning and testing of Isolators and Circulators. ', 1503),
(10251, 'Country Vacations: sales consultant and later as a team leader in an tourism and time share industry.\r\n', 1503),
(10252, 'Proficient in RTL design using Verilog', 252),
(10253, 'Exposure to standard AMBA protocols like AXI, basic exposure to AHB.', 252),
(10254, 'Good knowledge of digital fundamentals analyzing and problem solving techniques', 252),
(10255, 'Optimization of design and good understanding of issues in clock domain crossing', 252),
(10266, 'Verilog(hands on)', 1505),
(10267, 'PERL(hands on)', 1505),
(10268, 'System verilog(beginners level)', 1505),
(10269, 'C language(hands on)', 1505),
(10270, 'VHDL(hands on)', 1505),
(10306, 'Good knowledge in Processor/Computer Architecture, ARM v8, MMU, Load Store Queue (LSQ), L1 and L2 Cache Micro Architec', 606),
(10307, 'Good knowledge in Next Generation, General Purpose Micro Processor Verification', 606),
(10308, 'Worked on Testbench development using System Verilog with UVM methodology', 606),
(10309, 'Strong background in Digital Logic Design and Coverage Driven, Constraint Random Functional Verification', 606),
(10310, 'Working Knowledge in Functional Coverage writing and Analyzing Functional/Code coverage', 606),
(10311, 'Writing Assertions and Testcases for Scenarios using System Verilog', 606),
(10312, 'Debugging skills using Mentor graphics Visualizer, Questa Sim', 606),
(10313, 'Good Knowledge of Verilog, System Verilog and VHDL RTL Coding', 606),
(10314, 'Good understanding of Universal Verification Methodology', 606),
(10315, 'Good Working knowledge of Linux and C, C++ Programming', 606),
(10353, 'Verilog', 1149),
(10354, 'System Verilog', 1149),
(10355, 'Basic C', 1149),
(10356, 'FPGA', 1149),
(10357, 'Digital Electronics', 1149),
(10358, 'Logic Devices', 1149),
(10365, 'Highly Motivated,Reliable,Team worker and good at desision making,Problem Solving. ', 1513),
(10418, 'VLSI and Embedded hardware design', 1413),
(10419, 'Verilog HDL', 1413),
(10420, 'VHDL', 1413),
(10421, 'FPGA', 1413),
(10422, 'C', 1413),
(10423, 'MODELSIM 10.1', 1413),
(10424, 'CADENCE VIRTUOSO ', 1413),
(10425, 'EMBEDDED C', 1413),
(10426, 'XILINX ISE DESIGN SUIT', 1413),
(10427, 'KIEL UVISON', 1413),
(10446, 'Done two projects. Did a course on Cadence tools. ', 157),
(10447, 'Keeps touch in core field, after joining in different field for survival.', 157),
(10478, 'I am good in System Verilog and Shell scripting.', 880),
(10479, 'I am good in verilog design, i have designed 1X3 Router and verified it with verilog testbench.', 666),
(10480, 'I have learned system verilog and UVM verification languages, in which i have done SPI and GPIO verification.', 666),
(10481, 'designing self checking test bench with 100% functional coverage and code coverage.', 666),
(10489, 'C', 1531),
(10490, 'CADENCE VIRTUOSO', 1531),
(10491, 'HSPICE', 1531),
(10492, 'LAB VIEW ', 1531),
(10493, 'MATLAB', 1531),
(10494, 'XILINX ISE', 1531),
(10495, 'VERILOG', 1531),
(10496, 'MSP 430', 1531),
(10497, '8085,8051', 1531),
(10498, 'MS OFFICE, LATEX', 1531),
(10507, 'C', 1533),
(10509, 'C++', 1533),
(10511, 'HSPICE', 1533),
(10512, 'Xilinx SDK', 1533),
(10513, 'Verilog', 1533),
(10514, 'Cadence', 1533),
(10515, 'MSP430', 1533),
(10516, 'Microsoft Office Suite', 1533),
(10517, 'Latex', 1533),
(10518, '8085', 1533),
(10519, 'Verilog, ', 1532),
(10520, 'Cadence', 1532),
(10521, 'HSPICE,', 1532),
(10522, ' C,C++', 1532),
(10523, '8051', 1532),
(10524, 'MSP430', 1532),
(10525, 'Microsoft Office Suite,', 1532),
(10526, 'Xilinx SDK', 1532),
(10527, 'Latex', 1532),
(10528, 'ORCAD', 1532),
(10537, 'VERILOG', 1534),
(10538, 'HSPICE', 1534),
(10539, 'CADENCE VIRTUOSO', 1534),
(10540, 'XILINX ISE', 1534),
(10541, 'SYSTEM GENERATOR', 1534),
(10542, 'MODEL SIM', 1534),
(10543, 'MS OFFICE', 1534),
(10544, 'LATEX', 1534),
(10545, 'MSP430', 1534),
(10546, 'Verilog', 1235),
(10547, 'VHDL', 1235),
(10548, 'Digital Design', 1235),
(10549, 'shell scripting', 1235),
(10550, 'perl scripting', 1235),
(10551, 'C', 1235),
(10552, 'C++', 1235),
(10553, 'Ability to lead, motivate and stimulate others to achieve goals and inspire change.\r\n', 1536),
(10554, 'Strong written and verbal communication skills', 1536),
(10555, 'Capable of working in a fast-paced environment and can adapt to various situations', 1536),
(10556, 'Decision making, critical thinking, organizing and planning.', 1536),
(10557, 'Team player', 1536),
(10578, 'quick learner', 1539),
(10579, 'fast to adapt', 1539),
(10580, 'passionate about VLSI design', 1539),
(10581, 'deliver performance under stress', 1539),
(10582, 'familiar with Synopsys Design Compiler and Synopsys TetraMAX', 1539),
(10583, 'proficient in C and C++', 1539),
(10584, 'Prior experience with Python and Tcl', 1539),
(10585, 'Budding Android Application developer', 1539),
(10586, 'I am very good in RTL designing . I have done four projects in verilog .', 260),
(10587, 'I am good in System verilog & UVM methodologies. And I have done three projects verification using UVM.', 260),
(10636, 'Design Compiler', 1542),
(10637, 'IC Compiler', 1542),
(10638, 'IC Compiler 2', 1542),
(10639, 'TCL', 1542),
(10640, 'PERL', 1542),
(10641, 'C', 1542),
(10642, 'I have the ability to work on projects that are completely new.', 308),
(10643, 'I utilize less time in learning, and developing more than what is desired. ', 308),
(10644, 'I am interested in ASIC field either design or verification. I want  to have experience in those areas of my interest.', 498),
(10651, 'Good understanding of Physical design flow-floor planning, placement, CTS, routing, physical verification & DFM.', 85),
(10652, 'Good knowledge in understanding and resolving timing violations of various timing paths (STA).', 85),
(10653, 'Comprehensive knowledge of ASIC Flow, Fundamentals of Transistors, Circuit theory and Digital Design concepts.', 85),
(10654, 'Good exposure to industry standard tools, has undergone additional training by industry experts on VLSI Design.', 85),
(10655, 'Good working knowledge of Linux and C programming.', 85),
(10656, 'Familiar with scripting languages.', 85),
(10657, 'Verilog', 1483),
(10658, 'Cadence', 1483),
(10659, 'Multisim', 1483),
(10660, 'Assembly language ', 1483),
(10661, 'Xilinx ISE', 1483),
(10662, 'HTML5', 1483),
(10663, 'Latex', 1483),
(10664, 'C language', 1483),
(10672, 'Have skills in physical design  Synopysys IC compiler,Synopsys Design Compiler,Mentor graphics Calibre&Leonardo Spectrum', 654),
(10673, 'Expertise in Verilog and VHDL', 654),
(10674, 'Know to work in Xilinx Design suite and Vivado.', 654),
(10675, 'Know to work with C,C++', 654),
(10676, 'OS  Known-Linux and Windows ', 654),
(10677, 'Good Knowledge in Digital Design,ASIC Design,CMOS VLSI Design  and strong base in Electronics subjects.', 654),
(10679, 'i know this softwares Sentaurus TCAD, Cadence, Mentor graphics Eldo, Modelsim/Xilinx, NgSpice, Comsol4.3a, Matlab.', 1554),
(10680, 'Good exposure to full custom flow and worked on 180nm, 90nm and 28nm technology nodes.', 36),
(10681, 'Skilled in Layout optimization techniques and layout parasitic reduction.', 36),
(10682, 'Ability to design high performance analog layouts.', 36),
(10683, 'Good understanding of Device matching Techniques like interdigitation and common centroid technique.', 36),
(10684, 'Proficiency in  Memory Leaf cells layout design.', 36),
(10685, 'Very Good debugging skills in physical verification checks like DRC, DFM and LVS including Shorts, Opens, stamping.', 36),
(10686, 'Basic understanding of DFM rules such as antenna, metal density and via doubling.', 36),
(10687, 'Good understanding of Latch up, Electro migration, ESD , WPE , LOD concepts.', 36),
(10688, 'Good understanding of MOS device physics.\r\n', 36),
(10689, 'Verilog ', 1562),
(10690, 'System Verilog', 1562),
(10691, 'UVM', 1562),
(10692, 'SPI', 1562),
(10693, 'APB', 1562),
(10698, 'Protocols known : AMBA AHB, AMBA APB, SPI, I2C, Basics of DDR-SDRAM.', 1563),
(10699, 'Languages Known : Verilog HDL, System verilog, UVM Methodology.', 1563),
(10700, 'Designing digital design with Verilog', 1561),
(10701, 'Creating Design verification environment from scratch using System Verilog', 1561),
(10702, 'UVM Environment ', 1561),
(10703, 'Embedded Systems using AVR microcontroller', 1561),
(10705, 'Good in Hardware programming languages like VHDL, Verilog, Labview, Micro-controller, Matlab etc..', 1065),
(10706, 'â€¢	Verilog HDL-Design of AMBA-AXI project done,PERL.', 1082),
(10707, 'â€¢	ALTERA- MODELSIM, QUARTUS II. Silvaco TCAD,TINA -TI.', 1082),
(10708, 'â€¢	CADENCE-Virtuoso, NC Launch, RTL Compiler, SoC Encounter.', 1082),
(10709, 'â€¢     ASIC,STA.', 1082),
(10710, ' Basics of MATLAB -Speech Recognition UsingHMM project', 1082),
(10711, 'Analog Design-Efficient VCO using Fin-FET,Design of SAR ADC for Bio-medical application project done', 1082),
(10712, 'RTL Design, Physical Design-Modified Baugh-Wooley Multiplier done successfully', 1082),
(10713, ' Design Verification-Verification of CRC Generation and Checker Interface done successfully', 1082),
(10716, 'Verilog, C', 1519),
(10717, 'TCAD, Cadence, ModelSim, Xilinx ISE, Cadence Concept Allegro, Allegro Physical Viewer', 1519),
(10718, 'verilog, digital electronics, vlsi design', 336),
(10719, 'physical design, ASIC design', 336),
(10726, 'A good hand on experience in c and c++ language.', 1574),
(10727, '6 months working experience in verilog .', 1574),
(10728, 'intern at xineo system pvt ltd', 1574),
(10729, 'perl', 1574),
(10730, 'over 6 month hand on experience in using eda tools like xillinxs, modelsim, questasim.', 1574),
(10731, 'knowledge of os like linux, windows', 1574),
(10769, 'VERILOG', 1578),
(10770, 'FPGA', 1578),
(10771, 'BASH', 1578),
(10772, 'LINUX', 1578),
(10773, 'MODELSIM', 1578),
(10774, 'SYSTEM VERILOG', 1578),
(10775, 'QUESTASIM', 1578),
(10776, 'EDA', 1578),
(10777, 'TCL/TK', 1578),
(10778, 'CMOS(BASIC)', 1578),
(10829, 'I HAVE ONE YERS 6 MONTH OF EXP IN RTL DESIGN', 1582),
(10830, 'I HAVE WORKED ON RESEARCH PROJECT ON NETWORK ON CHIP ARCHITECTURES', 1582),
(10831, 'HAVE GOOD HANDS DIGITAL SYSTEM DESIGN', 1582),
(10832, 'HAVE TRAINED ON PHYSICAL DESIGN ', 1582),
(10833, 'HAVE KNOWLEDGE BASICS OF DFT AND STA, TCL FILE BEGGINER', 1582),
(10834, 'DEVELOPED NEW ADAPTIVE ROUTING ALGORITHM FOR NOC ARCHITECTURES', 1582),
(10835, 'I have one year research experience in the field of LBIST, Power aware testing, Static timing analysis.', 1583),
(10836, 'I have practical exposure in Scan based design and Physical design in Cadence encounter', 1583),
(10863, 'Worked as an intern at Technolexis, Hyderabad from june 2014-june 2015', 1585),
(10864, 'Programming skillsâ€”Basic C programming, Embedded C, VHDL/Verilog, Linux scripting (perl and python), HTML and javascript', 1585),
(10865, 'Worked on FPGA boards like NI MyRIO (Xilinx Zynq 7010) and Xilinx Spartan-6', 1585),
(10866, 'microcontroller boards like Raspberry Pi (BCM2835), Atmel Xmega256A3BU, Atmel AT89S52\r\nand Arduino(ATMega328) .', 1585),
(10867, 'PCB Designing using ORCAD Allegro,Eagle,PCB Editor', 1055),
(10868, 'Designing using Cadence tool', 1055),
(10869, 'Basic programming in C,C++,Verilog,VHDL,Arduino', 1055),
(10870, 'Image Processing using MATLAB', 1055),
(10871, 'Simulation using Pspice,multisim,Hspice,Do-circuits', 1055),
(10872, 'Fabrication of PCB using ISOPRO', 1055),
(10873, 'Using FPGA for signal processing', 1055),
(10882, 'UVM', 261),
(10883, 'System Verilog', 261),
(10884, 'Verilog', 261),
(10885, 'VLSI', 261),
(10886, 'DSPI protocol: De-serial Serial Peripheral Interface', 261),
(10887, 'AHB, APB Protocol', 261),
(10927, 'Verilog HDL, VHDL, FPGA - Xiinx, Altera Quartus', 1592),
(10928, 'ASIC - Cadence RTL compiler and SoC encounter', 1592),
(10939, 'matlab ', 882),
(10940, 'cadence ic virtuoso', 882),
(10941, 'ADS', 882),
(10942, 'simulation', 882),
(10943, 'designing and verification', 882),
(10944, 'vlsi', 882),
(10945, 'RTL design', 882),
(10946, 'Physical Design', 882),
(10947, 'memory layout', 882),
(10948, 'verilog,VHDL,ASIC Flow', 882),
(10959, 'problem solving', 1595),
(10960, 'positive attitude', 1595),
(10961, 'good listener', 1595),
(10962, 'good reasoning', 1595),
(10963, 'analytical skills', 1595),
(10964, 'excellent communication skills', 1595),
(10965, 'Hardware debugging Skills, IP Characterization across PVT', 1594),
(10966, 'Hardware programming Languages Verilog HDL, VHDL (Basics), System Verilog Basics', 1594),
(10967, 'Software programming: C', 1594),
(10968, 'Analog Circuit Simulation, Board Design', 1594),
(11012, 'Verilog, VHDL, VLSI, Embedded, microcontroller, microprocessor, matlab, C, JAVA', 1596),
(11019, 'Hands-on experience of working in Industry-standard EDA tools like VCS, NC-Sim, Questa Sim for front-end design.', 1310),
(11020, 'Good understanding of complete ASIC flow (RTL to GDSII), FPGA flow and Full-custom flow.', 1310);
INSERT INTO `tbl_corecompetancy` (`idcorecompetancy`, `corecompetancy`, `idstudent`) VALUES
(11021, 'Proficient in developing Finite State Machine(FSM), Synthesizable RTL model of complex datapath and writing Test benches', 1310),
(11022, 'Detail understanding of RTL design, Synthesis, Static Timing Analysis, Formal Verification, Clock Domain Crossing.', 1310),
(11023, 'Thorough knowledge of Physical design Flow, ranging from RTL to Tapeout.', 1310),
(11024, 'A creative problem solver with advanced analytical skills and learning mindset.', 1310),
(11025, 'Positive attitude', 1605),
(11026, 'confident', 1605),
(11027, 'work under pressure', 1605),
(11028, 'ïƒ˜	Interest in learning new things.\r\n', 1605),
(11029, 'Easily adaptable to circumstances.', 1605),
(11030, 'Ability to work in a team.', 1605),
(11063, 'I am proficient in ASIC Design  Flow-Front end and Back end\r\n', 116),
(11064, 'I am proficient in handling tools of Cadence/Xilinx', 116),
(11065, ' Verilog HDL coding.', 116),
(11066, 'Currrently working on DFT verification methodologies.', 116),
(11067, 'Learning perl and other scripting languages for verification.', 116),
(11068, 'Static Timing Analysis', 116),
(11069, 'proficient in Digital domain concepts', 116),
(11070, 'learning analog and digital physical design  methodologies', 116),
(11076, 'EMBEDDED C', 1618),
(11077, 'MICROCONTOLLER', 1618),
(11078, 'VLSI DESIGN ', 1618),
(11079, 'CCNA', 1618),
(11080, 'BASICS OF HARDWARE AND NETWORKING', 1618),
(11086, 'Hardworking', 1617),
(11087, 'Teamplayer', 1617),
(11088, 'Innovative', 1617),
(11089, 'Flexibel', 1617),
(11090, 'Quick Learner', 1617),
(11120, 'I would like to become a VLSI Designer in Our core industry.', 1623),
(11129, 'Basics of C, Assembly Language, VHDL, Verilog', 1628),
(11130, 'Exposed to using software development tools like Turbo C, MATLAB, Cadence', 1628),
(11131, 'Have knowledge about basics of embedded systems', 1628),
(11134, 'innovation', 1630),
(11135, 'creativity', 1630),
(11148, 'VLSI,  XILINX, Orcad Pspice, Microprocessors and Microcontrollers, Verilog, MATLAB', 1634),
(11149, 'C, C++, Analog and Digital Electronics, DSP, Optical Communication, Embedded Systems', 1634),
(11220, 'â€¢	Software Skills languages				:  C, Basic Java', 813),
(11221, 'â€¢	Hardware Description Languages	:  DSCH, Microwind, Multisim13.0, Xilinx 13.3, Orcad 16.6, Kile, Poteus 8, Atmel Studio', 813),
(11222, 'â€¢	Operating Systems		:  Windows 98, XP, 7, 8', 813),
(11223, 'â€¢	I have knowledge about VLSI, Embedded Systems.', 813),
(11224, 'â€¢	I have knowledge about ARM processor and AVR Microcontroller.', 813),
(11225, 'â€¢	8051 Microcontroller and 8086 microprocessor.', 813),
(11226, 'â€¢	CDMA, FDMA and TDMA.', 813),
(11227, 'â€¢	I know basic knowledge about MEMS.', 813),
(11228, 'â€¢	I have knowledge about in SMORT CAD.', 813),
(11229, 'â€¢	I have basic knowledge about in Manual Testing.', 813),
(11247, 'Familiar to perform Programing and debugging of FPGA,EEPROMS, Tiger SHARC DSP ,CPLD of            DDAC &DIFM(Digital ins', 1649),
(11248, 'Familiar with Burn in test, vibration test, thermal test of the LRU units or Amplifier units', 1649),
(11249, 'knowledge on analog and digital modulation techniques', 1649),
(11250, 'Familiar to test GAIN , VSWR, isolation test, source noise power of Amplifier units', 1649),
(11251, 'Familiar to test SMPS  & STTE', 1649),
(11252, 'Familiar to test  DIFM ,MASS,BIT CHORDS of SPU unit used in aircrafts', 1649),
(11253, 'Familiar to test RF cable connectors, SFA units,SFA Integration', 1649),
(11255, 'Presented a paper on â€œMobility Currency Systemsâ€ in ImpressIT, a contest by SAP labs, India.', 1666),
(11256, 'Presented project â€œAutomation in Power Distributionâ€ in Elecrama, a national fest organized by IEEMA and in the natio', 1666),
(11257, 'Participated in a two day workshop on â€œAdvanced Roboticsâ€ using Arduino Uno', 1666),
(11262, 'Strong in Digital electronics.', 1660),
(11263, 'Skilled in Verilog HDL programming.', 1660),
(11264, 'Expert in ASIC/ RTL Design.', 1660),
(11265, 'Experience in Analog Interfacing with FPGA.', 1660),
(11266, 'Good knowledge on Xilinx FPGAs like SpartanÂ®-2, SpartanÂ®-3 and SpartanÂ®-6 families.', 1660),
(11267, 'Good in VHDL and System verilog', 1660),
(11268, 'ï‚§	Experience in C /C ++ programming.', 1660),
(11271, 'VERILOG HDL', 1669),
(11272, 'I HAVE EXPERTISE IN SOME VLSI SUBJECTS LIKE BASICS OF VLSI ', 1669),
(11288, 'Programming languages:  Verilog, VHDL, C , C++, Embedded C', 1671),
(11289, 'Networking:   Network Protocols and Interfaces, Network Programming', 1671),
(11290, 'Tools:  H-SPICE, Xilinx, MATLAB, Turbo C/C++, Keil', 1671),
(11291, 'Elective subjects:  Digital VLSI design and verification-I (Fronted), Digital VLSI design-II (Backend),', 1671),
(11292, 'Operating Systems:   Ubuntu, Windows Vista,Windows 7 & 8', 1671),
(11295, 'Learning effective verification methods in  UVM,  RTL Design and Verification,  Digital system design,\r\nCMOS,FPGA, STA.', 1010),
(11296, 'â€œSmartPlay Technologiesâ€, Bangalore / M.Tech Final year Internship from NOV 2014-JULY 2015', 1681),
(11299, 'Hands-on experience on Physical verification for various design using  cadence tools in 180nm technology ', 1685),
(11300, 'Gained significant exposure in VLSI Systems', 1685),
(11301, 'Good knowledge in Digital logics', 197),
(11302, 'Good knowledge of developing RTL architecture', 197),
(11303, 'RTL coding using Verilog HDL', 197),
(11304, 'Good knowledge in RTL Logic Synthesis using Design Compiler and RTL Compiler', 197),
(11305, 'Good knowledge on the code coverage', 197),
(11306, 'Good knowledge on the Static Timing Analysis using Synopsys Prime-Time', 197),
(11307, 'Experience in technical documentation', 197),
(11308, 'Use of tools like Design Compiler, RTL Compiler, Prime-Time, VCS, NCsim,Verdi, Modelsim, Xilinx ISE, Altera Quartus-II', 197),
(11339, 'Verilog HDL', 1689),
(11340, 'System Verilog for verification', 1689),
(11341, 'SystemC Basics, ', 1689),
(11342, 'C Program, ', 1689),
(11343, 'JCL, ', 1689),
(11344, 'Basics of Perl scripting', 1689),
(11345, 'C++', 1689),
(11346, 'Cadence Virtuoso 6.5, RTL Compiler, Soc Encounter', 1689),
(11347, 'Matlab 12.0, Xilinx ISE, System Generator.', 1689),
(11348, 'Mentor Graphics Pyxis Schematic & Layout editor; Questasim 10.1.', 1689),
(11349, 'Physical Design (Floorplanning, Power Planning, Placement, Clock Tree  Synthesis, Routing)', 1109),
(11350, 'Timing Closure', 1109),
(11351, 'Physical Verification', 1109),
(11352, 'RTL Design', 1109),
(11353, 'Linux', 1109),
(11359, '  RTl level experience with verilog,system verilog,vhdl', 1697),
(11360, 'linux,matlab,xilinx ise ,FPGA,Mentor graphics tools,cadence virtouso tool have project level worked on all these tools.', 1697),
(11361, '8051 microcontroller,quatraus II,synopsis verification tools', 1697),
(11362, 'c ', 1697),
(11363, 'digitial and analog designing', 1697),
(11364, 'Analog Design, Digital system design, microelectronics, Cadence design environment, LED design, matlab, simulink', 1696),
(11365, 'Validation, IC wafet Testing, Mentor graphics, Cadence spectre, electronics and communication engineering', 1696),
(11373, 'VLSI', 1705),
(11374, 'EMBEDDED C', 1705),
(11375, 'MPLAB ', 1705),
(11376, 'XILINX', 1705),
(11377, 'MATLAB', 1705),
(11378, 'C++', 1705),
(11379, 'MS OFFICE', 1705),
(11380, 'Hardware Languages:  VHDL, VERILOG HDL, System Verilog (beginner)', 1680),
(11381, 'Programming Languages:  C, Shell scripting (beginner)', 1680),
(11382, 'Tools Worked On: Xilinx Design Tools, ISE, Vivado, ModelSim, MATLAB, Spartan 3E & Artix-7 FPGA. ', 1680),
(11414, 'The project entitled RAINFALL ANALYSIS USING REMOTE SENSING DATA is carried out at the CSIR- NAL Belur Campus, Bangalore', 1694),
(11415, 'Participated in statewide Engineering IT Quiz " TCS TECH BYTES " held in Mysore', 1694),
(11416, 'A technical paper was presented in National Conference on VLSI, Communications and Signal processing- 2015 in RRCE', 1694),
(11417, 'Technical seminar was given on " load balancing of a big data in cloud storage. "', 1694),
(11420, 'SIX MONTHS INDUSTRIAL TRAINING AT GUPTHA COMPUTER SERVICES BASED ON COMPUTER HARDWARE ASSEMBLING.', 1716),
(11421, 'ï‚§	Successfully completed internship at PRASARA BHARATHI/Doordarshan Relay Center and obtained an excellent grade in it ', 1716),
(11422, 'C,Verilog,system verilog and UVM Methodology,Shell and Perl scripting for automation.', 587),
(11423, 'worked  45,90 and 180nm CMOS technolgies.', 587),
(11424, 'Hands on Candence,Xilinx,Linux ', 587),
(11425, 'embedded c-beginner and interested to work in core field,which belongs to my dept.', 1726),
(11426, 'Interested to work in network field & development of hardware  ', 1726),
(11433, 'Physical design in soc encounter,virtuoso', 1730),
(11434, 'RTL design using vhdl,verilog', 1730),
(11435, 'Simulation and synthesis', 1730),
(11436, 'Digital design', 1730),
(11437, 'Modelsim', 1730),
(11438, 'Xilinx ISE', 1730),
(11442, 'Verilog, VHDL, Analog IC Design, Digital Design', 179),
(11452, 'I haveknowedge in verilog ,VHDL language .', 695),
(11453, 'I  know well EDA tools like  modelsim 6.4a,Altra-Quartus II and xillinx-ISE.', 695),
(11454, 'I know well in digital Electronics concept.', 695),
(11455, 'i am very efficient in writing verilog code ', 1737),
(11456, 'i know how to design any digital logic in cadence tool ', 1737),
(11457, 'i  am pro in xillinx  software and fpga spartan-6', 1737),
(11462, 'ïƒ˜	Good understanding of the ASIC and FPGA design flow\r\nïƒ˜	Good understanding of the C-language & C++ Concepts\r\n', 1738),
(11463, 'ïƒ˜	Experience in writing RTL models in Verilog HDL and \r\nïƒ˜	Test benches in SystemVerilog \r\n', 1738),
(11464, 'ïƒ˜	Very good knowledge in Verification methodologies(UVM)\r\n', 1738),
(11465, 'ïƒ˜	Experience in using Industry Standard EDA tools for the front-end design and verification', 1738),
(11466, 'TCL shell script LINUX', 111),
(11467, 'verilog', 111),
(11468, 'CDC spyglass checks', 111),
(11469, 'questa CDC checks', 111),
(11470, 'prime time', 111),
(11477, 'Good knowledge of VHDL ', 1072),
(11478, 'Good knowledge of FPGA Synthesis ', 1072),
(11479, 'Good knowledge of Digital Design Concepts', 1072),
(11480, 'Good understanding of fundamentals of Transistors and circuit theory', 1072),
(11481, 'Good understanding of Analog Design and theory', 1072),
(11482, 'Learning Verilog', 1072),
(11483, 'I have good knowledge about cadence and Xilinx, I work on virtuoso in my minor projects.', 1537),
(11484, 'Good in concepts like Digital Design and Digital Signal Processing.', 1579),
(11485, 'Able to develop the verilog RTL as per the design specifications.', 1579),
(11486, 'Proficient in timing analysis concepts.', 1579),
(11487, 'Fast learner; can grasp and apply new procedures/techniques quickly.', 1579),
(11488, 'Able to prioritize the workload to meet the deadlines.', 1579),
(11489, 'Good at knowledge transfer through presentations.', 1579),
(11490, 'Strong work ethic and drive to succeed.', 1579),
(11491, 'Good at wireless communication concepts.', 1579),
(11552, 'Good interpersonal skills', 1446),
(11553, 'Communication Skills', 1446),
(11554, 'Presentation Skills', 1446),
(11555, 'Strong in verilog,VHDL', 1446),
(11556, 'Academically strong', 1446),
(11557, 'teamwork, initiative, and self-directed\r\nLeadership.\r\n', 1446),
(11564, 'Experience with RTL (Verilog, VHDL) coding and synthesis. ', 875),
(11565, 'knowledge in Building verification Environment in SystemVerilog and VHDL.', 875),
(11566, 'Strong fundamental understanding of RTL simulation', 875),
(11567, 'Good Knowledge of Digital design concepts and FSM based design', 875),
(11568, 'Good understanding of the ASIC and FPGA design flow.', 875),
(11569, 'Experience in using industry standard EDA tools for the front-end design & verification and Physical Design.', 875),
(11570, 'PCB Designing', 1346),
(11571, 'EMBEDDED C', 1346),
(11572, 'CORE JAVA', 1346),
(11573, 'C', 1346),
(11574, 'C++', 1346),
(11575, 'BASIC KNOWLEDGE IN ROBOTICS', 1346),
(11576, 'KNOWLEDGE IN ARDUINO', 1346),
(11581, 'Have  enough knowledge in the field of VLSI design,  because I made my mtech project myself.', 1466),
(11582, 'Easily work on xilinx tool for synthesis and simulation. ', 1466),
(11583, 'Work in pressure. ', 1466),
(11584, 'Willing to learn and excited aboutnew concepts and technologies. ', 1466),
(11585, 'I am very good at VLSI concepts. I am a quick learner.I am very much interested in designing field.I know the basic ', 230),
(11586, 'designing parts.', 230),
(11597, 'I have sufficient knowledge on microcontrollers, worked on 4 microcontrollers namely ARM, MSP430, 8051 and Arduino.', 1758),
(11598, 'I have a basic knowledge of Embedded C and JAVA.', 1758),
(11599, 'I have basic knowledge of Verilog and VHDL.', 1758),
(11600, 'I have sound knowledge of VLSI, Analog and Logic Design.', 1758),
(11601, 'Programming Languages : Basics of C , C++ and VHDL', 1759),
(11602, 'Tools used : MATLAB, AUTOCAED, Pspice , Modelsim , Libero', 1759),
(11603, 'Embedded systems: Basics of ARM LPC2148, RTOS and Vxworks.', 1759),
(11604, 'TEXAS INSTRUMENTS', 153),
(11605, 'INTEL', 153),
(11606, 'NXP SEMICONDUCTORS', 153),
(11607, 'ANALOG DEVICES', 153),
(11608, 'BROADCOM', 153),
(11609, 'QUALCOMM', 153),
(11610, 'CADENCE', 153),
(11611, 'INFINE0N', 153),
(11612, 'SYNOPSIS', 153),
(11613, 'MICROCHIP', 153),
(11614, 'c, c++ and data structures', 1768),
(11615, 'fpga ', 1768),
(11620, 'C, C++, Embedded, C,', 1766),
(11621, 'RTOS, Device Drivers, SDK, BSP, Board Bringup, Hardware software co design ', 1766),
(11622, 'SPI , I2C, UART, CAN, ', 1766),
(11623, 'ARM, DSP, PIC Microcontrollers ', 1766),
(11672, 'Basics of C, C++, Logic design, Network security', 1773),
(11673, 'Computer Communication Network,Antenna and wave propagation', 1773),
(11674, 'Digital Communication, Analog communication', 1773),
(11675, 'Microprosessor, Microcontroller', 1773),
(11676, 'good communication skills,leadership skills,adjustable', 1773),
(11677, 'Presented the paper, A New VLSI Architecture of Efficient Radix based Modified Booth Multiplier with Reduced Complexity', 1775),
(11678, 'EMBEDDED SYSTEMS', 1771),
(11679, 'C PROGRAMMING', 1771),
(11680, 'ARDUINO', 1771),
(11681, 'MATLAB', 1771),
(11688, 'Completed c and c++ courses conducted by niit', 1789),
(11689, 'Went one week implant training in sunshiv electronics ,which help me to learn pcb designing and multimeter basics', 1789),
(11690, 'Completed college extra course labview', 1789),
(11691, 'Having a basic knowledge in embedded c programming ', 1789),
(11692, 'Placed first in presentation under the topic of next technology in electronics gadget', 1789),
(11693, 'Attended many workshops and seminars related to electronics ', 1789),
(11694, 'C ', 1791),
(11695, 'C++', 1791),
(11696, 'Unix/Linux', 1791),
(11697, 'TCP/IP and Network Programming', 1791),
(11698, 'Embedded C', 1791),
(11699, '8051 assembly language', 1791),
(11721, 'Intel Corporation', 373),
(11722, 'Worked on VCS simulator', 373),
(11723, 'Worked on SVTB and Linting Tool', 373),
(11724, 'Worked on System Verilog, Verilog', 373),
(11725, 'Worked on Spyglass tool', 373),
(11726, 'Works on scripting(Perl, Python, shell script)', 373),
(11727, 'I had done Internship at LSI, an avago technologies cmpany. Worked on PCIE Switch in verification domain.', 131),
(11728, 'I have learnt the system verilog(VMM) in LSI.', 131),
(11729, 'Strong theoretical knowledge of Analog, Digital, wireless communication and signals-systems.', 1798),
(11730, 'Working knowledge of digital signal processing algorithms and methods.', 1798),
(11731, 'Comfortable in MATLAB and C programming.', 1798),
(11732, 'Good written and oral communication skills and experience in technical documentation.', 1798),
(11768, 'Electrical Designing skill', 1806),
(11769, 'Maintanence', 1806),
(11778, 'Practical knowledge on Cadence  OrCAD Capture CIS for Schematic Design', 362),
(11779, 'Practical knowledge on tools like Electric, Microwind for Layout Design', 362),
(11780, 'Practical knowledge on tools like Xilinx, Matlab, Pspice, LTspice', 362),
(11781, 'Practical Knowledge in Programming Languages like C, VHDL, Verilog, Basics of PERL, Visual Basic and Oracle.', 362),
(11782, 'PCB Design', 1814),
(11783, 'Testing', 1814),
(11784, 'Embedded Systems', 1814),
(11785, 'PLC(Basics), Automation', 1814),
(11786, 'Microprocessor', 1814),
(11793, 'Electronics circuit simulation', 1817),
(11794, 'PCB design', 1817),
(11795, 'Soldering', 1817),
(11796, 'Electronics equipment Testing', 1817),
(11797, 'Electronics Circuit design', 1817),
(11798, 'Embedded system basic', 1817),
(11801, 'Modeling softwareâ€™s\r\n:\r\nPart Modeling ,Solid Edge V20,Catia V5,AutoCAD 2D.', 1819),
(11802, 'Other Softwareâ€™s\r\n:\r\nBasics of ANSYS, MS Word, Power Point, Excel.', 1819),
(11826, 'good coding skill in Verilog', 1820),
(11827, 'Used design and simulation tools HDL Designer (Modelsim), Xilinx ISE Design suite,  Mentor Graphic, MATLAB', 1820),
(11828, 'Proficient in the C Language, Verilog,HTML', 1820),
(11829, 'Familiar with Xilinx FPGA (Spartan-3)', 1820),
(11830, 'Excellent logical and analytical skills', 1820),
(11831, 'Good communication skills (both written and oral)', 1820),
(11836, 'Comprehensive problem solving abilities.\r\nGood verbal, written communication skills and interpersonal skills.', 1784),
(11837, 'Dedication to work and enthusiastic to learn new technologies.\r\nAdaptability to changing environment and emerging trends.', 1784),
(11843, 'IP Protocols: AHB, AXI, I2C, UART, SPI, USB,PCI.', 1827),
(11844, 'Network Protocols		: UDP/IP/ARP/IGMP.', 1827),
(11845, 'Methodologies	  	: Synthesis, RTL Design, STA, Verification, Clock Domain Crossing(CDC),.', 1827),
(11846, 'Languages		  	: VHDL, Verilog, System Verilog, C,C++, Assembly language, Shell Scripting.', 1827),
(11847, 'Tools: Xilinx ISE14.5, Model-SIM10.2, Quartus, Agilent ADS BSIM3,Quasta Sim, MATLAB-Simulink, TINA.', 1827),
(11848, 'Comprehensive problem solving abilities.\r\nGood verbal, written communication skills and interpersonal skills.', 1830),
(11849, 'Dedication to work and enthusiastic to learn new technologies.\r\nAdaptability to changing environment and emerging trends.', 1830),
(11896, 'VHDL,', 1389),
(11897, 'CMOS VLSI,', 1389),
(11898, 'ASIC,', 1389),
(11899, 'EMBEDDED SYSTEMS,\r\n', 1389),
(11900, 'VERILOG,', 1389),
(11901, 'C,', 1389),
(11902, 'C++,', 1389),
(11903, 'JAVA,', 1389),
(11904, 'PCB DESIGN', 1389),
(11905, 'â€¢	Good understanding in Digital logic design& Electronics fundamentals \r\nâ€¢	Good understanding of the ASIC/FPGA design ', 800),
(11906, 'â€¢	Experience in Verilog HDL to write synthesizable RTL&Test benches in SystemVerilog', 800),
(11907, 'â€¢	Very good knowledge on Verification methodologies(UVM)', 800),
(11908, 'â€¢	Experience in using industry standard EDA tools for the Front-end Design and Verification', 800),
(11913, 'MICROCONTROLLER', 1844),
(11914, 'PCB DESIGNING', 1844),
(11915, 'AUTO CAD (ELECTRICAL)', 1844),
(11916, 'MATLAB- basics', 1844),
(11917, 'Core Awareness: C, Advanced Microprocessors & Microcontrollers, Digital System Design (V.H.D.L).\r\n', 1495),
(11918, 'Good in Mathematical & Logical programs used in C and V.H.D.L.', 1495),
(11949, 'Account Management', 1845),
(11950, 'Project management', 1845),
(11951, 'Service delivery', 1845),
(11952, 'Pre-sales', 1845),
(11973, 'Simulation', 605),
(11974, 'PCB Designing', 605),
(11975, 'Strong Knowledge  Basic Electronics,C-Mos', 605),
(11976, 'C,C++ progamming', 605),
(11977, 'Data Base Networking', 605),
(11978, 'Microprocessor,Micro Controller ,PLC Programming ', 605),
(11979, 'RTL coding', 605),
(11980, 'DSP', 605),
(11981, 'Digital Electronics', 605),
(11982, 'Good Knowledge in Emebedded system', 605),
(11986, 'GSM/WCDMA NETWORK ENGINEER', 1854),
(11987, 'RF OPTIMIZATION', 1854),
(11988, 'RF DRIVE TEST', 1854),
(12004, 'Physical Design', 1171),
(12005, 'Cadence Tools', 1171),
(12006, 'Verilog', 1171),
(12007, 'ModelSim', 1171),
(12008, 'Microwind', 1171),
(12009, 'Digital Electronics', 1171),
(12014, 'c', 1509),
(12015, 'verilog', 1509),
(12016, 'vhdl', 1509),
(12017, 'xilinx', 1509),
(12018, 'matlab', 1509),
(12019, '8051 microcontroller', 1509),
(12020, '8085 microprocessor', 1509),
(12021, 'C programming', 1774),
(12022, 'Digital Design Concepts', 1774),
(12023, 'VHDL programming', 1774),
(12024, '8051 microcontrollers', 1774),
(12026, 'VERILOG, SYSTEM VERILOG, UVM, Basics of PERL', 1859),
(12027, 'Embedded system', 1864),
(12028, 'VLSI Design on Xiling ', 1864),
(12029, 'Automation System using PLC & SCADA', 1864),
(12030, 'C,C++', 1864),
(12031, 'SQL', 1864),
(12032, 'Digital Circuits', 1517),
(12033, 'Verilog', 1517),
(12034, 'Static Timing Analysis', 1517),
(12035, 'System Verilog', 1517),
(12036, 'UVM', 1517),
(12037, 'Perl', 1517),
(12038, 'RTL coding', 1517),
(12039, 'SV-A', 1517),
(12040, 'Synopsys custom designer , and ICV For LVS/DRC ', 347),
(12041, ' ANALOG LAYOUT CHALLENGES ', 347),
(12042, 'SYNOPSYS CUSTOM DESIGNER TOOL , LAKER TOOL KNOWLEDGE', 347),
(12043, 'EXTENSIVE KNOWLEDGE OF MATCHING SUCH AS INTERLEAVING ,COMMON CENTROID , PROXIMITY,  UNDERSTANDING CURRENT MIRRORS.', 347),
(12044, 'MANAGING LAYOUT CHALLENGES LIKE EM , IR , WPE, ANTENNA EFFECT , SHIELDING AND COUPLING', 347),
(12045, 'HANDS ON STANDARD CELL LAYOUT DESIGN ', 347),
(12046, 'VERIFCATION CAPABILITIES LIKE DRC, LVS, USING HERCULES AND IC VERIFICATION ', 347),
(12047, 'HANDS ON DIFFERENT LAYOUT TOOLS LIKE ZUKEN , CADNECE AND MENTOR GRAPHICS ', 347),
(12048, 'EXPERTISE IN PCB LAYOUT DESIGN ', 347),
(12049, 'ADAPTABILITY  , LEARNING ABILITY , POSITIVE ATTITUDE, GOOD TEAM PLAYER , GOOD AT INTER PERSONAL RELATIONSHIPS.', 347),
(12050, 'VLSI Tools: Cadence, OrCad, PSpice, Microwind, DSCH2, Electric.', 1036),
(12051, 'VHDL programming language', 1036),
(12052, 'C Programming', 1036),
(12053, 'Basics of Matlab and Perl ', 1036),
(12059, 'HFSS', 1232),
(12060, 'ADS', 1232),
(12061, 'CST', 1232),
(12062, 'MATLAB', 1232),
(12063, 'Verilog', 1232),
(12064, 'Analytical Thinking - Applies logic to solve problems and get the job done', 1245),
(12065, 'Problem Solving - Solves problems while ensuring rules and directives are followed', 1245),
(12066, 'Decision Making - Can make decisions and take responsibility for them', 1245),
(12067, 'Creative Thinking', 1245),
(12068, 'C, Embedded-C, Assembly', 1281),
(12069, 'RTOS(FreeRTOSv8.12)', 1281),
(12070, 'Linux (shell scripting, IPCs[semaphores, mutexes, spinlocks, message queues], multi-threading[pthreads, kthreads])', 1281),
(12071, 'Linux (timers, data structures, tasklets, makefiles, signals, systemcalls & other kernel internals)', 1281),
(12072, 'Simulators/Tools: Keil Âµvision-4, Code Blocks-13.12, Flash Magic-7.02', 1281),
(12073, 'Protocols: I2C, SPI, UART', 1281),
(12074, 'Hands on experience: P89V51, LPC2148 (ARM7 TDMI), PCB design', 1281),
(12075, 'Have good exposure to RTL Design using verilog. Have effectively used tools like Xilinx, Cadence, LASI.', 579),
(12076, 'Good knowledge in VLSI concepts of low power, ASIC Deisign, Cadence, Digital IC Design, STA, Analog Design.', 579),
(12077, 'Basic knowledge in Perl scripting, C programming, core JAVA, SQL.', 579),
(12078, 'Designed a RISC microprocessor in college LAB', 579),
(12079, 'Results oriented - Achieve goal in a timely manner and provide good support', 579),
(12080, 'Leadership - Able to establish a team effort that promotes working towards common goal.', 579),
(12081, 'Decision making- can make decision and ready to take responsibility of the work', 579),
(12082, 'Ethics - Have personal and professional ethics to foster a diverse and respectful workplace', 579),
(12083, 'Creative Thinking- Ability to look outside the box and develop new strategies', 579),
(12084, 'Flexibility - Able to adapt to changes while keeping focus on goals', 579),
(12097, 'Capable to work with cadence tool.', 1852),
(12098, 'Capable to work with mentor graphics tool ELDO.', 1852),
(12099, 'Capable to work with Xilinx ISE tool.', 1852),
(12100, 'Capable to work with ModelSim tool.', 1852),
(12101, 'C', 501),
(12102, 'Embedded C', 501),
(12103, 'LABVeiw', 501),
(12104, 'VHDL', 501),
(12105, 'OrCAD', 501),
(12106, 'RTOS (FreeRTOS)', 501),
(12107, 'Communication protocol (I2C, SPI, UART, CAN)', 501),
(12112, 'Soc verification engineer', 679),
(12113, 'Physical Design engineer', 679),
(12114, 'Operating System                      : Windows, Linux.\r\n', 1886),
(12115, 'Programming Language           : C & Embedded C, Programming ', 1886),
(12116, 'HDL  : VHDL, Verilog & System Verilog. ', 1886),
(12117, 'Assembly Languages: Programming with Microprocessors ,arm,pic,rtos\r\n                                                ', 1886),
(12118, 'VLSI tools  : MATLAB, Tanner, Xilinx, Cadence virtuoso, NcSim', 1886),
(12120, 'I am interested in core org. I have medium level of knowledge. if you give one chance I will work hard for company.', 1887),
(12137, 'Did internship training programme in B.E.M.L.', 1898),
(12138, 'Completed workshop programme on Robo-Gravity conducted by ABLAB Solutions.', 1898),
(12139, 'Secured Diploma in Computer Application from CSEC.', 1898),
(12148, 'Embedded C programming', 1911),
(12149, 'C and C++ Coding ', 1911),
(12150, 'Data Structures', 1911),
(12151, '8051 Micro controller and 8085, 8086 Processor', 1911),
(12152, 'Networking Concepts, LINUX', 1911),
(12153, 'VHDL and Verilog', 1911),
(12154, 'MATLAB', 1911),
(12155, 'Basics of ARM', 1911),
(12187, 'GOOD AT EMBEDDED C', 1918),
(12188, 'GOOD AT VHDL', 1918),
(12189, 'GOOD AT VERILOG PROGRAMMING', 1918),
(12190, 'GOOD UNDERSTANDING CAPABILITIES', 1918),
(12191, 'VERILOG', 272),
(12192, 'C, C++', 272),
(12193, 'TANNER EDA', 272),
(12194, 'XILINX', 272),
(12195, 'MODEL SIM', 272),
(12196, 'MATLAB', 272),
(12197, 'SPARTAN 3E', 272),
(12198, 'MENTOR GRAPHICS', 272),
(12211, 'I have done many mini projects in my engineering such as line follower, gesture control robot etc', 1921),
(12212, 'languages Known Verilog, C, VHDL.', 1921),
(12213, 'member of IEEE (2012-2014)', 1921),
(12233, 'Embedded c', 1511),
(12234, 'MATLAB', 1511),
(12235, 'Verilog', 1511),
(12236, 'Basic C, Verilog HDL, Spice coding', 202),
(12237, 'Qualified in GATE 2013 and 2014', 202),
(12238, 'Published paper  on â€œImplementation of Ternary Logic gates using FGMOSâ€ in IEEE Conference  ICSTM 2015', 202),
(12239, 'have a good knowledge in digital and analog circuit design', 1380),
(12240, 'i have experience in design with cadance virtuoso tools ,design digital and analog blocks in 130nm technlogy ', 1380),
(12241, 'in digital design i have designed NOT,AND,OR,NAND,NOR,MUX,FLIP-FLOPS', 1380),
(12242, 'In analog design  i  have designed OPAM,DAC,LEVEL SHIFTER , BAND GAP,PLL', 1380),
(12256, 'Basics of VLSI', 1928),
(12257, 'Basics of Embedded C, C++', 1928),
(12258, 'Basics of Verilog', 1928),
(12259, 'HTML', 1928),
(12260, '(Limited) Cadence ', 1928),
(12291, 'Programming languages verilog\r\n', 1881),
(12292, 'Modelsim', 1881),
(12293, ' Matlab', 1881),
(12294, 'Xilinx', 1881),
(12295, 'Cadence virtuoso, layout', 1881),
(12296, 'MP lab (PIC 16F877A)', 1881),
(12297, 'Familiarized with FPGA ', 1881),
(12298, 'Basic knowledge of Digital design, C , perl, unix,  java script, Python', 1881),
(12299, ' did standard cell layout in cadence virtuoso', 1881),
(12300, 'did sram cell design in cadence', 1881),
(12430, 'Familiar with software such as Matlab, Pspice, ECAD, Keil Microvision and basics of Embedded Programming', 1935),
(12431, 'Familiar with automation software and design tools like RSLogix500, Wonderware, Rockwell software, SCADA and PLC program', 1935),
(12432, 'Basic knowledge of C programming', 1935),
(12433, 'Attended workshops on TI MSP 430 and ARM7 MICROPROCESSOR', 1935),
(12434, 'Willing to learn and Highly adaptable', 1935),
(12435, 'Excellent communication skills and people skills', 1935),
(12436, 'Organised and Punctual', 1935),
(12437, 'Ability to work under stress', 1935),
(12438, 'Excellent team player', 1935),
(12439, 'Committed and determined about every task undertaken', 1935),
(12440, 'Knowledge of C, C++', 1567),
(12441, 'Knowledge of Java, Python', 1567),
(12442, 'Knowledge of MATLAB, Simulink', 1567),
(12443, 'Knowledge of Xilinx System Generator', 1567),
(12444, 'Knowledge of AWR ADE, Ansoft HFSS', 1567),
(12445, 'RTL DESIGN', 1946),
(12446, 'DIGITAL DESIGN', 1946),
(12447, 'VALIDATION', 1946),
(12448, 'FPGA AND ASIC TOOLS', 1946),
(12449, 'SYNTHESIS,PLACE AND ROUTE FOR FPGA BASED DESIGNS', 1946),
(12450, 'POST SI ANALYSIS', 1946),
(12451, 'Xilinx ISE 13.1', 1947),
(12452, 'Tanner EDA Tools', 1947),
(12453, 'MATLAB Basics', 1947),
(12454, 'LAN, WAN', 1947),
(12457, 'Verilog, VHDL, UVM', 1954),
(12458, 'Perl, C, C++', 1954),
(12459, 'XML', 1954),
(12460, 'C LANGUAGE. A GOOD PROGRAMMER,CAN COVER ALMOST ALL AREAS.', 1955),
(12461, 'C++', 1955),
(12462, 'VHDL', 1955),
(12463, 'VERILOG HDL', 1955),
(12464, '8051', 1955),
(12465, 'MATLAB', 1955),
(12466, '8086', 1955),
(12467, 'Knowledge of Embedded systems and RTOS as it was my Elective subject in BE.', 1956),
(12468, 'Practical experience of working with ARM7, 8051, 8085, PIC.', 1956),
(12469, 'Knowledge of I2C, SPI, CAN, MODBUS protocols.', 1956),
(12470, 'Practical knowledge of programming languages like C, C++, Python, R.', 1956),
(12471, 'Practical knowledge of working with MATLAB, SCILAB, PSPICE, NI MULTISIM, KEIL, VHDL.', 1956),
(12472, 'Practical knowledge of working on board of LPC2148 kit.', 1956),
(12473, 'Practical knowledge of Analog and digital design.', 1956),
(12474, 'Verilog', 1957),
(12475, 'System Verilog', 1957),
(12476, 'Perl', 1957),
(12477, 'C Programming', 1957),
(12478, 'UVM', 1957),
(12494, 'Trained my peers/juniors in 3 day "Prototyping with arduino" workshop.', 1962),
(12495, 'Participated in the Texas Instruments Innovation Challenge (India) 2015. developed a working model of the project.', 1962),
(12496, 'basic knowledge of IoT concept. currently working on a project based on IoT.', 1962),
(12497, 'Good knowledge in Embedded C.', 1962),
(12498, 'I have completed 5 mini projects and 3 major projects till date.', 1962),
(12517, 'Worked on XILINX ISE simulation software and can write VERILOG code of DATA PATH and CONTROL PATH for a given problem.', 1963),
(12518, 'Full theoritical Knowledge of ASIC design flow and FPGA design flow.', 1963),
(12523, 'Hard working , Innovative , Inquisitive.', 1948),
(12524, 'VHDL', 477),
(12525, 'VERILOG', 477),
(12526, 'TANNER', 477),
(12527, 'PRESENTED PROJECT PAPER IN TWO INTERNATIONAL CONFERENCES', 477),
(12529, 'C and C++, VHDL, SPICE, EDA Tool ', 1884),
(12550, 'Digital design with VHDL , Verilog, and Mixed HDL.', 1966),
(12551, 'C-language', 1966),
(12552, 'Assembly language programming ', 1966),
(12553, 'Xilinx ISE for synthesis of HDL', 1966),
(12554, ' Aldec Active HDL.', 1966),
(12555, 'LABVIEW', 1966),
(12556, 'KEIL c51. ', 1966),
(12557, ' MATLAB. Protieus.', 1966),
(12558, 'Protieus.', 1966),
(12559, 'ISIM simulator.', 1966),
(12565, 'Placement ,Routing of circuits', 1972),
(12566, 'intel', 1974),
(12567, 'ibm', 1974),
(12568, 'samsung', 1974),
(12569, 'Embedded C, Assembly language, VLSI, VHDL/Verilog, Microcontrollers 8051, PIC, ARM cortex, Shell and Perl scripting', 1971),
(12676, 'GOOD IN C,VERILOG,EMBEDDED C,TANNER,MATLAB', 1975),
(12677, 'Experience in debugging Testbench using  Systemverilog & UVM     ', 86),
(12678, 'Strong knowledge in writing RTL coding  using verilog               ', 86),
(12679, 'Strong knowledge in linux commands, logic design and CMOS   ', 86),
(12680, ' Good programming knowledge in C and perl', 86),
(12681, 'Sound knowledge in Microprocessor programming instructions, VHDL and FPGA', 86),
(12682, 'Basic knowledge of static time analysis and layout design', 86),
(12683, 'â€¢	 FPGA Based System Design', 1980),
(12684, 'â€¢	Sound knowledge on CMOS basics and Low Power CMOS VLSI Design, ', 1980),
(12685, 'â€¢	Crystal clear on ASIC Flow, ASIC design of digital circuits , RTL synthesis and logic design', 1980),
(12686, 'â€¢	Very comfortable in Verilog   and efficient in Perl and TCL scripting ', 1980),
(12687, 'â€¢	Sound knowledge and deep interest in digital circuit designs and ASIC design', 1980),
(12688, 'ï‚§	EDA Tools			        : Cadence-virtuoso , Cadence - nc launch , Cadence RTL       compiler , Cadence     encounter ', 1980),
(12689, 'ï‚§	Hardware Description Languages  :   Verilog.', 1980),
(12690, 'ï‚§	Software Skills		        :   Perl, TCL.', 1980),
(12691, 'Hand on Expertise on Mentorgraphics QuestaSim 10.0b', 136),
(12692, 'Very good in-depth knowledge of Verilog HDL', 136),
(12693, 'Good Understanding of FPGA and ASIC design Flow', 136),
(12694, 'Very good knowledge of Serial communication protocol', 136),
(12695, 'Primary knowledge of System Verilog ', 136),
(12696, 'Theoretical Knowledge of Physical Design', 136),
(12697, 'Primary Knowledge of C Programming', 136),
(12698, 'expertise in C', 1988),
(12699, 'medium C++ expertise', 1988),
(12700, 'expertise in verilog', 1988),
(12701, 'beginner in VHDL', 1988),
(12702, 'VLSI ', 1988),
(12703, 'digital circuits', 1988),
(12704, 'Microprocessors and Microcontrollers  ', 1988),
(12756, 'ABLE TO DEAL CADENCE VIRTUOSO DESIGN TOOL.', 2003),
(12757, 'DEALING WITH THE THINGS EFFECTIVELY UNDER PRESSURE.', 2003),
(12758, 'ABLE TO LEAD TEAM WITH GOOD ORGANISATIONAL SKILLS.', 2003),
(12759, 'COMMITMENT TOWARDS WORK.', 2003),
(12760, 'SELF CONFIDENT AND HARD WORKING.', 2003),
(12773, 'Verilog HDL, FPGA, DSP, Image processing, VLSI Circuits, Digital IC, ASIC, Synopsys', 698),
(12774, 'Writing some parts of a book on Digital Communication â€˜Digital Communication Principles and System Modeling" springer.', 698),
(12775, 'Doubles champion in intra-club lawn tennis tournament at Chandannagore boys sporting club', 698),
(12776, 'Bagged 6 th Rank in a Yoga Championship organized by Human Recreation Centre during School', 698),
(12777, 'Played Mouth organ in various cultural programs.', 698),
(12836, 'Analytical Thinking', 812),
(12837, 'Flexibility', 812),
(12838, 'Creative Thinking', 812),
(12839, 'Persuasive Communication', 812),
(12840, 'Personal Credibility ', 812),
(12841, 'Results Oriented', 812),
(12842, 'Risk Management & Assessment', 812),
(12884, 'I have good knowledge of RTL designing(VLSI frontend).', 370),
(12885, 'I have good knowledge of Layout designing and Physical desinging(VLSI backend).', 370),
(12939, 'Have worked for beyond 450 high priority customer cases and received award for positive feedback from the customers.', 1458),
(12940, 'Have worked on tools like Libero, Softconsole, Synplify , Modelsim etc', 1458),
(12941, 'Have worked on various FPGAs like Smart Fusion2, Igloo2 and other Microsemi FpGas', 1458),
(12942, 'Strong in the architecture of the FPGAs, interfacing with external memories, embedded applications and RTL design', 1458),
(12943, 'Worked on various BFM simulations and rectifying the customer issues', 1458),
(12944, ' Good knowledge of JTAG and programming the device and debugging the errors during programming', 1458),
(12945, 'Worked on  Cortex M3 processor based designs and AHB and APB bus interfaces', 1458),
(12957, 'knowledge on PIC microconrollers, VLSI , MATLAB, EMBEDDED SYSTEMS', 2013),
(13110, 'Understand the custom layout and DRC rules to accomplish the IC fabrication process.', 2000),
(13111, 'Understand the key role of LVS to maintain the equality between the design and layout.', 2000),
(13112, 'Experienced compatibility rules to enable APR and have knowledge of its implementation in large designs.   ', 2000),
(13113, 'Clear vision of full custom IC design flow and ASIC design flow.', 2000),
(13114, 'Good Knowledge of IC fabrication process.', 2000),
(13115, 'Understand the device matching techniques in analog layouts to accomplish circuit design.', 2000),
(13116, 'Good knowledge of the basic analog layout failure mechanisms like latch-up, EM and ESD.', 2000),
(13117, 'Resolving techniques of parasitics, ESD and softchecks to meet device requirements. ', 2000),
(13118, 'Basic knowledge of Linux, STA and perl.', 2000),
(13119, 'Good in presentation and understanding concepts.', 2000),
(13120, 'Verilog, System Verilog (Basics) ,  UVM (Basics),  C , C++ , ', 1558),
(13121, 'Amba APB, AHB- Lite', 1558),
(13122, 'VCS  , Verdi', 1558),
(13123, 'Perl , shell Scripting', 1558),
(13124, 'Model Sim  and Xilinx ISE', 1558),
(13319, 'Proficiency in C language and embedded software development.', 2007),
(13320, 'Proficient in CMOS Analog and mixed mode VLSI Design', 2007),
(13321, 'Good Knowledge of LINUX Programming', 2007),
(13322, 'Good Knowledge of Perl Scripting', 2007),
(13330, 'perl', 1372),
(13331, 'tcl', 1372),
(13332, 'shell', 1372),
(13333, 'SOC', 1372),
(13334, 'CMOS', 1372),
(13335, 'Digital Design', 1372),
(13336, 'Unix', 1372),
(13337, 'RTL', 1372),
(13338, 'verilog', 1372),
(13339, 'VHDL', 1372),
(13481, 'Vhdl,xilinx', 1193),
(13482, 'Cadence Encounter', 1193),
(13483, 'Cadence Virtuoso', 1193),
(13484, 'C,c++', 1193),
(13587, 'Operating System', 346),
(13588, 'ARM 7', 346),
(13589, 'AVR', 346),
(13590, 'RTOS', 346),
(13591, 'DIGITAL ELECTRONIC', 346),
(13592, 'BASIC ELECTRONIC ', 346),
(13593, 'C LANGUAGE', 346),
(13594, 'Wireless sensor network (WSN) protocol development & optimization', 2039),
(13595, 'Circuit Designing & Debugging', 2039),
(13596, 'Linux & Embedded Linux', 2039),
(13617, 'good programming skills in c ', 1096),
(13618, 'embedded systems ', 1096),
(13619, 'micro controllers and microprocessors', 1096),
(13630, 'Hardware descriptive languages (VHDL and Verilog), Xilinx, System Generator-DSP', 1465),
(13631, 'VLSI design, VLSI technologies, IC fabrication, ASIC, MEMS, FPGA.', 1465),
(13632, 'Embedded C, Embedded Technologies, Keil, ARM, Embedded Systems, RTOS.', 1465),
(13633, 'Digital Electronics, Telecommunication, Networking, Image Processing.', 1465),
(13634, 'MATLAB, Simulink, C program, Microprocessor 8086, 8051.', 1465),
(13635, 'MATLAB Graphical User Interface.', 1465),
(13636, 'VERILOG experience in 2 year', 30),
(13637, 'VHDL experience in 2 year', 30),
(13638, 'TANNER EDA experience in 1 year', 30),
(13639, 'HSPICE experience in 1 year', 30),
(13640, 'MICROCONTROLLER experience in 5 year', 30),
(13641, 'VERILOG experience in 2 year', 30),
(13642, 'VHDL experience in 2 year', 30),
(13643, 'TANNER EDA experience in 1 year', 30),
(13644, 'HSPICE experience in 1 year', 30),
(13645, 'MICROCONTROLLER experience in 5 year', 30),
(13648, 'Nesc, Matlab, C, Networking Protocol monitoring tools, Embedded C, Hardware Basics ', 2050),
(13689, 'Knowledge of verilog , System verilog , vhdl', 1173),
(13690, 'verification methodologies OVM, UVM', 1173),
(13691, 'static timing analysis', 1173),
(13692, 'Protocol - AMBA AXI3', 1173),
(13693, 'Verification IP - AXI3 by amcc and cadence', 1173),
(13707, 'Knowledge in Back-end Part of VLSI ', 2056),
(13708, 'Knowledge in Encounter tool', 2056),
(13709, 'Verilog Coding', 2056),
(13733, 'asic design', 665),
(13734, 'vlsi verilog', 665),
(13735, 'vhdl coding', 665),
(13736, 'pcb design', 665),
(13808, 'C lunguage with Turbo 4.5 (tool)', 2060),
(13809, 'C++lunguage with Turbo 4.5 (tool)', 2060),
(13810, 'java on (j2se) with Netbeans,Eclips Caplar.', 2060),
(13811, 'Database MYSql on tool', 2060),
(13812, 'HTML on Dreamvewer', 2060),
(13813, 'Web page Designing  on web page maker', 2060),
(13814, 'VLSI', 1221),
(13815, 'ASIC Design', 1221),
(13816, 'Embedded Systems', 1221),
(13817, 'Good with verilog and Unix shell scripting', 2061),
(13818, 'Sufficient experience with Cadence', 2061),
(13819, 'Key interest in analog and digital design, VLSI architectures and advance VLSI design', 2061),
(13820, 'Understand the importance of team and team work', 2061),
(13821, 'Can handle stress and work effecietly', 2061),
(13863, 'Verilog HDL', 2062),
(13864, 'VHDL', 2062),
(13865, 'Digital Design', 2062),
(13866, 'VLSI', 2062),
(13867, 'Embedded System Design', 2062),
(13868, '8051 Microcontroller', 2062),
(13869, 'Embedded C', 2062),
(13870, 'C', 2062),
(13871, 'C++', 2062),
(13943, 'VLSI verification ', 1917),
(13944, 'OVM, UVM,VVM', 1917),
(13945, 'Verilog,VHDL, Sytem Verilog', 1917),
(13946, 'Perl, shell,tcl,python', 1917),
(13947, 'USB(v 2.0/3.0), SATA 2/ SATA 3, ARM protocols,HDMI,SRAM Cell, PCI, PCIe', 1917),
(13948, 'Mentor graphics,Xilinx,Cadence,Synopsys', 1917),
(13956, 'Strong in digital electronics and VERILOG coding. Has an exposure to SYNOPSYS and CADENCE. ', 1441),
(14013, 'Basic about Embedded C language and Embedded systems', 2065),
(14014, 'Good Communication skills', 2065),
(14035, 'Good understanding of the CMOS Design, Digital Design, ASIC design flow.', 1724),
(14036, 'Expertise in Synthesis and Physical Design.', 1724),
(14037, 'Good knowledge in Static Timing Analysis and Cross Talk Analysis.', 1724),
(14038, 'Good Understanding in IR-DROP and OCV.', 1724),
(14039, 'Knowledge about device physics.', 1724),
(14040, 'Knowledge in basic commands of LINUX.', 1724),
(14065, 'Proficient in 8051 microcontroller,  sound knowledge in ARM microcontroller', 557),
(14066, 'Proficient in Embedded C', 557),
(14067, 'Affluent in VHDL Xilinx  ISE tools', 557),
(14068, 'Affluent in Layout designing using Tanner EDA', 557),
(14069, 'Profecient in Keil Microvision', 557),
(14070, 'sound knowledge on Linux', 557),
(14071, 'Electronics Analog and Digital Hardware Design', 2075),
(14072, 'VLSI', 2075),
(14073, ' Circuit Designing', 2075),
(14074, 'Embedded system', 2075),
(14075, 'CMOS', 2075),
(14076, 'Robotics', 2075),
(14077, 'Microcontroller', 2075),
(14078, 'Semiconductor', 2075),
(14079, 'Networking', 2075),
(14080, 'Programming language	Basics of C', 1998),
(14081, 'Hardware Description Language	Verilog HDL â€“ using XilinxÂ® ISE Editor & ModelSim for FPGA, \r\nCadenceÂ® NCLaunch & RTL Compi', 1998),
(14082, 'EDA Tools	XilinxÂ® ISE Editor, ModelSim, CadenceÂ® - NC Sim, RTL Compiler, Encounter, Virtuoso ADE, Spectre Simulator, Lay', 1998),
(14083, 'Scripting languages	Basics of Perl & TCL/TK \r\n', 1998),
(14084, 'Technology Libraries	BPTM32 (MOSFET), PTM32 (FinFET), gpdk180, UMC90', 1998),
(14085, 'areas of interest-	ASIC Design, Memories, RTL Design of Systems, Custom Layout, STA, Verification & Validation\r\n', 1998),
(14086, 'Knowledge in Basic C', 2076),
(14087, 'Microcontroller', 2076),
(14088, 'HDL', 2076),
(14089, 'Logic design', 2076),
(14120, 'VHDL Programming', 1896),
(14121, 'CMOS layout design', 1896),
(14122, 'Digital designing', 1896),
(14123, 'Logical analysis', 1896),
(14130, 'Good knowledge in IC Fabrication process', 1992),
(14131, 'Good understanding  of inputs and outputs of all the stages in the physical design', 1992),
(14132, 'Good understanding of ASIC Flow', 1992),
(14133, 'Good knowledge in analysing timing paths in the design', 1992),
(14134, 'Good knowledge of Verilog RTL coding', 1992),
(14135, 'Good knowledge of Digital Design Concepts', 1992),
(14154, 'Getting to know the understanding of lvs report.', 1995),
(14155, 'Understanding the foundry document contents and details.', 1995),
(14156, 'Understanding the need of device matching.', 1995),
(14157, 'Understanding the pin orientation to avoid compatibility errors. ', 1995),
(14158, 'Analyzing Technology file', 1995),
(14210, 'Verilog', 2079),
(14211, 'VHDL', 2079),
(14212, 'Embedded C', 2079),
(14213, 'RTL Design', 2079),
(14214, 'OrCad', 2079),
(14215, 'Xilinx ISE', 2079),
(14216, 'Digital Electronics', 2079),
(14217, 'FPGA Synthesis', 2079),
(14218, 'Design for Testability', 2079),
(14219, 'Low Power VLSI', 2079),
(14248, 'Good expertise in Verilog HDL and VHDL  language.', 1581),
(14249, 'Hand on  expertise on Xillinx ISE 14.7 , Questasim 10.1d, Xillinx FPGA Virtex 4.', 1581),
(14250, 'Good expertise in analog Electronics.', 1581),
(14353, 'Good knowledge of Digital Design Concepts', 1728),
(14354, 'Good understanding of fundamentals of CMOS Transistors.', 1728),
(14355, 'Knowledge of complete ASIC Flow.', 1728),
(14356, 'Good in floorplanning with high macro count using data flow diagram and achieving congestion free floorplan.', 1728),
(14357, 'Well versed in analysing pre and post layout timing violations.', 1728),
(14358, 'Basic knowledge of Verilog RTL coding and perl scripting.', 1728),
(14359, 'Hands-on experience with IC compiler and Primetime by Synopsys.', 1728),
(14367, 'Good exposure to the full custom flow. Worked on 180nm, 90nm and 28nm respectively.', 1897),
(14368, 'Good knowledge of ASIC design flow and stages involved in Full Custom.', 1897),
(14369, 'Skilled in Layout optimization techniques.', 1897),
(14370, 'Good in debugging skills in DRC and LVS errors such as net errors,property errors,bad devices.', 1897),
(14371, 'Capable of designing high performance analog layouts.  ', 1897),
(14372, 'Understanding of reliability issues as Antenna effects, crosstalk and via doubling.', 1897),
(14373, 'Good understanding of MOS device physics and IC fabrication process.', 1897),
(14390, 'Verilog', 2084),
(14391, 'VHDL', 2084),
(14392, 'C-Language', 2084),
(14393, 'Linux', 2084),
(14394, 'Shell Sripting', 2084),
(14445, 'ïƒ˜	Tools Known	        : Cadence Virtuoso, Assura, spectre, and Encounter, LT spice\r\n(design exp.with 20nm TFET and FinFET', 1274),
(14446, 'ïƒ˜	Languages                     : VHDL, Verilog.\r\nïƒ˜	EDA tools                      :  Xilinx for simulation, synthesis  ', 1274),
(14447, 'FPGA implementation', 1274),
(14473, 'Good knowledge of ASIC flow', 1809),
(14474, 'Well versed in STA, Floor planning, APR, CTS', 1809),
(14475, 'Ability to analyse timing reports', 1809),
(14476, 'Good understanding in RTL design and verification using verilog', 1809),
(14477, 'Good knowledge of CMOS concepts', 1809),
(14478, 'Good knowledge of digital design concepts', 1809),
(14667, 'CMOS and Digital Design Fundamentals', 1984),
(14668, 'Knowledge of complete ASIC Design Flow', 1984),
(14669, 'RTL Design using Verilog HDL.', 1984),
(14670, 'Tcl scripting to handle the various requirement of design', 1984),
(14671, 'Understanding of Timing Violations in various timing paths while performing Static Timing Analysis', 1984),
(14672, 'Hands on experience using Synopsys Prime-Time', 1984),
(14673, 'Understanding about Floorplan design, Placement of standard cells and congestion issues', 1984),
(14674, 'Worked with FPGA simulation tools like Modelsim, Xilinx ISE and Tcad tool Silvaco', 1984),
(14695, 'Theoretical knowledge on CMOS Fabrication Process.', 1996),
(14696, 'Understanding of Layout versus Schematic errors such as Short , Open and soft check.', 1996),
(14697, 'Knowledge on CMOS concepts.', 1996),
(14698, 'Theoretical understanding on Design for manufacturability concepts like Antenna effect , LOD, Via Doubling etc. ', 1996),
(14699, 'Understanding the importance and knowledge on Device matching techniques.', 1996),
(14700, 'Basic knowledge on Static Timing Analysis.', 1996),
(14730, 'Have knowledge and experience working with floorplan, placement, clock tree synthesis, routing and optimization.', 1990),
(14731, 'Good knowledge in understanding and resolving timing violations(hold and setup) of various timing paths.', 1990),
(14732, 'Good knowledge of ASIC flow and the stages involved in physical design flow.', 1990),
(14733, 'Good knowledge of Digital Design concepts.', 1990),
(14734, 'Good knowledge of IC fabrication process, CMOS concepts', 1990),
(14735, 'Exposure to industry standard EDA tools like IC compiler, prime time and Hercules from Synopsys.', 1990),
(14736, 'Good knowledge of Linux and Scripting using Perl and Tcl for automation.', 1990),
(14742, 'Good understanding of CMOS concepts and Circuit Theory fundamentals', 1862),
(14743, 'Good knowledge of Digitial Design Concepts', 1862),
(14744, ' Good knowledge of ASIC flow', 1862),
(14745, 'Good knowledge in understanding  timing violations of various timing paths (STA)\r\n', 1862),
(14746, 'Good knowledge of IC Fabrication Process', 1862),
(14747, 'Basic knowledge of power reduction techniques.', 1862),
(14859, 'Well understanding the impact of DRC violation of the layout in terms of yield. ', 2035),
(14860, 'Experienced the different types of major errors occurred during LVS physical verification.', 2035),
(14861, 'Clear vision of full custom IC design flow and ASIC design flow.', 2035),
(14862, 'Thorough Knowledge of IC fabrication process/semiconductor manufacturing.', 2035),
(14863, 'Hands on experience in doing analog layout along with device matching techniques.', 2035),
(14864, 'Fundamentals of DFM issues like LOD, EOL, ANT, ESD, latch-up and EM.', 2035),
(14865, 'Hands-on-layout in 180nm, 90nm, 28nm technology processes. ', 2035),
(14866, 'Good understanding in digital design and CMOS design.', 2035),
(14867, 'Familiar with EDA tools from Mentor Graphics Pyxis- schematic and layout editor,calibre tools(LVS, DRC and PEX).', 2035),
(14868, 'Working knowledge of Linux and perl.', 2035),
(14899, 'Good Knowledge In Static Timing Analysis Concept', 1723),
(14900, 'Good Understanding Knowledge About Asic Flow ', 1723),
(14901, 'Working Knowledge With 180nm Technology', 1723),
(14902, 'Basic Understanding Knowledge About Tcl/Perl', 1723),
(14903, 'Working Knowledge In  P&R tools: IC Compiler ', 1723),
(14904, 'Good Understand of Cmos Technology ', 1723),
(14905, 'Working Knowledge In Using Prime Time Timing Reports And Timing Closure Procedures With Backend Place And Route Tools', 1723),
(14906, 'Working Knowledge With LINUX Operating System ', 1723),
(14943, 'My area of interests are Analog and digital circuit design, Wireless Communication, Embedded Systems', 2094),
(14987, 'c', 2098),
(14988, 'c++', 2098),
(14989, 'verilog', 2098),
(14990, 'systemverilog', 2098),
(14991, 'verification', 2098),
(14992, 'uvm', 2098),
(14993, 'Basic Understanding of CMOS concepts, device operation and Digital Integrated Circuits.', 1895),
(14994, 'Understanding of Digital Design concepts and ability to write synthesis friendly RTL code.', 1895),
(14995, 'Basic Understanding of Physical Design concepts such as Automatic Place and Route,CTS,DFT,DFM etc.', 1895),
(14996, 'Basic Understanding of Optimization technique involved in Timing Optimization and Logical Effort concepts.', 1895),
(14997, 'Understanding of complete ASIC flow and hands-on experience of various phases involved in Physical Design.(till CTS)', 1895),
(14998, 'Basic Understanding of STA, Timing Models and ability to intrepet timing reports for setup and hold analysis.', 1895),
(14999, 'Exposure to EDA tools such as IC Compiler,Design Compiler,Primetime,Modelsim.', 1895),
(15000, 'Familiarity with UNIX,Perl,TCL and C.', 1895),
(15011, 'VLSI Back-end Designing, Cadence Virtuoso Tool, HDL-VHDL and Verilog, Xilinx Software, ModelSim Software, PSpice, MATLAB', 2103),
(15012, 'MATLAB', 2105),
(15013, 'PSPICE', 2105),
(15014, 'PCB BOARD TESTING', 2105),
(15015, 'OPERATING SYSTEMS', 2105),
(15016, 'MS OFFICE', 2105),
(15032, 'Embedded ', 2110),
(15033, 'VLSI', 2110),
(15034, 'VHDL and verilog ', 2110),
(15035, 'Basics of networking ', 2110),
(15036, 'C and C ++', 2110),
(15037, 'Very much intrested to work in vlsi feild ', 2110),
(15038, 'Completed bsnl training and awarded silver and gold certificates.', 2110),
(15039, 'Undergone industrial training in Hal for a period of one month.', 2110),
(15040, 'C ', 2109);
INSERT INTO `tbl_corecompetancy` (`idcorecompetancy`, `corecompetancy`, `idstudent`) VALUES
(15041, 'C++ ', 2109),
(15042, 'verilog ', 2109),
(15043, 'System verilog ', 2109),
(15044, 'VMM ', 2109),
(15045, 'UVM ', 2109),
(15046, 'Perl scripting ', 2109),
(15047, 'shell scripting ', 2109),
(15048, 'OOPS', 2109),
(15049, 'LINUX ', 2109),
(15050, 'Sound knowledge on the complete ASIC Design Flow.', 2002),
(15051, 'Excellent communication skills with talent for problem solving.', 2002),
(15052, 'Knowledge/Experience of Physical Design concepts.', 2002),
(15053, 'Good understanding of Digital electronics and the field of Digital Systems Design.', 2002),
(15054, 'TCL and Perl scripting.', 2002),
(15055, 'VHDL as a part of curriculum.', 2114),
(15056, 'Verilog as a part of curriculum.', 2114),
(15057, 'System Verilog for verification for industries use studied at DKOP Labs.', 2114),
(15058, 'Digital Electronics.', 2114),
(15059, 'Analog Electronics.', 2114),
(15074, 'Comprehensive knowledge in STA,PD flow APR, power planning, IR drop and congestion analysis, CTS, DFM, Antenna effects.', 1812),
(15075, 'Good grasp in PD flow and complete ASIC flow.', 1812),
(15076, 'Skillful in analyzing timing reports.', 1812),
(15077, 'Familiar with DFT and Synthesis. Worked previously on TetraMAX ATPG and DC Compiler.', 1812),
(15078, 'Broad experience in RTL Design and Verification.', 1812),
(15079, 'Good knowledge in MOS theory & characteristics, Digital design concepts, Basic Electronics Theory.', 1812),
(15080, 'Ability to carry out given task with minimal supervision and positive attitude.', 1812),
(15130, 'Technospark Industries Pvt Ltd', 2116),
(15131, 'SM Electronic Technologies Pvt Ltd', 2116),
(15132, 'Techser Power Solutions Pvt Ltd', 2116),
(15133, 'Sierra Electrotech India Pvt Ltd', 2116),
(15134, 'Knowledge of MATLAB', 2115),
(15135, 'Good knowledge of C programming', 2115),
(15136, 'Good knowledge of 8-bit and 32- bit microcontroller', 2115),
(15137, 'Basic knowledge of arduino programming', 2115),
(15138, 'Knowledge of AutoCAD and Mipower', 2115),
(15139, 'Good knowledge of various simualtion tools like keil,proteusand multisim.', 2115),
(15140, 'Well understanding of Digital Design Concepts.', 2022),
(15141, 'Well understanding of ASIC Flow.', 2022),
(15142, 'Physical design implementation of Floor plan including pin placement,placement of blocks, power busing.', 2022),
(15143, 'Knowledge of Coarse placement, Magnet placement, Legalization and Clock Tree Analysis.', 2022),
(15144, 'Well Understanding of Static Timing Analysis.', 2022),
(15145, 'Physical Synthesis and Timing Closure for MCMM.', 2022),
(15146, 'Debugging of  DRC issues and knowledge of DFM Concepts.', 2022),
(15147, 'Knowledge of low power flow (power gating, multi-Vt, voltage islands, dynamic voltage scaling, leakage power, etc.)', 2022),
(15148, 'Experience on Primetime compiler by Synopsys , IC Compiler by Synopsys for APR Flow, Herculus & Calibre for DRC/LVS', 2022),
(15149, 'Analyzing of Perl & Tcl scripting.', 2022),
(15157, 'Good knowledge of Digitial Design Concepts', 1979),
(15158, 'Good understanding of ASIC design Flow and Physical Design Flow', 1979),
(15159, 'Good knowledge of Verilog RTL coding ', 1979),
(15160, 'Good skills of analysing timing reports to rectify the causes of timing violations', 1979),
(15161, 'Exposure to 180nm technology by undergoing additional training in VLSI', 1979),
(15162, 'Exposure to Perl and Tcl based Scripting automation ', 1979),
(15163, 'Ability to carry out tasks with minimal supervision with positive attitude', 1979),
(15165, 'I attened inplant trainning in woory automotives  Maraimalai nager,chennai.', 2120),
(15193, 'MATLAB/Simulink', 2124),
(15194, 'Wireless communication', 2124),
(15195, 'Embedded C', 2124),
(15196, 'Signal processing', 2124),
(15197, 'Antenna designs', 2124),
(15198, 'Familiarity with VLSI Front-end and Back-end concepts and awareness about all the design protocols of RTL to GDSII flow.', 1973),
(15199, 'PD + PV Skills: Static Timing Analysis, Partition, floor plan, power plan, clock plan, placement, CTS, DFM.', 1973),
(15200, 'RTL D + V Skills : Experience  with complete RTL Design flow with Verilog.', 1973),
(15201, 'Back-end Tools: Synopsys IC Compiler G-2012 and PrimeTime vI-2013.12.', 1973),
(15202, 'Front-end Tools: Xilinx ISE and Mentor Graphics Questasim 10.1c.', 1973),
(15203, 'TCL for Synopsys tools and basic PERL.', 1973),
(15204, 'I have strong knowledge on vlsi,vhdl and verilog ', 2129),
(15205, 'I have knowlege on logic design', 2129),
(15206, 'I have knowledge on microcontroller and microprocessor', 2129),
(15207, 'I have strong knowledge on CCNA', 2129),
(15208, 'knowledge on analog communication', 2129),
(15217, 'SKILLED WITH THE HARDWARE DESCRIPTIVE LANGUAGES VERILOG AND VHDL. ALSO POSSES PROFICIENT EXPERIENCE OF PROJECT WORK', 2131),
(15218, 'WORKED ON CADENCE TOOL FOR ANALOG AND DIGITAL CIRCUITS', 2131),
(15219, 'MATLAB ,C', 2131),
(15220, 'KNOWLEDGE OF PROGRAMMING IN MSP430, ARM AND PIC MICROCONTROLLER ASSEMBLY LANGUAGE', 2131),
(15221, 'Programming Languages : C, Embedded C, JAVA, Visual Basic, VHDL, Arduino and LabVIEW', 2132),
(15222, 'Assembly Languages : 8085, 8086, 8051, ARM7', 2132),
(15223, 'Circuit Analysis : P-Spice, Multisim, DSCH3.5, Microwind', 2132),
(15224, 'PCB Layout Design : Express PCB, Eagle, Proteus', 2132),
(15225, 'Other : MATLAB, Xilinx, Keil, ucFlash, Flash Magic, Arduino, LaTeX', 2132),
(15226, 'Routers : Cisco 7200, 7600 Series, Juniper M40 Series, Huawei', 2132),
(15227, 'Switches : Cisco 3400, 3500, 6500 and Huawei W2D, W4D', 2132),
(15228, 'Routing Protocol : RIP2, EIGRP, IGRP, OSPF, BGP and Multicasting protocols', 2132),
(15229, 'Switching Protocol : VLAN, VTP, STP (IEEE 802.1d/ IEEE 802.1w, IEEE 802.1s).', 2132),
(15230, 'LAN/WAN Technologies : Ethernet, Frame Relay, SONET, ATM, T1/E1.', 2132),
(15231, 'ï‚§	Good working knowledge of C Programming and Data Structures', 2089),
(15232, 'ï‚§	Good hands-on experience on 8 bit and 32 bit Microcontrollers', 2089),
(15233, 'ï‚§	Good working knowledge of Embedded C and Assembly Programming', 2089),
(15234, 'ï‚§	Good Understanding of Serial Communication Protocols- UART,I2C,SPI', 2089),
(15235, 'ARM micro controller', 1999),
(15236, 'Basic concepts of device drivers', 1999),
(15237, 'Linux,RTX,KEIL', 1999),
(15238, 'C programming,Embedded C(micro controller programming)', 1999),
(15239, 'Networking Protocols â€“ UDP, TCP.', 1999),
(15240, 'Embedded application development', 1999),
(15241, 'Communication protocols -Bluetooth,zigbee', 1999),
(15256, 'Good knowledge of calculating current and voltage in an electrical circuits.', 1828),
(15257, 'Basic knowledge of digital design.', 1828),
(15258, 'Basic knowledge of power reduction techniques.', 1828),
(15259, 'Good working knowledge of LINUX operating system.', 1828),
(15260, 'Good knowledge about ASIC design flow.', 1828),
(15261, 'Understand the working of basic CMOS inverter and fabrication process of an IC.', 1828),
(15262, 'Basic knowledge of body effect, channel length modulation and cross talk.', 1828),
(15263, 'Have knowledge and experience working with floorplan, placement, clock tree synthesis, routing and optimization', 2147),
(15264, 'Good Knowledge in understanding and resolving timing violations (hold and setup) of various timing paths (STA)', 2147),
(15265, 'Good knowledge of Linux and Scripting using Perl and Tcl for automation', 2147),
(15266, 'Exposure to industry standard EDA tools like IC Compiler, Prime Time and Hercules from Synopsys', 2147),
(15267, 'Good knowledge of IC fabrication process, CMOS concepts', 2147),
(15268, 'Good Knowledge of Digital Design concepts', 2147),
(15269, 'Good Knowledge of ASIC flow and the stages involved in physical design flow.', 2147),
(15270, 'Have the exposure to basic steps of PD flow and few challenges encountered in the same .', 1991),
(15271, 'Have the idea about the documents involved in PD flow , their importance and how to handle them.', 1991),
(15272, 'Enough exposure to Static Timing analysis', 1991),
(15273, 'Ideas to approach to resolve the DRC and LVS errors ', 1991),
(15274, 'Exposed to Tcl and Perl Scripting', 1991),
(15287, 'CMOS fundamentals', 1989),
(15288, 'Timing analysis', 1989),
(15289, 'Congestion analysis', 1989),
(15290, 'RTL coding and verification', 1989),
(15291, 'Floorplan', 1989),
(15292, 'Power plan', 1989),
(15314, 'Good Knowledge of ASIC flow and the stages involved in physical design flow.', 92),
(15315, 'Have excellent knowledge and experience working with floorplan,placement,clock tree synthesis,routing and optimization.', 92),
(15316, 'Good Knowledge in understanding and resolving timing violations(hold and setup) of various timing paths (STA).', 92),
(15317, 'Good working knowledge of Linux, and Scripting using Perl and Tcl for automation.', 92),
(15318, 'Understanding of Reliability issues like EM, Cross-talk, and Antenna effect.', 92),
(15319, 'Ability to debug DRC and LVS errors (PG shorts,opens and soft checks) at block level.', 92),
(15320, 'Good experience in sign-off closure-Timing with signal integrity,OCV AOCV and,MCMM,Power and Physical verification. ', 92),
(15321, 'Exposure to industry standard EDA tools like IC Compiler, Prime Time and Hercules from Synopsys.', 92),
(15322, 'Good knowledge of CMOS concepts and Circuit theory.', 92),
(15323, 'Good Knowledge of Digital Design concepts', 92),
(15324, 'Good Knowledge in IC Fabrication process', 1938),
(15325, 'Good understanding of inputs and outputs of all the stages in the physical design', 1938),
(15326, 'Good understanding of ASIC Flow', 1938),
(15327, 'Good knowledge in analysing timing paths in the design', 1938),
(15328, 'Good knowledge of Verilog RTL coding', 1938),
(15329, 'Good knowledge of Digital Design Concepts', 1938),
(15330, 'Good understanding of CMOS concepts and Circuit Theory fundamentals', 1938),
(15331, 'Basic knowledge of power reduction techniques', 1938),
(15337, 'Good knowledge in physical design flow', 1916),
(15338, 'Know what all cases to be checked before doing placement.', 1916),
(15339, 'Know what all parameters to check while analyzing timing paths.', 1916),
(15340, 'Worked TCL scripts which was handy in calculating core, standard cell utilization and  analyzing timing paths.', 1916),
(15341, 'Good knowledge in asic design flow', 1916),
(15359, 'Good understanding of Physical design flow all the way from netlist to gdsii.', 2004),
(15360, 'Good understanding of STA, Timing constraints and Timing fixes.', 2004),
(15361, 'Basic knowledge of Tcl and Perl scripting languages.', 2004),
(15362, 'Familiar with IC Compiler (P&R tool).', 2004),
(15363, 'Basic knowledge of VLSI concepts of RTL synthesis, Layout, Routing , Timing , CTS, Placement.', 2004),
(15364, 'Familiar with ASIC Back-end verification flows, Digital Design technologies, CMOS fundamentals.', 2004),
(15365, 'Good understanding of floorplan,IR Drop,placement,CTS(clock tree synthesis)', 1860),
(15366, ' knowledge of complete ASIC Design Flow', 1860),
(15367, ' Knowledge of Static Timing Analysis', 1860),
(15368, 'Good Knowledge of Digital Design Concepts, CMOS concepts', 1860),
(15369, 'Familiar with perl and tcl scripting languages ', 1860),
(15370, 'Exposure to the entire ASIC design flow', 2001),
(15371, 'Basic understanding of Logic design and RTL design and verification ', 2001),
(15372, 'Familiarity with DRC errors ', 2001),
(15373, 'Understanding of various path groups and their timing reports(STA)', 2001),
(15374, 'Understanding of perl, TCL scripting languages', 2001),
(15375, 'Basic deal with  digital CMOS circuit design and implementation', 2001),
(15376, 'Basic knowledge on Linux.', 1986),
(15377, 'Basics understanding of Digital design concept, CMOS theory and Verilog HDL.', 1986),
(15378, 'Good understanding of ASIC flow.', 1986),
(15379, 'Knowledge of backend design flow.', 1986),
(15380, 'Having good concepts of  Static Timing Analysis(setup and hold analysis) and timing violations.', 1986),
(15381, 'Good understanding of Floor Plan, Placement, IR drop analysis, Routing, Congestion analysis and removal.', 1986),
(15382, 'Hands on experience on EDA tools: Synopsys ICC, DC compiler, Primetime. ', 1986),
(15383, 'Basic knowledge of perl and tcl.', 1986),
(15384, 'Comprehensive knowledge of ASIC Physical design flow. ', 1983),
(15385, 'Familiar with scripting language like TCL,perl,shell', 1983),
(15386, 'Understand the need for a good floor plan, macro placement', 1983),
(15387, 'Good problem solving and ASIC development/debugging skills', 1983),
(15388, 'Self motivated with focus on process improvement and efficiency', 1983),
(15389, 'Ability to define problems, issues , analyze data and draw logical conclusion', 1983),
(15390, 'Worked on STA in primetime', 1983),
(15391, 'I am proficint on verilog , vhdl languages .', 2158),
(15392, 'I am very much familiar of Cadence Virtuoso.', 2158),
(15393, 'I have knowledge of Matlab, Proteus.', 2158),
(15394, 'And i also know basic computer language C,C++, JAVA', 2158),
(15395, 'Worked on PCB designing AutoCAD and testing ', 2159),
(15396, 'Internship at RK Infotech', 2159),
(15397, 'Project work at ISRO', 2159),
(15398, '\r\ni have ability in hardware design ', 2157),
(15399, 'i have  ability to work in 8051 micro controller', 2157),
(15400, 'basic of vlsi', 2157),
(15401, 'embedded system ', 2157),
(15404, 'VLSI', 2160),
(15405, 'EMBEDDED', 2160),
(15406, 'electric machines', 2149),
(15407, 'VLSI', 2149),
(15408, 'ELECTRONIC DEVICES AND CIRCUITS', 2149),
(15409, 'MTLAB', 2149),
(15410, 'MICRO CONTROLER', 2149),
(15412, 'Innovative,Hardworking,Inquisitive', 2162),
(15413, 'Strong in digital electronics and VERILOG coding. Has an exposure to SYNOPSYS and CADENCE.', 2163),
(15425, 'Have ability to work with MATLAB , CCS , MPLABX  , Altium Designer, IAR Workbench,Proteus kind of tools.', 2167),
(15426, 'Have competence to work in C, C++ , Verilog langagues.', 2167),
(15427, 'I have extensively worked in Analog & Digital Domain. ', 2167),
(15428, 'Verilog and VHDL Coding', 2169),
(15429, 'Assembly Language Programming in 8051, Microcontroller Programming', 2169),
(15430, 'C programming', 2169),
(15431, 'Understanding the short , open ,connectivity issues,text errors  etc in lvs.', 1993),
(15432, 'Understanding the need of device matching and also the need for ESD protection.', 1993),
(15433, 'Understanding the CMOS fabrication concepts.', 1993),
(15434, 'Understanding the foundry document contents and details.', 1993),
(15435, 'To understand the DFM general rules like LOD,Density,Antenna effect,EOL,Via doubling ', 1993),
(15446, 'To draw the schematic from the netlist given and to draw the stick diagram and to further design the optimized layout. ', 2122),
(15447, 'Efficient in optimized layout designing with area optimization, diffusion sharing, efficient routing & reduced parasitic', 2122),
(15448, 'Ability to interpret DRC errors like single layer and double layer errors which include spacing,enclosure,min area,width', 2122),
(15449, 'Ability to interpret LVS errors like incorrect ports& instances,device mismatch,property error, softcheck, bad device.  ', 2122),
(15450, 'Basic Understanding of DFM rules such as LOD,antenna,metal density, EOL and Via doubling.', 2122),
(15451, 'Understanding of device matching techniques like common centroid,Interdigitization. Importance of Dummy placement. ', 2122),
(15452, 'Basic Understanding of Transistor and Circuit Theory.', 2122),
(15453, 'Hands on experience of 3 months in various layout designs(Standard cell , Analog layout )', 2122),
(15454, 'Worked on 180nm, 90nm and 28nm technologies.', 2122),
(15455, 'Physical Verification (DRC/ LVS/ Compatability).', 2122),
(15456, 'programming knowlwdge, project work experience with microcontrollers.', 2177),
(15465, 'Assembly, Micro Controller-8051', 2179),
(15466, 'C,Verilog,VHDL', 2179),
(15467, 'Modelsim, Xilinx, Micro Processor-8085', 2179),
(15468, 'Cadence Tool', 2179),
(15469, 'Good understanding of fundamentals of MOS transistors and their operation.', 1994),
(15470, 'Basic Knowledge about IC fabrication process and full custom flow.', 1994),
(15471, 'Good understanding of matching techniques such as centroid and interdigitization employed for analog layouts.', 1994),
(15472, 'Ability to interpret different types of DRC and LVS errors such as incorrect nets,ports,missing instances,soft checks.  ', 1994),
(15473, 'Good knowledge about optimized layout design maintaining DRC and LVS.', 1994),
(15474, 'Experience in working with industry standard tools like Cadence and Mentor Graphics.', 1994),
(15475, 'Basic understanding of Linux commands.', 1994),
(15476, 'Good knowledge about different types of mismatches which occur during fabrication .', 1994),
(15477, 'Good knowledge about postulates of matching. ', 1994),
(15478, 'Good knowledge about rules for common centroids  such as Coincidence,symmetry,Dispersion,comactness.', 1994),
(15479, 'Specialized tools: Cadence Virtuoso, Mentor Graphics Tool - ELDO, Sentaurus TCAD, Xilinx ISE,\r\nModelSim, MATLAB, NG-SPICE', 2181),
(15480, 'Programming Languages: C, C++, Java, VLSI Hardware Description Language (VHDL),Verilog.', 2181),
(15481, 'Operating Systems: Windows XP/7/8, Linux Ubuntu 14.04, CentOS 6, Red Hat .', 2181),
(15482, 'Other office tools: Microsoft Office Word, Microsoft Office Excel, Microsoft Office Power Point.', 2181),
(15484, 'I am good in Verilog coding and also well concept in Digital electronics and Embedded system', 2182);

-- --------------------------------------------------------

--
-- Table structure for table `tbl_councellor`
--

CREATE TABLE IF NOT EXISTS `tbl_councellor` (
  `idcouncellor` bigint(20) NOT NULL AUTO_INCREMENT,
  `firstname` varchar(50) NOT NULL,
  `lastname` varchar(50) NOT NULL,
  `email` varchar(255) NOT NULL,
  `password` varchar(255) NOT NULL,
  `councellortype` varchar(10) NOT NULL DEFAULT '1',
  PRIMARY KEY (`idcouncellor`)
) ENGINE=InnoDB  DEFAULT CHARSET=latin1 AUTO_INCREMENT=4 ;

--
-- Dumping data for table `tbl_councellor`
--

INSERT INTO `tbl_councellor` (`idcouncellor`, `firstname`, `lastname`, `email`, `password`, `councellortype`) VALUES
(1, 'Archana', 'Mam', 'archana@rv-vlsi.com', '123456', '1'),
(2, 'Shruthi', '', 'shruthi@rv-vlsi.com', '123456', '2'),
(3, 'Akshatha', '', 'akshatha@rv-vlsi.com', '123456', '1');

-- --------------------------------------------------------

--
-- Table structure for table `tbl_department`
--

CREATE TABLE IF NOT EXISTS `tbl_department` (
  `iddepartment` bigint(20) NOT NULL AUTO_INCREMENT,
  `department` varchar(255) NOT NULL,
  PRIMARY KEY (`iddepartment`)
) ENGINE=InnoDB  DEFAULT CHARSET=latin1 AUTO_INCREMENT=1000 ;

--
-- Dumping data for table `tbl_department`
--

INSERT INTO `tbl_department` (`iddepartment`, `department`) VALUES
(1, 'Computer Science'),
(2, 'Electronics and Communication'),
(3, 'Electrical and Electronics'),
(4, 'Information Science'),
(5, 'Electricals Engineering'),
(6, 'Microelectronics & VLSI Design'),
(7, 'Instrumentation Technology'),
(8, 'VLSI & ES'),
(10, 'Telecommunications'),
(11, 'Medical Electornics'),
(12, 'VLSI Design and Testing'),
(999, 'Others');

-- --------------------------------------------------------

--
-- Table structure for table `tbl_documents`
--

CREATE TABLE IF NOT EXISTS `tbl_documents` (
  `iddocuments` bigint(20) NOT NULL AUTO_INCREMENT,
  `documentname` varchar(255) NOT NULL,
  PRIMARY KEY (`iddocuments`)
) ENGINE=InnoDB  DEFAULT CHARSET=latin1 AUTO_INCREMENT=3 ;

--
-- Dumping data for table `tbl_documents`
--

INSERT INTO `tbl_documents` (`iddocuments`, `documentname`) VALUES
(1, 'Marks Card'),
(2, 'Id Proof');

-- --------------------------------------------------------

--
-- Table structure for table `tbl_domain_type`
--

CREATE TABLE IF NOT EXISTS `tbl_domain_type` (
  `id` bigint(20) NOT NULL,
  `domain_name` varchar(50) DEFAULT NULL,
  PRIMARY KEY (`id`)
) ENGINE=InnoDB DEFAULT CHARSET=latin1;

--
-- Dumping data for table `tbl_domain_type`
--

INSERT INTO `tbl_domain_type` (`id`, `domain_name`) VALUES
(1, 'Unskilled graduates'),
(2, 'Skilled Graduates - RTL Verification'),
(3, 'Skilled Graduates - Full Custom'),
(4, 'Skilled Graduates - Physical Design'),
(5, 'Skilled Graduates - All VLSI Categories'),
(6, 'Skilled Graduates - Embedded System');

-- --------------------------------------------------------

--
-- Table structure for table `tbl_pgdipcourses`
--

CREATE TABLE IF NOT EXISTS `tbl_pgdipcourses` (
  `idpgdipcourses` bigint(20) NOT NULL AUTO_INCREMENT,
  `pgdip_coursename` varchar(255) NOT NULL,
  PRIMARY KEY (`idpgdipcourses`)
) ENGINE=InnoDB  DEFAULT CHARSET=latin1 AUTO_INCREMENT=1003 ;

--
-- Dumping data for table `tbl_pgdipcourses`
--

INSERT INTO `tbl_pgdipcourses` (`idpgdipcourses`, `pgdip_coursename`) VALUES
(1, 'Advanced Diploma in ASIC Design'),
(2, 'Advanced Diploma in Embedded Systems Software (ADEMS)'),
(3, 'Diploma in RTL Design and Verification (VLSI Front End)'),
(4, 'RTL Verification using System Verilog'),
(5, 'RTL Design using Verilog (Bridge Course for non VLSI Engineers)'),
(6, 'IC Layout design and optimization techniques (Full Custom Layout Design)'),
(7, 'Static Timing Analysis of VLSI Designs'),
(8, 'ASIC Physical Design (PD) for Deep Submicron process nodes'),
(9, 'Linux for VLSI Engineers'),
(999, 'Others'),
(1000, 'Advanced Diploma in ASIC Design - Physical Design'),
(1001, 'Advanced Diploma in ASIC Design - Full Custom'),
(1002, 'Advanced Diploma in ASIC Design - RTL Verification');

-- --------------------------------------------------------

--
-- Table structure for table `tbl_pgdipcoursesresumetypes`
--

CREATE TABLE IF NOT EXISTS `tbl_pgdipcoursesresumetypes` (
  `idpgdipcoursesresumetypes` bigint(20) NOT NULL AUTO_INCREMENT,
  `idpgdipcourses` bigint(20) NOT NULL,
  `idresumetypes` bigint(20) NOT NULL,
  PRIMARY KEY (`idpgdipcoursesresumetypes`)
) ENGINE=InnoDB  DEFAULT CHARSET=latin1 AUTO_INCREMENT=3 ;

--
-- Dumping data for table `tbl_pgdipcoursesresumetypes`
--

INSERT INTO `tbl_pgdipcoursesresumetypes` (`idpgdipcoursesresumetypes`, `idpgdipcourses`, `idresumetypes`) VALUES
(1, 1, 1),
(2, 1, 2);

-- --------------------------------------------------------

--
-- Table structure for table `tbl_recruitement`
--

CREATE TABLE IF NOT EXISTS `tbl_recruitement` (
  `idrecruitement` bigint(20) NOT NULL AUTO_INCREMENT,
  `recruitementposition` varchar(500) NOT NULL,
  `idrecruiter` bigint(20) NOT NULL,
  `approved` enum('Yes','No') NOT NULL,
  `status` enum('Open','Close') NOT NULL,
  `recruitementdate` date NOT NULL,
  `job_description` text NOT NULL,
  `job_title` text NOT NULL,
  `min_qualification` varchar(255) NOT NULL,
  `discipline` varchar(255) NOT NULL,
  `noofopening` varchar(10) DEFAULT NULL,
  `interviewdate` date DEFAULT NULL,
  `sslccutoff` varchar(10) DEFAULT NULL,
  `sslcpassoutyear` varchar(10) DEFAULT NULL,
  `puccutoff` varchar(10) DEFAULT NULL,
  `pucpassoutyear` varchar(10) DEFAULT NULL,
  `degcutoff` varchar(10) DEFAULT NULL,
  `degpassoutyearFrom` varchar(10) DEFAULT NULL,
  `pgcutoff` varchar(10) DEFAULT NULL,
  `pgpassoutyearFrom` varchar(10) DEFAULT NULL,
  `carryforward` varchar(10) DEFAULT NULL,
  `lossofoneyear` varchar(10) DEFAULT NULL,
  `suggestedreading` text,
  `venue` text,
  `writtentest` varchar(255) DEFAULT NULL,
  `internshipposition` varchar(10) DEFAULT NULL,
  `internshipduration` varchar(10) DEFAULT NULL,
  `regularposition` varchar(10) DEFAULT NULL,
  `agreementbond` varchar(10) DEFAULT NULL,
  `writtentestaptitude` varchar(255) DEFAULT NULL,
  `writtentesttechnical` varchar(255) DEFAULT NULL,
  `technicalinterview` varchar(255) DEFAULT NULL,
  `generalhrinterview` varchar(255) NOT NULL,
  `specificskill` text NOT NULL,
  `documentsrequired` text NOT NULL,
  `duringinternship` varchar(255) NOT NULL,
  `regularemployment` varchar(255) NOT NULL,
  `experience_type` varchar(250) DEFAULT NULL,
  `degpassoutyearTo` varchar(10) DEFAULT NULL,
  `pgpassoutyearTo` varchar(10) DEFAULT NULL,
  `domain_type` int(10) NOT NULL,
  `resume_type` varchar(20) DEFAULT NULL,
  `rvranking` varchar(20) DEFAULT NULL,
  `jobcode` varchar(20) DEFAULT NULL,
  `bondBreakageAmount` varchar(10) DEFAULT NULL,
  `years_of_Exp` varchar(10) DEFAULT NULL,
  `exp_no_of_openings` varchar(10) DEFAULT NULL,
  PRIMARY KEY (`idrecruitement`)
) ENGINE=InnoDB  DEFAULT CHARSET=latin1 AUTO_INCREMENT=8 ;

-- --------------------------------------------------------

--
-- Table structure for table `tbl_recruitementresumes`
--

CREATE TABLE IF NOT EXISTS `tbl_recruitementresumes` (
  `idrecruitementresumes` bigint(20) NOT NULL AUTO_INCREMENT,
  `idrecruitement` bigint(20) NOT NULL,
  `idstudent` bigint(20) NOT NULL,
  `review` text,
  `resume_shortlisted` varchar(10) DEFAULT NULL,
  `written_test` varchar(10) DEFAULT NULL,
  `first_round` varchar(10) DEFAULT NULL,
  `second_round` varchar(10) DEFAULT NULL,
  `third_round` varchar(10) DEFAULT NULL,
  PRIMARY KEY (`idrecruitementresumes`)
) ENGINE=InnoDB  DEFAULT CHARSET=latin1 AUTO_INCREMENT=13 ;

-- --------------------------------------------------------

--
-- Table structure for table `tbl_recruiter`
--

CREATE TABLE IF NOT EXISTS `tbl_recruiter` (
  `idrecruiter` int(11) NOT NULL AUTO_INCREMENT,
  `usename` varchar(255) NOT NULL,
  `password` varchar(255) NOT NULL,
  `email` varchar(50) NOT NULL,
  `company` varchar(255) NOT NULL,
  `address` text NOT NULL,
  `pin` varchar(50) NOT NULL,
  `city` varchar(200) DEFAULT NULL,
  `state` varchar(200) DEFAULT NULL,
  `country` varchar(200) DEFAULT NULL,
  `designation` varchar(255) NOT NULL,
  `std` varchar(255) NOT NULL,
  `contact` varchar(255) NOT NULL,
  `mobile` varchar(50) NOT NULL,
  `web_url` varchar(255) NOT NULL,
  `comp_desc` text NOT NULL,
  `industry` varchar(255) NOT NULL,
  `no_employes` varchar(255) NOT NULL,
  `status` varchar(10) DEFAULT 'Inactive',
  `registereddate` varchar(20) DEFAULT NULL,
  `Otherindustry` varchar(100) DEFAULT '0',
  PRIMARY KEY (`idrecruiter`)
) ENGINE=InnoDB  DEFAULT CHARSET=latin1 AUTO_INCREMENT=6 ;

-- --------------------------------------------------------

--
-- Table structure for table `tbl_resumekeywords`
--

CREATE TABLE IF NOT EXISTS `tbl_resumekeywords` (
  `idresumekeywords` bigint(20) NOT NULL AUTO_INCREMENT,
  `idresumetype` bigint(20) NOT NULL,
  `keywords` varchar(255) NOT NULL,
  PRIMARY KEY (`idresumekeywords`)
) ENGINE=InnoDB  DEFAULT CHARSET=latin1 AUTO_INCREMENT=171 ;

--
-- Dumping data for table `tbl_resumekeywords`
--

INSERT INTO `tbl_resumekeywords` (`idresumekeywords`, `idresumetype`, `keywords`) VALUES
(1, 2, 'Synthesizable RTL'),
(2, 2, 'Behaviour model'),
(3, 2, 'Gate level netlist'),
(4, 4, 'Clock skew'),
(5, 2, 'Design constraints'),
(6, 2, 'Optimization Constraints'),
(7, 3, 'Design rule check'),
(8, 2, 'Linting'),
(9, 2, 'Combinational looping'),
(10, 2, 'Resource Sharing'),
(11, 2, 'Logic Duplication'),
(12, 2, 'Variable duty cycle'),
(13, 2, 'Source synchronous interfaces\r\n'),
(14, 4, 'Timing Violations'),
(15, 2, 'Snake path'),
(16, 4, 'Multicycle paths'),
(17, 2, 'Pipelining'),
(18, 2, 'register balancing'),
(19, 2, 'register optimization'),
(20, 2, 'Glitch free designs'),
(21, 2, 'Glitch free FSMs'),
(22, 2, 'One-hot encoded FSM'),
(23, 2, 'Hardware inference for HDL'),
(24, 2, 'Hardware inference for HDL'),
(25, 2, 'Clock domain crossing'),
(26, 2, 'Universal cell'),
(27, 2, 'map and optimize'),
(28, 2, 'Cycle based and Event based simulation'),
(29, 2, 'Transaction Level Modelling'),
(30, 2, 'FIFO Depth'),
(31, 2, 'Contamination delay'),
(32, 2, 'Timing or combinational loops'),
(33, 3, 'Target Technology'),
(34, 3, 'Process Node'),
(35, 2, 'Altera/Xilinx FPGA'),
(36, 2, 'Architecture'),
(37, 2, 'Micro-architecture'),
(38, 2, 'Level Synchronizers'),
(39, 2, 'Edge Synchronizers'),
(40, 2, 'Latch based designs'),
(41, 2, 'DFT'),
(42, 2, 'Full scan'),
(43, 2, 'partial scan'),
(44, 2, 'Low power design'),
(45, 2, 'UPF'),
(46, 2, 'Multiple Power domains'),
(47, 2, 'Isolation  cells'),
(48, 2, 'Retaintion cells'),
(49, 2, 'level shifters'),
(50, 2, 'Design compiler'),
(51, 2, 'RTL compiler'),
(52, 2, 'Fault coverage'),
(53, 2, 'stuck at faults'),
(54, 2, 'Pre-Silicon'),
(55, 2, 'SystemVerilog'),
(56, 2, 'UVM'),
(57, 2, 'RTL design and verification'),
(58, 2, 'linux environment'),
(59, 2, 'problem solving'),
(60, 2, 'debugging'),
(61, 2, 'Test plan creation from Design Specification'),
(62, 2, 'Self-Checking Testbench'),
(63, 2, 'Code Coverage'),
(64, 2, 'Code Coverage'),
(65, 2, 'Functional Coverage'),
(66, 2, 'Constrained Randomization'),
(67, 2, 'Regressions'),
(68, 2, 'Random/Directed Testing Methodology and Corner Cases'),
(69, 2, 'Protocols'),
(70, 2, 'I2C/SPI/UART/FIFO/Ethernet/RAM/SDRAM-controller verification'),
(71, 2, 'IP block-level verification'),
(72, 2, 'latest tools to collect'),
(73, 2, 'Generator'),
(74, 2, 'Driver'),
(75, 2, 'Monitor'),
(76, 2, 'Scoreboard'),
(77, 2, 'Environment'),
(78, 2, 'Testbench'),
(79, 2, 'Top modules for different DUVs'),
(80, 2, 'Perl'),
(81, 2, 'Tcl/Tk'),
(82, 3, 'SRAM'),
(83, 3, 'architecture'),
(84, 3, 'layout area'),
(85, 3, 'route efficient layouts'),
(86, 3, 'parasitics'),
(87, 3, 'layout'),
(88, 3, 'dependent proximity'),
(89, 3, 'effects'),
(90, 3, 'wpe'),
(91, 3, 'lod'),
(92, 3, 'DFM'),
(93, 3, 'latch-up'),
(94, 3, 'metal density'),
(95, 2, 'technologys'),
(96, 3, 'mask layers'),
(97, 3, 'lvs'),
(98, 3, 'shorts'),
(99, 3, 'opens'),
(100, 3, 'property errors'),
(101, 3, 'device mismatch'),
(102, 3, 'linux'),
(103, 3, 'perl/tcl'),
(104, 3, 'DRC'),
(105, 3, 'LVS'),
(106, 3, 'centroid layout'),
(107, 3, 'matching techniques'),
(108, 3, 'transistor folding'),
(109, 3, 'well sharing'),
(110, 4, 'timing closure'),
(111, 4, 'aggressive timing'),
(112, 4, 'area budgets'),
(113, 4, 'OCV'),
(114, 4, 'MCMM'),
(115, 4, 'timing analysis of latches'),
(116, 4, 'CRPR'),
(117, 4, 'interpreting timing'),
(118, 4, 'reports'),
(119, 4, 'effects of clock skew on timing'),
(120, 4, 'fixing timing violations'),
(121, 4, 'signal integrity'),
(122, 4, 'high macro count'),
(123, 4, 'data flow diagram'),
(124, 4, 'IR drop'),
(125, 4, 'timing driven placement'),
(126, 4, 'analysis of timing paths'),
(127, 4, 'timing reports'),
(128, 4, 'fix setup'),
(129, 4, 'hold'),
(130, 4, 'slew'),
(131, 4, 'skew optimization'),
(132, 4, 'drc'),
(133, 4, 'lvs'),
(134, 4, 'LVS short isolation'),
(135, 4, 'softchecks'),
(136, 4, 'min/max local and global'),
(137, 4, 'density checks'),
(138, 4, 'DFM analysis'),
(139, 4, 'fix pre and post layout timing'),
(140, 4, 'SPEF'),
(141, 4, 'backannotation'),
(142, 4, 'synapsys RM flow'),
(143, 4, 'TCL'),
(144, 4, 'linux'),
(145, 4, 'Project description: technology node'),
(146, 4, 'macros'),
(147, 4, 'std cell count'),
(148, 4, 'clocks'),
(149, 4, 'clock frequency'),
(150, 4, 'drop budget'),
(151, 4, 'metals'),
(156, 4, 'Power plan'),
(157, 4, 'floor plan'),
(158, 4, 'Gate level netlist'),
(159, 4, 'Design rule check'),
(160, 2, 'assertions'),
(161, 2, 'Asic flow'),
(162, 3, 'Asic flow'),
(163, 4, 'Asic flow'),
(164, 4, 'STA'),
(165, 4, 'Floor planning'),
(166, 4, 'APR'),
(167, 4, 'CTS'),
(168, 3, 'CMOS'),
(169, 4, 'CMOS'),
(170, 4, 'EM analysis');

-- --------------------------------------------------------

--
-- Table structure for table `tbl_resumetypes`
--

CREATE TABLE IF NOT EXISTS `tbl_resumetypes` (
  `idresumetype` bigint(20) NOT NULL AUTO_INCREMENT,
  `resumetypename` varchar(255) DEFAULT NULL,
  PRIMARY KEY (`idresumetype`)
) ENGINE=InnoDB  DEFAULT CHARSET=latin1 AUTO_INCREMENT=5 ;

--
-- Dumping data for table `tbl_resumetypes`
--

INSERT INTO `tbl_resumetypes` (`idresumetype`, `resumetypename`) VALUES
(2, 'RTL Verification'),
(3, 'FC'),
(4, 'PD');

-- --------------------------------------------------------

--
-- Table structure for table `tbl_reviewstatus`
--

CREATE TABLE IF NOT EXISTS `tbl_reviewstatus` (
  `idreviewstatus` bigint(20) NOT NULL AUTO_INCREMENT,
  `reviewname` varchar(255) NOT NULL,
  PRIMARY KEY (`idreviewstatus`)
) ENGINE=InnoDB  DEFAULT CHARSET=latin1 AUTO_INCREMENT=15 ;

--
-- Dumping data for table `tbl_reviewstatus`
--

INSERT INTO `tbl_reviewstatus` (`idreviewstatus`, `reviewname`) VALUES
(1, 'Interested will buy application'),
(2, 'Application bought'),
(3, 'Reject'),
(4, 'Will get back in 2 or 3 days'),
(5, 'Need to think'),
(6, 'Not interested'),
(7, 'Interested but need to discuss with parents/friends'),
(8, 'Interested in next batch'),
(9, 'Financial problem'),
(10, 'RNR'),
(11, 'Switch off'),
(12, 'Out of Reach'),
(13, 'Paid Advance'),
(14, 'Will come to center to discuss');

-- --------------------------------------------------------

--
-- Table structure for table `tbl_rvstudent`
--

CREATE TABLE IF NOT EXISTS `tbl_rvstudent` (
  `idrvstudent` bigint(20) NOT NULL AUTO_INCREMENT,
  `name` varchar(255) DEFAULT NULL,
  `email` varchar(255) DEFAULT NULL,
  `phone` varchar(255) DEFAULT NULL,
  `councellortype` varchar(10) NOT NULL DEFAULT '1',
  `came_through` varchar(255) DEFAULT NULL,
  `sslc_passoutyear` varchar(10) DEFAULT NULL,
  `tenth_percentage` varchar(10) DEFAULT NULL,
  `deg_passoutyear` varchar(10) DEFAULT NULL,
  `deg_department` varchar(10) DEFAULT NULL,
  `deg_othercoursename` varchar(255) DEFAULT NULL,
  `hometown` varchar(150) DEFAULT NULL,
  `pgdip_coursename` varchar(10) DEFAULT NULL,
  `puc_passoutyear` varchar(10) DEFAULT NULL,
  `puc_percentage` varchar(10) DEFAULT NULL,
  `pg_passoutyear` varchar(255) DEFAULT NULL,
  `pg_department` varchar(25) DEFAULT NULL,
  `pg_othercoursename` varchar(255) DEFAULT NULL,
  `review_status` varchar(255) DEFAULT NULL,
  `othercourses` varchar(10) DEFAULT NULL,
  `other_coursename` varchar(255) DEFAULT NULL,
  `other_institutename` varchar(255) DEFAULT NULL,
  `other_courseduration` varchar(255) DEFAULT NULL,
  `primary_reason` varchar(255) DEFAULT NULL,
  `vlsi_rate` varchar(255) DEFAULT NULL,
  `joboffer` varchar(20) DEFAULT NULL,
  `timeduration` varchar(255) DEFAULT NULL,
  `embedded_rate` varchar(255) DEFAULT NULL,
  `income` varchar(255) DEFAULT NULL,
  `created_date` datetime DEFAULT NULL,
  `idcouncellor` bigint(20) NOT NULL,
  `deg_percentage` varchar(10) DEFAULT NULL,
  `pg_percentage` varchar(10) DEFAULT NULL,
  `deg_percentagetype` varchar(15) DEFAULT NULL,
  `pg_percentagetype` varchar(15) DEFAULT NULL,
  `be_seatquota` varchar(255) DEFAULT NULL,
  `be_attempt` varchar(255) DEFAULT NULL,
  `be_subject` varchar(255) DEFAULT NULL,
  `me_seatquota` varchar(255) DEFAULT NULL,
  `me_attempt` varchar(255) DEFAULT NULL,
  `me_subject` varchar(255) DEFAULT NULL,
  `interested_in` varchar(255) DEFAULT NULL,
  `vlsi_logic_design` varchar(255) DEFAULT NULL,
  `vlsi_transistor_theory` varchar(255) DEFAULT NULL,
  `vlsi_network_analysis` varchar(255) DEFAULT NULL,
  `vlsi_hdl` varchar(255) DEFAULT NULL,
  `embedded_C` varchar(255) DEFAULT NULL,
  `embedded_Linux` varchar(255) DEFAULT NULL,
  `embedded_RTOS` varchar(255) DEFAULT NULL,
  `embedded_Microcontroller` varchar(255) DEFAULT NULL,
  `education_gap` varchar(10) DEFAULT NULL,
  `education_gap_reason` varchar(255) DEFAULT NULL,
  `joboffer_company_name` varchar(255) DEFAULT NULL,
  `joboffer_joining_date` varchar(255) DEFAULT NULL,
  `joboffer_ctc` varchar(255) DEFAULT NULL,
  `expectingjob` varchar(10) DEFAULT NULL,
  `expecting_joboffer_company_name` varchar(255) DEFAULT NULL,
  `me_college_name` varchar(255) DEFAULT NULL,
  `me_university_name` varchar(255) DEFAULT NULL,
  `be_college_name` varchar(255) DEFAULT NULL,
  `be_university_name` text,
  `resume_type` varchar(50) DEFAULT NULL,
  `friendsname` varchar(255) DEFAULT NULL,
  `professor_name` varchar(255) DEFAULT NULL,
  `keywords` varchar(255) DEFAULT NULL,
  `weeks_spare` varchar(50) DEFAULT NULL,
  `studenttype` varchar(50) DEFAULT NULL,
  PRIMARY KEY (`idrvstudent`)
) ENGINE=InnoDB  DEFAULT CHARSET=latin1 AUTO_INCREMENT=452 ;

--
-- Dumping data for table `tbl_rvstudent`
--

INSERT INTO `tbl_rvstudent` (`idrvstudent`, `name`, `email`, `phone`, `councellortype`, `came_through`, `sslc_passoutyear`, `tenth_percentage`, `deg_passoutyear`, `deg_department`, `deg_othercoursename`, `hometown`, `pgdip_coursename`, `puc_passoutyear`, `puc_percentage`, `pg_passoutyear`, `pg_department`, `pg_othercoursename`, `review_status`, `othercourses`, `other_coursename`, `other_institutename`, `other_courseduration`, `primary_reason`, `vlsi_rate`, `joboffer`, `timeduration`, `embedded_rate`, `income`, `created_date`, `idcouncellor`, `deg_percentage`, `pg_percentage`, `deg_percentagetype`, `pg_percentagetype`, `be_seatquota`, `be_attempt`, `be_subject`, `me_seatquota`, `me_attempt`, `me_subject`, `interested_in`, `vlsi_logic_design`, `vlsi_transistor_theory`, `vlsi_network_analysis`, `vlsi_hdl`, `embedded_C`, `embedded_Linux`, `embedded_RTOS`, `embedded_Microcontroller`, `education_gap`, `education_gap_reason`, `joboffer_company_name`, `joboffer_joining_date`, `joboffer_ctc`, `expectingjob`, `expecting_joboffer_company_name`, `me_college_name`, `me_university_name`, `be_college_name`, `be_university_name`, `resume_type`, `friendsname`, `professor_name`, `keywords`, `weeks_spare`, `studenttype`) VALUES
(4, 'Rashmi', 'rashmi@gmail.com', '9944556622', '1', 'Friends', '2008', '65', '2014', '2', '', 'Bangalore', '1', '2010', '70', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Good but need help', 'No', 'Monday to Friday', 'Average', '3 to 5 Lack', NULL, 0, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(5, 'Veer Singh', 'veer.singh@gmail.com', '9998885500', '1', 'RV-VLSI-Alumini', '2009', '85 %', '2015', '3', '', 'Bangalore', '2', '2011', '75%', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Average', 'No', 'Monday to Friday', '', '3 to 5 Lack', NULL, 0, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(6, 'testing kiran', 'askiran123@gmail.com', '9538130954', '1', 'Website', '2015', '12', '2015', '1', '', 'Bangalore', '2', '2015', '12', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-06 14:15:27', 2, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(7, 'k sunil kumar', 'suneelkumarkola890@gmail.com', '8143626229', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-11 08:54:59', 3, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(8, 'testing shruthi', '', '9980087035', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-11 09:00:54', 1, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(9, 'Kiran ', 'askiran123@gmail.com', '9538130954', '1', 'Friends', '2013', '10', '2015', '1', '', 'Bangalore', '2', '2015', '10', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-11 13:06:37', 1, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(10, 'sairam', '', '8374247139', '1', 'Website', '2010', '82', '2015', '3', '', '', '2', '2013', '89', '', '', '', NULL, '', '', '', '', 'Job in core industry.', '', '', 'Monday to Friday', 'Good', 'less than 3 Lack', '2015-05-12 03:47:20', 3, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(11, 'Darshan R S', '', '9916790916', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-12 06:12:57', 3, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(12, 'ashish', '', '8888566712', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-12 06:16:35', 3, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(13, 'martina', 'martinarathna@yahoo.co.in', '9791722106', '1', 'Website', '2015', '', '2015', '1', '', 'coimbatore', '999', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-12 06:30:10', 3, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(14, 'samrat sen//aditya sen', 'samratsen2212@gmail.com', '8928113476//*9637708471', '1', 'Friend of Friend', '2005', '78', '2011', '2', '', 'pune', '1', '2007', '72', '2014', '8', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Good', 'No', 'Monday to Friday', '', 'greater than 5 Lack', '2015-05-12 06:49:30', 1, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(15, 'apoorva ', 'apoorva.aisiri8@gmail.com', '8147652868', '1', 'select', '2008', '97 ', '2014', '3', '', 'mysore', '5', '2010', '86', '', '', '', NULL, 'No', '', '', '', '', '', '', '', '', '', '2015-05-12 07:21:48', 2, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(16, 'MANOHAR', 'mail2manohartm@gmail.com', '8494846524', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-12 07:23:47', 3, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(17, '8281518129', 'rahulpgln@gmail.com', 'Rahul pg', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-12 07:24:41', 3, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(18, 'dilip shankar', 'dilipshankar.dilshan@gmail.com', '8970159738', '1', 'select', '2015', '', '2015', '1', '', '', '2', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-12 07:30:55', 2, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(19, 'Malgaunda Satyappa Konuri', 'konurims@gmail.com', '7588840183', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-12 07:37:06', 3, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(20, 'Radhika', 'radhikabgowda@gmail.com', '8050092449', '1', 'RV-VLSI-Alumini', '2015', '87.68', '2014', '1', '', 'Kolar', '2', '2015', '87', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Good but need help', 'No', 'Monday to Friday', 'Good but need help', '', '2015-05-12 07:47:26', 2, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(21, 'R ABHILASH', 'abhilashravikumar08@gmail.com', '9945243211', '1', 'Friends', '2009', '90.56 ', '2015', '2', '', 'bangalore', '1', '2011', '84', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Good but need help', 'Yes (Non Core Job)', 'Monday to Friday', '', 'greater than 5 Lack', '2015-05-12 07:48:48', 2, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(22, 'anurag prabhakar', 'anuragprabhakar2010@gmail.com', '8357850838', '1', 'Friends', '2009', '85 ', '2015', '1', '', '', '1', '2011', '68', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-12 07:51:27', 3, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(23, 'Gowthaman', 'gowthaman.an@gmail.com', '9715994247', '1', 'Website', '2009', '78', '2015', '2', '', 'Tamil Nadu', '2', '2012', '84', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', '', 'No', 'Monday to Friday', 'Excellent', 'less than 3 Lack', '2015-05-13 01:59:38', 1, '60', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(24, 'Pramod kathar', 'Pramod.kathar1@gmail.com', '9970510706', '1', 'Website', '2006', '84.26', '2015', '999', '', 'Maharastra', '1', '2010', '75', '', '', '', NULL, 'Yes', 'PLC program', 'Indugerman coonroon', '3 months', 'Job in core industry.', 'Average', 'No', 'Monday to Friday', '', '', '2015-05-13 02:14:27', 2, '61.26', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(25, 'Revanthsrinivas', 'revanthsrinivas7@gmail.com', '9701119722', '1', 'select', '2015', '', '2015', '1', '', '', '2', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-13 02:16:26', 2, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(26, 'Chandan joshi', 'chandan@citabu.ac.in', '7615081381', '1', 'Website', '2002', '76', '2008', '2', '', 'Rajasthan', '1', '2004', '87', '2014', '6', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Good', 'No', 'Monday to Friday', '', '3 to 5 Lack', '2015-05-13 02:44:12', 2, '73', '80', 'Percentage', 'Percentage', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(27, 'Imran', '8055imran@gmail.com', '9492428055', '1', 'Website', '2015', '', '2015', '1', '', 'hyderbadh', '2', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-13 07:34:25', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(28, 'sagar bhoyar', '', '8975986367', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-13 07:43:14', 2, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(29, 'YASH SAXENA', '', '9406580764', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-13 07:48:01', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(30, 'SAI KRISHNA', 'saiviraat@gmail.com', '8125413020', '1', 'Website', '2009', '86', '2015', '2', '', '', '1', '2011', '88', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Average', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-05-13 07:55:02', 3, 'upto 7th 7', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(31, 'ruchi sharma', 'sharma774@gmail.com', '9700201620', '1', 'Website', '2006', '85.5', '2012', '1', '', 'hyderbadh', '1', '2008', '76', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-13 08:29:20', 3, '74.8', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(32, 'harikumar annadasu', 'hari402kumar@gmail.com', '9849669296', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-14 03:01:44', 2, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(33, 'Ganipisetty Srinivasa Rao', '"targetcompanies@gmail.com ganipisetty.2020@gmail.com', '', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-15 01:48:08', 1, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(34, 'Ganipisetty Srinivasa Rao', '"targetcompanies@gmail.com ganipisetty.2020@gmail.com"', '8822599450', '1', 'Website', '2006', '86', '2012', '2', '', 'Assam', '1', '2008', '97.6', '2015', '6', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Good', 'Yes (Non Core Job)', 'Monday to Friday', '', '', '2015-05-15 02:04:43', 2, '75', '86', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(35, 'NAVNEET AHUJA', 'navihaHuja2323@gmail.com', '7024451208', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-15 03:12:35', 2, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(36, 'brijesh', 'brijeshchandrala@gma', '8553155451', '1', 'Website', '2006', '79', '2012', '1', '', 'gujrat', '1', '2008', '', '2014', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-15 04:55:31', 2, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(37, 'sai', '', '9739740638', '1', 'select', '2015', '', '2015', '1', '', '', '999', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-15 05:07:56', 1, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(38, 'Anupreksha Mishra', '', '9685443485', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-15 05:42:20', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(39, 'uppuluri nagasubbarao', 'nnani138@gmail.com', '7396866740', '1', 'Friends', '2009', '70', '2015', '2', '', 'vishakpatnam', '1', '2011', '79', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Excellent', 'No', 'Monday to Friday', '', '3 to 5 Lack', '2015-05-15 06:12:30', 2, '65', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(40, 'sujatha', '', '9677035001', '1', 'Friends', '2006', '63', '2012', '3', '', 'chennai', '1', '2008', '67', '2014', '', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Average', 'No', 'Monday to Friday', '', '', '2015-05-15 07:17:55', 3, '76', '78', 'Percentage', 'Percentage', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(41, 'Rishav Bhardwaj', 'rishavb45@gmail.com', '8553387148', '1', 'Website', '2008', '63', '2014', '3', '', 'ranchi ', '1', '2010', '71.2', '', '', '', NULL, 'Yes', 'plc and scada', 'soffon ', '6months', '', 'Average', 'No', '', '', '', '2015-05-15 07:34:32', 3, '72', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(42, 'Bhaskar', 'bhaskarv44@gmail.com', '9449351510', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-15 08:08:18', 2, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(43, 'phani kumar', 'kumar.saiphani11@gmail.com', '9700852029', '1', 'select', '2008', '81', '2014', '2', '', 'hyderbadh', '1', '2010', '68', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Average', 'No', 'Monday to Friday', '', 'greater than 5 Lack', '2015-05-15 08:28:18', 1, '64', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(44, 'Srikanth', 'srikanthgaddam495@gmail.com', '8904109332', '1', 'Website', '2006', '83', '2012', '2', '', 'Madivala', '1', '2008', '75.9', '2014', '6', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Good', 'No', 'Monday to Friday', '', '', '2015-05-18 00:35:08', 2, '64', '64', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(45, 'Ragav', 'ragav2k@gmail.com', '9087730888', '1', 'Website', '2004', '91', '2010', '2', '', 'BTM Layout', '1', '2006', '95', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Good', 'No', 'Monday to Friday', '', '', '2015-05-18 01:36:37', 2, '9.1', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(46, 'akshat negi', 'negiakshat340@gmail.com', '7354444790', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-18 01:37:58', 1, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(47, 'swanand', 'scsapre@gmail.com', '8080613642', '1', 'Website', '2009', '92', '2015', '999', 'Electronics', 'Maharastra', '1', '2011', '86', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Good', 'Yes (Non Core Job)', 'Monday to Friday', '', '', '2015-05-18 02:05:39', 2, '67', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(48, 'sneha', 'sneha.tutika@hotmail.com', '9560742707', '1', 'select', '2015', '', '2015', '1', '', '', '8', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-18 02:08:12', 2, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(49, 'PRADYOT KUMAR NAYAK', 'pradyot.nayak@gmail.com', '8763312088', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-18 02:14:08', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(50, 'manikandan chelliah', 'manikandan.vlsi13@gmail.com', '9884494034', '1', 'select', '2015', '', '2015', '1', '', '', '8', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-18 02:16:11', 2, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(51, 'balu', 'balki704@gmail.com', '9676200294', '1', 'Friends', '1999', '55', '2006', '2', '', 'hyderbadh', '1', '2002', '73.4', '2011', '8', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Average', '', 'Monday to Friday', '', '', '2015-05-18 02:28:20', 3, '59.8', '64', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(52, 'jolly', 'jolly2k7fame1@gmail.com', '9958112364', '1', 'Website', '1998', '71', '2004', '2', '', 'Noida', '1', '2000', '73.6', '2007', '6', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Average', 'No', 'Monday to Friday', '', '', '2015-05-18 02:33:17', 2, '64.4', '70', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(53, 'Rohit Mankotia', 'rohitmankotia@yahoo.com', '7022209795', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-18 02:33:24', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(54, 'Abhishek Kargawal', 'kargawal.abhishek@gmail.com', '8553895590', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-18 02:35:36', 2, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(55, 'veera narayana', 'a.v.narayana7893654987@gmail.com', '7893654987', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-18 02:37:15', 2, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(56, 'Poornima Nagesh B', 'poornimanagesh.b@gmail.com', '8553818960', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-18 02:38:28', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(57, 'NAWAZ SAHFI', 'sikender.nawaz@rediffmail.com', '9873728565', '1', 'select', '2015', '', '2015', '1', '', '', '7', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-18 02:38:55', 2, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(58, 'M V SARAT KUMAR', 'mvsaratkumar7594@gmail.com', '9000127975', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-18 02:41:26', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(59, 'pavani', 'pavani928@gmail.com', '8050184844', '1', 'Friends', '2005', '90', '2011', '3', '', '', '1', '2007', '92', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Average', 'No', 'Monday to Friday', '', 'greater than 5 Lack', '2015-05-18 04:00:26', 3, '76', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(60, 'SUDHANSHU DUBEY', 'dubeysudhanshu7@gmail.com', '7860542293', '1', 'Website', '2015', '', '2008', '2', '', '', '1', '2015', '', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Average', 'No', '', '', '', '2015-05-18 04:13:12', 3, '66.26', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(61, 'ABHISHEK SENAPATY', 'abhisheksenapaty@gmail.com', '8984190494', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-18 04:16:36', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(62, 'ankush sharma', 'ankush.sharma0307@gmail.com', '9754512203', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-18 04:29:25', 2, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(63, 'vijayendra pujari', 'vijayeendra@gmail.com', '9611448574', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-18 04:40:10', 2, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(64, 'ABHISHEK SENAPATY', 'senapaty2@gmail.com', '7504911457', '1', 'Friends', '2009', '54', '2015', '2', '', 'odissa', '4', '2011', '58.3', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', '', '', 'Monday to Friday', '', '', '2015-05-18 04:41:07', 3, '7.4', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(65, 'SWETHA MALLOJU', 'srikar.swetha@gmail.com', '9493202468', '1', 'Friends', '2007', '93.67', '2013', '2', '', 'vishakapatnam', '1', '2009', '95.90', '', '8', '', NULL, 'No', '', '', '', 'Job in core industry', '', '', 'Monday to Friday', '', '', '2015-07-31 19:12:15', 2, '88.10', '', '', '', 'Merit', 'Single', '', 'Merit', '', '', 'VLSI', 'Good', 'Good', 'Excellent', 'Average', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', 'ANITS, VISHAKAPATNAM', 'Andhra university', NULL, '          ', '', '', '24', 'Experience'),
(66, 'Madhu(phone)', 'mahidhernaidu2010@gmail.com', '9666010074', '1', 'Friends', '2008', '70', '2015', '2', '', 'ANATHPUR ', '4', '2011', '93', '', '', '', NULL, '', '', '', '', 'Job in core industry.', 'Excellent', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-05-18 04:49:09', 3, '74', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(67, 'Abhinav', 'abhinav91nav@gmail.com', '9849513525', '1', 'Website', '2007', '85.6', '2013', '2', '', 'Vijayawada', '1', '2009', '91.4', '2015', '6', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Average', 'Yes (Core Job)', 'Monday to Friday', '', '', '2015-05-18 04:57:40', 2, '83.76', '8.58', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(68, 'panchajanya', 'panchajanya', '7893450198', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-18 07:00:25', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(69, 'Gnagaseeta', 'nagaseeta.89@gmail.com', '8197722057', '1', 'Friends', '2005', '65', '2011', '2', '', 'bangalore', '1', '2007', '87.9', '2014', '8', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Good', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-05-18 07:09:40', 3, '80.28', '78.14', 'Percentage', 'Percentage', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(70, 'Agnel', 'agnelsecretemperor31@gmail.com', '9789260437', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-18 07:15:37', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(71, 'Masooma Fatima', 'fatimamasooma@yahoo.com', '8801698138', '1', 'Website', '2015', '', '2015', '1', '', 'hyderbadh', '2', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-18 07:26:29', 1, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(72, 'Mani Bhusan Maharana', 'manibhusanmaharana007@gmail.com', '7846091158', '1', 'Friend of Friend', '2015', '', '2015', '1', '', 'odissa', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-18 07:47:39', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(73, 'amulya', 'miho.shekhar@gmail.com', '9663304557', '1', 'select', '2015', '', '2015', '1', '', '', '5', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-19 00:20:11', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(74, 'vinodkumar', 'Mvkumar465@gmail.com', '9014640210', '1', 'Website', '2009', '75', '2015', '1', '', 'andhra pradesh', '1', '2011', '92.7', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Good', 'Yes (Non Core Job)', 'Monday to Friday', '', 'less than 3 Lack', '2015-05-19 00:35:00', 3, '69.13', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(75, 'srijan  priya upadhyay', 'srijan.dduelec@gmail.com', '9643604691', '1', 'select', '2015', '', '2015', '1', '', '', '2', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-19 03:44:59', 2, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(76, 'Anjitha', 'anj7575@yahoo.co.in', '8971671581', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-19 03:57:39', 2, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(77, 'vishwanath', 'vishwanath254@gmail.com', '9096541035', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-19 04:00:52', 2, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(78, 'asha', 'chavaashachowdary@gmail.com', '9553071673', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-19 04:03:02', 2, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(79, 'Karthik M', 'karthik.raj016@gmail.com', '8970710013', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-19 04:13:03', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(80, 'SHIVAKUMAR', 'gulishivakumar@5gamil.com', '9440027498', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-19 04:18:40', 1, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(81, 'Manjunath B H', 'manjubh.33@gmail.com', '8762391167', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-19 04:19:38', 2, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(82, 'A santosh', 'adepu.santosh@gmail.com', '8897427204', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-19 04:21:23', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(83, 'irfan', 'irfanahmed411@gmail.com', '9502364829', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-19 04:36:36', 1, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(84, 'PRAMOD', 'pramod0893@gmail.com', '9845266092', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-19 06:02:11', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(85, 'Animesh Nandy', 'nandyanimesh@yahoo.com', '9681597835', '1', 'Website', '2015', '88.8', '2012', '2', '', '', '1', '2015', '82.8', '2015', '6', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Good', 'No', 'Monday to Friday', '', '', '2015-05-19 06:37:26', 2, '8.9', '8.92', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(86, 'ravi kumar', 'ravikumr.bolineni@gmail.com', '8096498477', '1', 'Friends', '2015', '60', '2015', '2', '', 'hyderbadh', '3', '2015', '93.7', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Good', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-05-19 07:53:52', 3, '76', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(87, 'arun bhandari', 'bhandariarunkumar60@gmail.com', '9790799488', '1', 'Friends', '2015', '88', '2013', '2', '', 'hyderbadh', '1', '2015', '90', '2015', '8', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Average', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-05-19 08:04:10', 3, '71', '6.5', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(88, 'Pooja HS', 'Poojahs161@gmail.com', '7760926444', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-19 08:07:00', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(89, 'sharath sogi', 'sharathsogi@gmail.com', '9916258827', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-19 08:14:31', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(90, 'Anupa Dessai', 'dessaianupa@gmail.com', '9538348812', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-19 08:16:02', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(91, 'sonali Gonjare', 'sonaligonjare@gmail.com', '8421330487', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-19 08:17:42', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(92, 'Kesava', 'kesava.dwh10@gmail.com', '9916188844', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-19 08:30:12', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(93, 'Sai Kiran', 'saikiran.pujala@gmal.com', '9581120538', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-19 08:34:56', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(94, 'vijayeendra pujari', 'vijayendra24@gmail.com', '9611448674', '1', 'Friends', '2015', '55', '2014', '2', '', 'jamkandi', '2', '2015', '40', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', '', '', '', 'Good', 'less than 3 Lack', '2015-05-19 08:43:23', 3, '52', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(95, 'Padmasree', 'padmasree1377@gmail.com', '7093149946', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-19 08:44:02', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(96, 'UNNIKRISHNAN KOCHAPILLIL', '', '9916418884', '1', 'Website', '2015', '', '2015', '1', '', '', '7', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-19 08:49:40', 2, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(97, 'Akshat Negi', 'negiakshat340@gmail.', '9844711771', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-19 08:51:51', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(98, 'nidhi', '', '9999559497', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-19 09:22:13', 1, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(99, 'prafulla kumar', 'prafulla93ethane@gmail.com', '8871956402', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-20 02:34:27', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(100, 'Shahabaj Alam', 'alamshahabaj944@gmail.com', '9441700396', '1', 'Website', '2015', '85', '2015', '2', '', 'ANATHPUR ', '1', '2015', '86.5', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Average', 'No', 'Monday to Friday', '', '3 to 5 Lack', '2015-05-20 02:42:17', 3, '64.5', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(101, 'ritu', 'ritss04@gmail.com', '7259882288', '1', 'Friends', '2015', '67', '2013', '2', '', 'bangalore', '1', '2015', '70', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Average', 'No', 'Monday to Friday', '', '3 to 5 Lack', '2015-05-20 02:54:53', 3, '73.3', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(102, 'jay kumar sah', 'jaykumarsah47@yahoo.com', '9738454601', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-20 03:00:48', 2, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(103, 'CHANDRA VIR SINGH', 'chandravirsingh01@gmail.com', '9663819281', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-20 03:02:56', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(104, 'Priyesh Priyadarshi', 'priyadarshipriyesh00@gmail.com', '9584271609', '1', 'Friends', '2015', '90.8', '2015', '2', '', 'indore', '1', '2015', '73', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Good', '', 'Monday to Friday', '', 'less than 3 Lack', '2015-05-20 04:43:12', 3, '73', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(105, 'Manu K C', 'manukc202@gmail.com', '9591308113', '1', 'Website', '2002', '87.84', '2008', '2', '', 'Banaswadi', '8', '2004', '83', '2011', '6', '', NULL, 'No', '', '', '', '', '', '', '', '', '', '2015-05-20 05:31:11', 2, '69.86', '7.71', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(106, 'UMANG', 'umangchheda72@gmail.com', '7259990325', '1', 'Website', '2009', '84', '2015', '3', '', 'Hubli', '2', '2011', '77', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', '', 'No', 'Monday to Friday', 'Good', '', '2015-05-20 05:42:56', 2, '65', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(107, 'karri yadagiri', 'yadagiri.karri@gmail.com', '8984146166', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-20 05:49:30', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(108, '', 'subodh498@gmail.com', '8096078050', '1', 'Friends', '2015', '84.75', '2015', '2', '', 'nepal', '3', '2015', '68.8', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Average', 'Yes (Non Core Job)', 'Monday to Friday', '', '3 to 5 Lack', '2015-05-20 06:22:49', 3, '75', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(109, 'Bhagyalaxmi Sahoo', 'bhagyalaxmi.sahoo@suiit.ac.in', '9658507491', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-21 00:59:53', 2, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(110, 'jenil jain', 'jeniljain1008@gmail.com', '8237811205', '1', 'Website', '2007', '80.30', '2013', '2', '', 'Nagpur', '3', '2009', '76.50', '2015', '6', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Good', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-05-21 01:09:11', 2, '72.13', '79', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL);
INSERT INTO `tbl_rvstudent` (`idrvstudent`, `name`, `email`, `phone`, `councellortype`, `came_through`, `sslc_passoutyear`, `tenth_percentage`, `deg_passoutyear`, `deg_department`, `deg_othercoursename`, `hometown`, `pgdip_coursename`, `puc_passoutyear`, `puc_percentage`, `pg_passoutyear`, `pg_department`, `pg_othercoursename`, `review_status`, `othercourses`, `other_coursename`, `other_institutename`, `other_courseduration`, `primary_reason`, `vlsi_rate`, `joboffer`, `timeduration`, `embedded_rate`, `income`, `created_date`, `idcouncellor`, `deg_percentage`, `pg_percentage`, `deg_percentagetype`, `pg_percentagetype`, `be_seatquota`, `be_attempt`, `be_subject`, `me_seatquota`, `me_attempt`, `me_subject`, `interested_in`, `vlsi_logic_design`, `vlsi_transistor_theory`, `vlsi_network_analysis`, `vlsi_hdl`, `embedded_C`, `embedded_Linux`, `embedded_RTOS`, `embedded_Microcontroller`, `education_gap`, `education_gap_reason`, `joboffer_company_name`, `joboffer_joining_date`, `joboffer_ctc`, `expectingjob`, `expecting_joboffer_company_name`, `me_college_name`, `me_university_name`, `be_college_name`, `be_university_name`, `resume_type`, `friendsname`, `professor_name`, `keywords`, `weeks_spare`, `studenttype`) VALUES
(111, 'sneha runwal', 'sneharunwal.ec@gmail.com', '8792201128', '1', 'Friends', '2006', '74', '2013', '2', '', 'Bijapur', '4', '2008', '75', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Good but need help', 'No', 'Monday to Friday', '', '', '2015-05-21 02:08:18', 2, '82', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(112, 'Sampath', 'sedisampath@gmail.com', '9700764629', '1', 'Friends', '2015', '90.01', '2014', '1', '', 'hyderbadh', '1', '2015', '93', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Good', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-05-21 03:48:33', 3, '77.30', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(113, 'thushar', 'thusharshaik@gmail.com', '9666345463', '1', 'College Professor', '2015', '88', '2014', '2', '', 'andhra pradesh', '4', '2015', '96.5', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-22 03:11:54', 1, '86', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(114, 'yona', 'peddhi.yona@gmail.com', '9700036024', '1', 'Website', '2008', '77', '2014', '2', '', 'Hyb', '1', '2011', '69.57', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Good', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-05-22 03:45:50', 2, '55', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(115, 'Md Imam Hussain', 'mdimamhussain2011@gmail.com', '9716247239', '1', 'Website', '2007', '66.4', '2014', '2', '', 'Delhi', '3', '2009', '68.2', '', '', '', NULL, 'Yes', 'VLSI Desgin', 'Tevatron Technologies Pvt Ltd, Noida', '6 months', 'Job in core industry.', 'Good', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-05-22 07:00:20', 2, '80', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(116, 'Durga Prasad', 'dprasad019@gmail.com', '7204499116', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-22 07:34:38', 1, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(117, 'sangram nayak', 'sangram053@gmail.com', '8286373351', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-22 07:36:09', 2, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(118, 'manikumar', 'mn20425@gmail.com', '7386856259', '1', 'Friends', '2015', '87', '2014', '2', '', 'guntur', '3', '2015', '88.7', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Average', 'No', 'Monday to Friday', '', '', '2015-05-27 09:40:24', 3, '67', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(119, 'M.Muralidhar gowd', 'muralidhar474@gmail.com', '9573447033', '1', 'Friends', '2015', '74', '2014', '2', '', 'andhra pradesh', '1', '2015', '72', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Good', 'No', 'Monday to Friday', '', '3 to 5 Lack', '2015-05-28 09:07:16', 3, '63', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(120, 'tantravahi sai venkatesh', '', '9553356612', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-28 09:08:18', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(121, 'sachin banugariya', '', '9913802937', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-28 09:12:34', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(122, 'krishna varun', 'varunkrishna472@gmail.com', '9700225542', '1', 'Website', '2015', '58', '2014', '2', '', 'hyderbadh', '2', '2015', '70', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', '', 'No', 'Monday to Friday', 'Good', '3 to 5 Lack', '2015-05-29 03:41:02', 3, '58', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(123, 'vivek', 'vvkkmr266@gmail.com', '7047133605', '1', 'Website', '2015', '', '2015', '1', '', 'bhopal', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-29 04:26:55', 1, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(124, 'MONSOOR ALAM CHOUDHURY', 'monsoorch@gmail.com', '8088103905', '1', 'Friends', '2015', '', '2015', '1', '', 'bangalore', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-05-29 06:24:33', 2, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(125, 'VIJAYTHILLAN', 'vijay_thillan@yahoo.co.in', '8056086861', '1', 'Website', '2015', '70', '2007', '1', '', 'chennai', '3', '2015', '72', '2014', '', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Excellent', '', 'Monday to Friday', '', 'less than 3 Lack', '2015-05-29 06:51:31', 3, '61', '8.01', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(126, 'krishna varun', 'varunkrishna472@gmail.com', '9700225542', '1', 'Website', '2015', '75', '2014', '2', '', 'hyderbadh', '2', '2015', '70', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', '', 'No', 'Monday to Friday', 'Good', '', '2015-06-01 05:50:03', 3, '60', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(127, 'Sreeraj', 'sreerajps000@gmail.com', '9400484343', '1', 'Website', '2015', '94', '2014', '1', '', 'kerala', '999', '2015', '75', '', '', '', NULL, 'Yes', 'SHORT TERM COURSE ON EMBEDDED FOR 2MONTHS', 'SMEC AUTOMATION', '2MONTHS', 'Job in core industry.', 'Good', '', '', '', '', '2015-06-01 06:11:41', 3, '6.6', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(128, 'T ANUSHA', 'anusha.reddy2193@gmail.com', '8179886920', '1', 'select', '2009', '80', '2015', '2', '', 'Warangal', '2', '2011', '83.7', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', '', 'No', 'Monday to Friday', 'Average', '', '2015-06-01 07:21:16', 2, '67', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(129, 'Srikar Datta', 'srikdatta@gmail.com', '9000585721', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-02 05:10:04', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(130, 'Greeshma', 'gkk891@gmail.com', '9742383047', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-02 05:22:31', 2, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(131, 'sathya', 'sathyanrav@gmail.com', '9845076710', '1', 'Friends', '2015', '', '2005', '2', '', '', '5', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-02 05:24:44', 3, '67', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(132, 'srikanth-FS', 'sreekanthsagar9@gmail.com', '8885148169', '1', 'Website', '2007', '86', '2013', '2', '', 'hyderbadh', '3', '2009', '90', '2015', '8', '', NULL, 'No', '', '', '', 'Job in core industry.', '', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-06-02 05:45:12', 3, '75', 'persuing', 'Percentage', 'Percentage', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(133, 'BASAVRAJ KULALI', 'basavarajck@gmail.com', '9620395838', '1', 'Website', '2003', '80.32', '2010', '2', '', 'Belgaum', '1', '2005', '57', '2014', '', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Average', 'Yes', 'Monday to Friday', '', '', '2015-06-02 05:47:34', 2, '54', '79', 'Percentage', 'Percentage', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(134, 'SHALABH SHANKHDHAR', 'shankhdharshalabh@gmail.com', '9758004461', '1', 'Website', '2015', '74', '2015', '1', '', 'uttar pradesh', '3', '2015', '67', '', '', '', NULL, 'Yes', 'vhdl institute ', 'cetpa infotech pvt ltd', '1month', 'Job in core industry.', 'Good', 'No', 'Monday to Friday', '', '', '2015-06-02 06:11:49', 3, '71', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(135, 'mohammed Sherjil', 'mdsam92@gmail.com', '7848896245', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-02 06:18:29', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(136, 'NEDURU PURNA CHANDER', 'nedurupurnachander556@gmail.com', '9550872650', '1', 'Website', '2009', '92', '2015', '2', '', 'warrangal', '3', '2011', '87.8', '', '', '', NULL, 'No', '', '', '', 'Higher studies Abroad', 'Good', '', '', '', '', '2015-06-02 06:34:25', 3, '75', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(137, 'Aditya C', 'adi.rv93@gmail.com', '7760122806', '1', 'Friends', '2015', '88', '2015', '10', '', 'bangalore', '3', '2015', '88', '', '', '', NULL, 'No', '', '', '', '', '', '', '', '', '', '2015-06-02 07:00:07', 3, '8.84', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(138, 'Dharam Madhu', 'madhudharam914@gmail.com', '9963737869', '1', 'Friends', '2015', '87.4', '2015', '2', '', 'nelagonda', '2', '2015', '91', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', '', '', 'Monday to Friday', 'Good', 'less than 3 Lack', '2015-06-02 07:12:07', 3, '66', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(139, 'Abhijith Kumar N R', 'Abhijith533@gmail.com', '9964412431', '1', 'Website', '2015', '83', '2015', '2', '', 'mandya', '3', '2015', '79', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Average', 'Yes', 'Monday to Friday', '', '3 to 5 Lack', '2015-06-02 07:33:37', 3, '74', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(140, 'GAUTHAM A K', 'gautham0323@gmail.com', '7200669095', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-02 07:45:47', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(141, 'Supriya', 'supriyasethi000@gmail.com', '8984158302', '1', 'Website', '2009', '70', '2015', '7', '', 'Odissa', '2', '2011', '60', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Average', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-06-02 07:49:09', 2, '65', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(142, 'Ajit bhanudas tupe', 'ajittupe143@gmail.com', '9028420306', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-02 07:50:10', 1, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(143, 'Shobha', 'saisobha94@gmail.com', '9441200084', '1', 'Website', '2009', '88', '2015', '2', '', 'Electronic city', '4', '2011', '92', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Good', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-06-02 08:04:01', 2, '76', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(144, 'vamsi', 'potukuchivamsi@gmail.com', '8019241899', '1', 'Friends', '2015', '78', '2014', '2', '', 'hyderbadh', '1', '2015', '89', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Excellent', '', 'Monday to Friday', '', 'less than 3 Lack', '2015-06-02 08:59:39', 3, '72', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(145, 'veerareddy', 'veerareddy1435@gmail.com', '8464004260', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-02 09:02:30', 1, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(146, 'virendra kumar sahu', 'vsvirendrasahu@gmail.com', '9644720936', '1', 'select', '2015', '84', '2015', '10', '', 'chattigarh', '2', '2015', '69', '', '', '', NULL, 'No', '', '', '', '', '', 'No', 'Monday to Friday', 'Good', '', '2015-06-02 09:23:36', 3, '68.25', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(147, 'AMIT DEWANGAN', 'amitdewangan98@gmail.com', '8962605342', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-02 09:24:53', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(148, 'shivanand shettennavar', 'shiv.smd34@gmail.com', '9880656390', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-02 09:31:05', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(149, 'Anup kumar', 'anupkumar.v.j@gmail.com', '9738936529', '1', 'select', '2015', '84.32 ', '2012', '2', '', 'gulbarga', '2', '2015', '73', '2014', '8', '', NULL, 'No', '', '', '', 'Job in core industry.', '', 'No', 'Monday to Friday', 'Good', '', '2015-06-02 09:39:42', 3, '66', '67', 'Percentage', 'Percentage', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(150, 'Pravin Gupta', 'guptapravin007@gmail.com', '9021176375', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-02 09:41:51', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(151, 'satish', 'satishmishraavit@gmail.com', '7024978196', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-02 09:43:58', 1, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(152, 'Nisha', 'nishal5686@gmail.com', '8971909605', '1', 'Website', '2015', '85', '2008', '2', '', 'bangalore', '1', '2015', '70', '2010', '6', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Good', '', '', '', '', '2015-06-02 09:52:07', 1, '60', '7.8', 'Percentage', 'Percentage', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(153, 'SATTENAPALLI SRINIVASA MURTY', 'srinivasavaas@gmail.com', '7095920618', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-02 09:54:46', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(154, 'NIRANJAN KUMAR MJ', 'smartnranjan@gmail.com', '9944357508', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-02 09:56:29', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(155, 'girija', 'girijavlsi@gmail.com', '8867848033', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-02 09:57:52', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(156, 'skanda', 'skandapadyana@gmail.com', '8762361698', '1', 'Website', '2008', '84', '2013', '999', 'BSc-PCM', 'Contorment', '3', '2010', '67', '2015', '999', 'Msc-Physics', NULL, 'No', '', '', '', 'Job in core industry.', 'Good', 'No', 'Monday to Friday', '', '3 to 5 Lack', '2015-06-03 02:04:29', 2, '74', '60', 'Percentage', 'Percentage', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(157, '', '"mkchepuru@gmail.com manuchepuru@gmail.com"', '9700953206', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-03 02:06:02', 1, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(158, 'manoj', '"mkchepuru@gmail.com manuchepuru@gmail.com"', '9700953206', '1', 'Friends', '2015', '76', '2011', '1', '', 'AP', '1', '2015', '88', '2014', '6', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-03 02:09:54', 2, '63.7', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(159, 'manukumar', 'manat703@gmail.com', '"9739875873 9739800000"', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-03 02:30:40', 2, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(160, 'nirmala', 'nirmala.ns4@gmail.com', '9618431427', '1', 'Friends', '2007', '81', '2013', '2', '', 'Ananthapur', '3', '2010', '90', '2015', '6', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Good', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-06-03 02:44:51', 2, '8.23', '82', 'CGPA', 'Percentage', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(161, 'Potti SureshKumar', 'sureshpotti9@gmail.com', '9492758145', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-03 02:48:52', 2, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(162, 'Prasad Vaidya', 'prasadvaidya99@gmail.com', '9604425975', '1', 'Website', '2009', '89.69', '2015', '10', '', 'Nagapur', '4', '2011', '72.67', '', '', '', NULL, 'Yes', 'Embedded Course', 'Textra Pvt Ltd, in Nagapur', '1.5 months', 'Job in core industry.', 'Good', 'No', 'Monday to Friday', '', 'greater than 5 Lack', '2015-06-03 03:10:34', 2, '80.30', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(163, 'vamsi gopala krishna', 'vamsiramayanapu@gmail.com', '8019279899', '1', 'Website', '2015', '71', '2013', '2', '', 'rajamandari', '3', '2015', '73.3', '2015', '8', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Average', '', 'Monday to Friday', '', '3 to 5 Lack', '2015-06-03 03:46:54', 1, '61', '70', 'Percentage', 'Percentage', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(164, 'venu gopal', 'venu.4a1@gmail.com', '8985163163', '1', 'Friends', '2006', '84.66', '2012', '2', '', 'AP', '1', '2008', '93', '2015', '6', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Good', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-06-03 04:01:51', 2, '72.31', '8.32', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(165, 'Turab Ahmed', 'turabvit@gmail.com', '9535047664', '1', 'Friends', '2015', '', '2015', '1', '', 'bangalore', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-03 04:06:51', 2, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(166, 'ROHIT SINGH', 'jonysingh36@gmail.com', '8602021718', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-03 04:13:57', 1, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(167, 'Santosh', 'santoshreddy119@gmail.com', '9731801040', '1', 'Website', '2015', '', '2011', '2', '', 'bangalore', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-03 07:41:42', 3, '623', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(168, 'Ajay Krishna J S', 'italianmascot@gmail.com', '9895975399', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-03 07:44:04', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(169, 'Radhika T', 't.radhika1@gmail.com', '9645055051', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-03 07:45:58', 2, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(170, 'Mohammed Muddasser', 'muddasser27@gmail.com', '9620598756', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-03 07:48:01', 1, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(171, 'Issac p zacharia', 'issacpzacharia@gmail.com', '8147609029', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-03 07:51:45', 1, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(172, 'KISHORE', 'belagallakishorekumar@gmail.com', '9743245249', '1', 'Friends', '2015', '85', '2013', '2', '', 'bangalore', '3', '2015', '88', '2015', '8', '', NULL, '', '', '', '', 'Job in core industry.', 'Average', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-06-03 08:07:30', 3, '80', '', 'Percentage', 'Percentage', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(173, 'Harsh bardhan gupta', 'harsh.gupta1602@gmail.com', '9457825354', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-03 08:16:26', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(174, 'kumar', 'manuat703@gmail.com', '9739875873', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-03 08:26:06', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(175, 'Shahim Ahmed', 'sahmed1990@rediffmail.com', '9590518173', '1', 'select', '2015', '74', '2011', '2', '', 'bangalore', '2', '2015', '71', '2015', '5', '', NULL, 'No', '', '', '', '', '', '', '', '', '', '2015-06-03 09:03:59', 1, '63', '68', 'CGPA', 'Percentage', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(176, 'kulasekaran', 'sonukulaz@gmail.com', '9787937429', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-03 09:11:54', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(177, 'G MADHU', 'guvvala.madhuu@gmail.com', '8886026820', '1', 'Friends', '2015', '80', '2009', '2', '', 'hyderbadh', '3', '2015', '88', '2011', '1', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Good', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-06-03 09:19:44', 2, '69.86', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(178, 'sidharath', 'snjain26@gmail.con', '9461659487', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-03 09:20:41', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(179, 'jayant', 'jayantmuley@rediffmail.com', '9421082153', '1', 'Friends', '2005', '74.53', '2011', '2', '', 'Aurangahbadh', '3', '2007', '75.17', '2014', '999', 'Electronics', NULL, 'No', '', '', '', 'Job in core industry.', 'Good', 'No', 'Monday to Friday', '', '3 to 5 Lack', '2015-06-04 02:32:33', 2, '61.4', '83.1', 'Percentage', 'Percentage', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(180, 'Nagisetty siva', 'n.sivabtech1@gmail.c', '8147498039', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-08 02:45:34', 1, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(181, 'Nagisetty siva', 'n.sivabtech1@gmail.c', '8147498039', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-08 02:46:37', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(182, 'Asha Madhavi', 'maadhavi482@gmail.co', '7799204021', '1', 'Website', '2015', '75', '2015', '2', '', 'kuppam', '2', '2015', '82', '', '', '', NULL, 'Yes', 'networking', '', '2MONTHS', 'Job in core industry.', 'Good', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-06-08 02:59:04', 3, '65', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(183, 'k naga naveen', 'naveen4641@gmail.com', '9490731848', '1', 'RV-VLSI-Alumini', '2009', '68', '2015', '2', '', 'AP', '1', '2011', '72.4', '', '', '', NULL, 'No', '', '', '', 'on', '', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-07-06 14:10:10', 3, '55', '', '', '', 'Payment', 'Backlog', '2 backlogs=PTSP, M1', 'Merit', '', '', 'VLSI', 'Average', 'on', 'on', 'on', '', '', '', '', 'No', '', 'Texxang', '', '', 'No', '', '', '', 'Ramachandra College of Engg', 'JNTUK', NULL, '                    ', '', '', '24', ''),
(184, 'APOORVA PRAKASH H S', 'apoorva421@gmail.com', '9008041496', '1', 'Friends', '2015', '90.4', '2013', '2', '', 'tumkur', '3', '2015', '93.83', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Good', 'No', 'Weekend Part Time', '', '', '2015-06-08 03:19:12', 1, '8.9', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(185, 'Ram Singh L-FS', 'ram.dbz1357@gmail.com', '9742885564', '1', 'Professor', '2015', '82', '2012', '2', '', 'banglaore', '1', '2015', '76', '2015', '8', '', NULL, 'Yes', 'linux', 'info era', '1month', 'Job in core industry.', 'Average', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-06-08 03:32:57', 3, '62.7', '76', 'Percentage', 'Percentage', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(186, 'Rakhil pv', 'rakhilpv@yahoo.co.in', '9747647064', '1', 'Website', '2015', '81', '2014', '2', '', 'kerala', '3', '2015', '80', '2015', '8', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-08 03:42:04', 3, '7.3', '', 'Percentage', 'Percentage', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(187, 'gurindejit singh', 'awesomegurinder@yahoo.com', '9779222116', '1', 'Website', '2015', '78', '2015', '2', '', 'PUMJAB', '3', '2015', '77', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Average', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-06-08 04:33:12', 3, '78', '77', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(188, 'SARITHA B M-FS', 'sarithabm2401@gmail.com', '8747995816', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', 'No', '', '', '', '2015-06-08 08:58:55', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(189, 'shashank', 'shashanknamdev89@gmail.com', '9941313406', '1', 'Website', '2015', '', '2015', '1', '', 'chennai', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-08 09:23:54', 1, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(190, 'namitha subhash', 'namitha.subhash1992@gmail.com', '9986686299', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-09 04:07:07', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(191, 'krutika gosai', 'krutikagosai50@gmail.com', '8347611315', '1', 'Website', '2015', '66.92', '2015', '1', '', 'surat', '1', '2015', '72.2', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-09 04:32:30', 1, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(192, 'Hanje Shraddha Vinod', 'hanjeshraddha@gmail.com', '8888301917', '1', 'Website', '2015', '81.53', '2015', '1', '', 'kollapur', '3', '2015', '77.52', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Average', '', '', '', 'less than 3 Lack', '2015-06-09 04:43:36', 2, '55', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(193, 'keerthan', 'keerthankumarkateel @gmail.com', '9449416775', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-09 05:43:18', 1, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(194, 'Vimal Raj V', 'vimal19tommy@gmail.com', '9443377588', '1', 'select', '2015', '83.4', '2015', '7', '', 'salem', '2', '2015', '86.17', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', '', 'No', '', 'Average', 'less than 3 Lack', '2015-06-09 06:20:55', 3, '75.7', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(195, 'Aishwarya Byrappa karamardi', 'aish.kusuma@gmail.com', '8861264231', '1', 'select', '2015', '', '2015', '1', '', 'bangalore', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-09 06:33:15', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(196, 'chiranjeevi karthik', 'ckchiranjeevi8@gmail.com', '9535104699', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-09 06:40:45', 2, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(197, 'Deepak', 'searchcrux@gmail.com', '9417411647', '1', 'Website', '2015', '86.4', '2015', '2', '', 'bihar', '1', '2015', '74.2', '', '', '', NULL, 'Yes', 'embedded system', 'cmc noida', '2MONTHS', '', '', '', '', '', '', '2015-06-09 07:12:23', 1, '74', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(198, 'ANURAG G N', 'iamanu193@gmail.com', '9008561330', '1', 'Website', '2015', '88.16', '2015', '2', '', 'bangalore', '3', '2015', '59', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Average', 'No', 'Monday to Friday', '', 'greater than 5 Lack', '2015-06-09 08:15:18', 3, '7.35', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(199, 'Utsav D H Bhatt', 'utsavbhatt245@gmail.com', '9601478806', '1', 'Website', '2015', '83', '2011', '2', '', 'ahmedbadh ', '1', '2015', '83', '2015', '8', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Good', '', 'Monday to Friday', '', '', '2015-06-09 08:34:30', 3, '71', '8.4', 'Percentage', 'Percentage', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(200, 'shruti', 'shruti.s2010@gmail.c', '8951417263', '1', 'Friends', '2015', '', '2015', '1', '', 'BANGALORE', '5', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-11 05:19:11', 2, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(201, 'D Devarajulu', 'dalavaideva@gmail.com', '9916605070', '1', 'select', '2015', '87.6', '2015', '1', '', 'chitoor', '3', '2015', '80.1', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Good', '', '', '', '', '2015-06-11 07:19:51', 3, '74.81', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(202, 'ponnam sivakrishna', 'sivakrishna6807@gmail.com', '9908005825', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-11 07:22:57', 3, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(203, 'ch anusha', 'anushachannamsetty@gmail.com', '9989784767', '1', 'Professor', '2015', '68', '2012', '2', '', 'guntur', '3', '2015', '83', '2014', '8', '', NULL, 'No', '', '', '', '', '', '', 'Monday to Friday', '', 'less than 3 Lack', '2015-07-23 14:42:14', 1, '77', '', '', '', '', 'Single', '', 'Merit', '', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '          ', '', '', '', ''),
(204, 'VADLA RESHMA', 'reshma.vadla.rv@gmail.com', '9951412919', '1', 'Friends', '2015', '79', '2015', '2', '', 'kurnool', '1', '2015', '88.7', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Good', '', '', '', '', '2015-06-11 08:04:12', 3, '72', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(205, 'lavanya', 'lavanyag1224@gmail.com', '8179226637', '1', 'Website', '2015', '', '2015', '1', '', 'srikakulum', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-11 08:09:04', 2, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(206, '', '', '8867821059', '1', 'select', '2015', '', '2015', '1', '', '', '5', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-11 08:17:05', 1, '', '', 'CGPA', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(207, 'Ishit', 'ishitgajjar@rocketmail.com', '7874053939', '1', 'Website', '2015', '72', '2015', '2', '', 'gujrat', '3', '2015', '73', '', '', '', NULL, 'No', '', '', '', 'Job in core industry.', 'Good but need help', '', '', '', '', '2015-06-11 09:21:29', 1, '72', '', 'Percentage', 'CGPA', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(208, 'kiran', 'askiran123@gmail.com', '9538130954', '1', NULL, NULL, NULL, NULL, NULL, NULL, NULL, '999', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, 1, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(209, 'kiran_testing', 'askiran123@gmail.com', '9538130954', '1', NULL, NULL, NULL, NULL, NULL, NULL, NULL, '999', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, 0, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(210, 'kiran_01', 'askiran123@gmail.com', '9538130954', '1', NULL, NULL, NULL, NULL, NULL, NULL, NULL, '999', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, 0, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(211, 'kiran', 'askiran123@gmail.com', '9876546544', '1', NULL, NULL, NULL, NULL, NULL, NULL, NULL, '999', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, 0, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(212, 'kiran_contact_us_page', 'askiran123@gmail.com', '9538130954', '1', NULL, NULL, NULL, NULL, NULL, NULL, NULL, '999', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, 0, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(213, 'testing_contact_us', 'askiran123@gmail.com', '9538130954', '1', NULL, NULL, NULL, NULL, NULL, NULL, NULL, '999', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, 0, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(214, 'Venky Prasad', '', '09900580442', '1', 'select', '2015', '77', '2015', '1', '', 'Bangalore', '1', '2015', '77', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', 'greater than 5 Lack', '2015-06-14 16:31:42', 3, '77', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Average', 'Average', 'Good but need help', 'Good but need help', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', 'RVCE', 'VTU', NULL, NULL, NULL, NULL, NULL, NULL);
INSERT INTO `tbl_rvstudent` (`idrvstudent`, `name`, `email`, `phone`, `councellortype`, `came_through`, `sslc_passoutyear`, `tenth_percentage`, `deg_passoutyear`, `deg_department`, `deg_othercoursename`, `hometown`, `pgdip_coursename`, `puc_passoutyear`, `puc_percentage`, `pg_passoutyear`, `pg_department`, `pg_othercoursename`, `review_status`, `othercourses`, `other_coursename`, `other_institutename`, `other_courseduration`, `primary_reason`, `vlsi_rate`, `joboffer`, `timeduration`, `embedded_rate`, `income`, `created_date`, `idcouncellor`, `deg_percentage`, `pg_percentage`, `deg_percentagetype`, `pg_percentagetype`, `be_seatquota`, `be_attempt`, `be_subject`, `me_seatquota`, `me_attempt`, `me_subject`, `interested_in`, `vlsi_logic_design`, `vlsi_transistor_theory`, `vlsi_network_analysis`, `vlsi_hdl`, `embedded_C`, `embedded_Linux`, `embedded_RTOS`, `embedded_Microcontroller`, `education_gap`, `education_gap_reason`, `joboffer_company_name`, `joboffer_joining_date`, `joboffer_ctc`, `expectingjob`, `expecting_joboffer_company_name`, `me_college_name`, `me_university_name`, `be_college_name`, `be_university_name`, `resume_type`, `friendsname`, `professor_name`, `keywords`, `weeks_spare`, `studenttype`) VALUES
(215, 'Uday kumar', 'udaykumaryadav123@gmail.com', '8884688815', '1', 'Website', '2015', '65', '2015', '2', '', 'bangalore', '2', '2015', '77', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Weekend Part Time', '', 'less than 3 Lack', '2015-06-15 13:36:55', 3, '60', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'EMBEDDED', '', '', '', '', 'Average', 'Average', 'Average', 'Good', 'No', '', '', '', '', 'No', '', '', '', 'SVCET', '', NULL, NULL, NULL, NULL, NULL, NULL),
(216, 'sneha(phone)', 'snehayannam@gmail.com', '8861524812', '1', 'Friends', '2015', '70', '2015', '2', '', 'kurnool', '1', '2015', '89', '', '', '', NULL, 'No', '', '', '', 'Higher studies Abroad', '', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-06-15 15:17:54', 3, '72', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Average', 'Good', 'Good but need help', 'Good', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', 'KOTTAM ENGINEERING COLLEGE ', '', NULL, NULL, NULL, NULL, NULL, NULL),
(217, 'Ankush Khotpal', 'ankush.khotpal@live.com', '9766591194', '1', 'Website', '2015', '50', '2014', '2', '', 'nagpur', '1', '2015', '55', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-15 16:19:40', 3, '58.46', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, NULL, NULL, NULL, NULL, NULL),
(218, 'abhishek chourasia', 'abhishek.3691@gmail.com', '9407519565', '1', 'Website', '2015', '82', '2013', '2', '', 'bhopal', '1', '2015', '86', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-15 16:53:28', 3, '71.78', '', 'Percentage', 'Percentage', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, NULL, NULL, NULL, NULL, NULL),
(219, 'bhautik c malaviya', 'bhautikmalaviya@gmail.com', '9033761696', '1', 'Professor', '2015', '68', '2015', '2', '', 'nosari', '1', '2015', '79', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-15 17:03:34', 3, '69', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, NULL, NULL, NULL, NULL, NULL),
(220, 'sushmita bhowmic', 'sushmita.bhowmick87@gmail.com', '7045279639', '1', 'select', '2015', '', '2010', '1', '', 'thane', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-15 17:06:42', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, NULL, NULL, NULL, NULL, NULL),
(221, 'Aravind A N', 'an.aravind.014@gmail.com', '9686423698', '1', 'Friends', '2015', '79.52', '2013', '2', '', 'chickballabpur', '1', '2015', '71', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-15 17:43:32', 3, '63.92', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, NULL, NULL, NULL, NULL, NULL),
(222, 'Mukul Anand', 'mukul20anand@gmail.com', '9964270792', '1', NULL, NULL, NULL, NULL, NULL, NULL, NULL, '999', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, 0, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL),
(223, 'Rupesh Asthana', 'Rupesh77asthana@gmail.com', '7623065653', '1', 'Website', '2015', '7.65', '2013', '2', '', 'navsari', '2', '2015', '79.90', '', '', '', NULL, 'Yes', 'embedded system ', 'bricks simply fix', '2months', 'Job in core industry', '', '', 'Monday to Friday', '', '3 to 5 Lack', '2015-06-19 13:30:36', 3, '7.65', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'EMBEDDED', '', '', '', '', 'Average', 'Good', 'Average', 'Good', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', 'good embedded training institute', '24', NULL),
(224, 'Rupesh Asthana', 'Rupesh77asthana@gmail.com', '7623065653', '1', 'Website', '2015', '84.7', '2015', '2', '', 'warrangal', '3', '2015', '84.3', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'Yes', 'Monday to Friday', '', '3 to 5 Lack', '2015-06-19 14:25:15', 3, '74.9', '', 'Percentage', 'CGPA', 'Payment', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good', 'Good but need help', 'Good', 'Good but need help', '', '', '', '', 'No', '', 'GENPACT ', '18/6/15', '1.20', 'No', '', '', '', '', '', NULL, '', '', 'by typing vlsi institute', '12', NULL),
(225, 'GAURAV', 'ksingh5269@gmail.com', '9868503190', '1', 'select', '2015', '64', '2015', '2', '', 'hariyana', '2', '2015', '54.66', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', '', 'Monday to Friday', '', 'less than 3 Lack', '2015-06-19 15:22:02', 3, '63', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'EMBEDDED', '', '', '', '', 'Good but need help', 'Average', 'Good', 'Good but need help', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '4', NULL),
(226, 'b rajesh', 'rajeshreddybaireddy@gmail.com', '8885105405', '1', 'Website', '2015', '', '2015', '1', '', 'hyderbad', '3', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-19 16:27:23', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', NULL),
(227, 'ABHIJAT SINGH', 'abh.singh90@gmail.com', '9739131860', '1', 'Friends', '2015', '75', '2015', '2', '', 'patna', '1001', '2015', '60.2', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', '', 'Monday to Friday', '', 'greater than 5 Lack', '2015-06-19 16:39:39', 3, '65', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good', 'Good', 'Average', 'Good', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, 'friends and seniors came to know about rv-vlsi', '', '', '16', NULL),
(228, 'chakravarthy', 'chakri.0814@gmail.com', '8790159765', '1', 'Website', '2008', '80', '2014', '2', '', 'Hyd', '1', '2010', '84', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', '3 to 5 Lack', '2015-06-19 16:52:30', 2, '72.87', '', 'Percentage', 'CGPA', 'Payment', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good', 'Average', 'Average', 'Average', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', 'CMR college of Engg and Tech, Hyb', 'JNTUH', NULL, '', '', 'VLSI training Institutes in Banglore', '24', NULL),
(229, 'testing kiran', 'er', 'asdf', '1', 'select', '2015', 'SD', '2015', '1', '', 'SDFASF', '1', '2015', '', '', '', '', NULL, 'No', '', '', '', 'Highter studies India', '', 'No', 'Weekend Part Time', '', 'less than 3 Lack', '2015-06-20 00:13:57', 1, '', 'dsfg', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'EMBEDDED', '', '', '', '', 'Good', 'Good but need help', 'Average', 'Excellent', 'No', '', '', '', '', 'No', '', 'r', 'sdf', 'ASDF', 'ASF', NULL, '', '', '', '16', NULL),
(230, 'Sreedhar R', 'sreedhar812@gmail.com', '9731204668', '1', 'Friends', '2009', '65', '2015', '2', '', 'Koramangala', '2', '2011', '51', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', '3 to 5 Lack', '2015-06-20 11:55:32', 2, '61', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'EMBEDDED', 'Good', 'Good but need help', 'Good', 'Good', 'Good', 'Good', 'Good', 'Good', 'No', '', '', '', '', 'No', '', '', '', 'BTI', 'VTU', NULL, 'His Friends did BE project in RV-VLSI', '', '', '24', NULL),
(231, 'SIDDESHA B B', 'siddu.sd50@gmail.com', '9916459195', '1', NULL, NULL, NULL, NULL, NULL, NULL, NULL, '999', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, 0, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, 'RV-VLSI Website', NULL, NULL, NULL, NULL, NULL),
(232, 'chaitali', 'chaitalidipak@yahoo.in', '7042703817', '1', 'Website', '2006', '66', '2013', '10', '', 'South Delhi', '1', '2009', '75.03', '2015', '999', 'Nano Science and nano technology', NULL, 'Yes', 'PG course in VLSI ', 'Dkop Labs', '6 months', '', '', '', 'Weekend Part Time', '', '', '2015-06-22 12:06:09', 2, '64.89', '8', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good but need help', 'Good', 'Average', 'Good', '', '', '', '', 'No', '', '', '', '', 'No', '', 'School of Chemical Tech University Institute', 'North Maharastra University', 'SSBT college of Engg and tech.', 'North Maharastra University', NULL, '', '', 'VLSI training Institutes in Banglore', '', NULL),
(233, 'Test 1', 'test1@rv.com', '9900998877', '1', 'Website', '2015', '60', '2015', '1', '', 'BANGALORE', '1', '2015', '60', '', '', '', NULL, 'Yes', 'Verification', 'Sandeepani', '6 months', 'other Technical services exams', '', 'Yes', 'Monday to Friday', '', 'less than 3 Lack', '2015-06-22 12:09:12', 1, '44', '66', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Average', 'Average', 'Average', 'Average', '', '', '', '', 'No', '', 'Infosys', '3rd june 2015', '4,00,000', 'No', '', 'rvce', 'VTU', 'RVCE', 'VTU', NULL, '', '', 'training', '4', NULL),
(234, 'Lepakshi Sarvesh ', 'Lepakshi.369@gmail.com', '8095493033', '1', 'Website', '2005', '72.96', '2011', '2', '', 'Bangalore', '1', '2007', '67.50', '2014', '8', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', '', '2015-06-25 17:38:30', 3, '68.92', '', '', '', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '                              ', '', 'through Nanochip', NULL, NULL),
(235, 'durga', 'durgak418@gmail.com', '9676225245', '1', 'Friends', '2008', '88.3', '2012', '2', '', 'hyderabad', '1001', '2010', '92.6', '', '8', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-06-25 17:30:52', 3, '74.6', '', '', '', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Average', 'Good but need help', 'Good but need help', 'Good but need help', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '          ', '', '', NULL, NULL),
(236, 'Haseen Roshni', 'haseenroshniguduru@gmail.com', '8867835134', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-25 17:37:09', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', NULL),
(237, 'Suresh Patidar', 'sureshpatidar17@gmail.com', '9752196241', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-25 17:38:48', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', NULL),
(238, 'vamsi krishna', 'vamsi_009@yahoo.com', '9441439521', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-25 17:40:10', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', NULL),
(239, 'Akash MV', 'akashmv91@gmail.com', '8088610054', '1', 'Website', '2008', '77', '2015', '7', '', 'davengere', '2', '2010', '64', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-06-25 17:47:17', 3, '55', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'EMBEDDED', '', '', '', '', 'Good', 'Average', 'Good but need help', 'Good', 'Yes', 'back logs', '', '', '', 'No', '', '', '', '', '', NULL, '', '', 'embedded training centre', '24', NULL),
(240, 'monisha', 'monishaakumar29@gmail.com', '9845958268', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-25 17:49:46', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', NULL),
(241, 'Bharath Raj', 'ibharath4u@gmail.com', '9845961562', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-25 17:59:13', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', NULL),
(242, 'SAIKIRAN', 'skiran402@gmail.com', '9666524194', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-25 18:03:01', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', NULL),
(243, 'Anuhya', 'Anuhya.Chinna@gmail.com', '9686033382', '1', 'Website', '2006', '76', '2013', '2', '', 'bangalore', '1001', '2010', '60', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-25 18:14:19', 1, '68', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', 'vlsi institute', '', NULL),
(244, 'Gajanan Kunturkar', 'gskunturkar@gmail.com', '9028977986', '1', 'Friends', '2006', '80.66', '2012', '999', 'ETC', 'Pune', '2', '2008', '76.83', '2015', '10', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', 'greater than 5 Lack', '2015-06-26 13:13:18', 2, '66.96', '8.42', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'EMBEDDED', '', '', '', '', 'Good but need help', 'Average', 'Good', 'Good', 'Yes', 'After Btech took 1 yr gap for GATE preparation', '', '', '', 'No', '', 'YCC Nagpur', 'RTMU', 'MJM college of Engg', 'SRTMU', NULL, 'Kiran Patil= 9270801737 (', '', '', '24', NULL),
(245, 'chaitra', 'Insidious@gmail.com', '8553642614', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-26 13:14:18', 2, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', NULL),
(246, 'Avinash singiri venkata ', 'avinash.singiri@gmail.com', '9493998045', '1', 'Professor', '2015', '90.5', '2014', '2', '', 'Nelore, AP', '1', '2015', '95.08', '', '', '', NULL, 'Yes', '', '', '', 'Job in core industry', '', '', 'Monday to Friday', '', '3 to 5 Lack', '2015-07-01 14:21:06', 3, '80', '', '', '', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good but need help', 'Average', 'Average', 'Good', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '          ', 'Professor at Maven Silicon', '', '24', 'Fresher'),
(247, 'Monish kr', 'monishkr001@gmail.com', '9746497492', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-26 13:25:16', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', NULL),
(248, 'upasana', 'upasanakalita2@gmail.com', '9922630387', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-26 13:34:47', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', NULL),
(249, 'vidya jambagi', 'Vidyajambagi88@gmail.com', '8792307478', '1', 'Website', '2004', '86.8', '2010', '7', '', 'Banashankari', '2', '2006', '58.08', '2015', '999', 'Electronics', NULL, 'Yes', 'JAVA', 'NIIT, Jayanagar', '4 months', 'other Technical services exams', '', '', '', '', '', '2015-06-26 13:47:08', 1, '66.9', '71', 'Percentage', 'Percentage', 'Merit', 'Single', '', 'Merit', 'Single', '', 'EMBEDDED', '', '', '', '', 'Good', 'Average', 'Good but need help', 'Good', 'No', '', '', '', '', 'No', '', 'HKBK', 'VTU', '', '', NULL, '', '', 'VTU website', '', NULL),
(250, 'Anoop kumar c p', 'Anuk148@gmail.com', '8951862655', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-26 13:50:34', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', NULL),
(251, 'Pragyan', 'pragyan.panda@gmail.com', '9861883944', '1', 'Website', '2015', '75', '2015', '5', '', 'Bhuvnashwar', '1', '2015', '59', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', '', '', '', '2015-06-26 14:49:08', 3, '75', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'Both', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', NULL),
(252, 'Mithun C Mohan', 'mithuns98@gmail.com', '9986141358', '1', 'select', '2015', '', '2015', '1', '', '', '6', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-26 15:09:15', 1, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', NULL),
(253, 'KARISHMA KOLHATKAR', 'karishma.kolhatkar@yahoo.com', '9975152867', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-26 15:35:39', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', NULL),
(254, 'GANNEKANTI AKHILA', 'gannekantiakhila@gmail.com', '7207307258', '1', 'Website', '2009', '82', '2015', '2', '', 'Hyb', '3', '2011', '72.5', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-06-26 16:12:59', 3, '76.4', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good', 'Good', 'Average', 'Good', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', 'TRR college of Engg.', 'JNTUH', NULL, '', '', 'not remember', '16', NULL),
(255, 'VAMSI KRISHNA', 'bvamsi1994@gmail.com', '9491344109', '1', 'Website', '2009', '88', '2015', '2', '', 'Tirupathi', '3', '2011', '89.5', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-06-26 16:45:17', 3, '78', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good', 'Good', 'Good', 'Average', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', 'NBKR Institute of Sc and tech., Nellore', 'Vikrama Sinsapuri University', NULL, '', '', 'VLSI training courses in Banglore', '24', NULL),
(256, 'muhammed samjed ali at', 'samjidali@gmail.com', '9847761889', '1', 'select', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-26 16:46:08', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', NULL),
(257, 'first name', 'email', 'mobile number', '1', 'Website', '2015', '10 per', '2010', '3', '', 'home town', '1', '2015', '12 per', '', '6', '', NULL, 'Yes', 'a', 'b', 'c', 'Highter studies India', '', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-06-28 20:56:26', 1, '', '', '', '', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good', 'Good but need help', 'Average', 'Good but need help', '', '', '', '', 'No', '', '', '', '', 'No', '', 'me col', 'me uni', 'be col', 'be uni', NULL, '                                                            ', '', 'keywords', '12', 'Experience'),
(258, 'M BHARATHI', 'bharathi.mahadeva05@gmail.com', '8971089260', '1', 'Friends', '2007', '88.66', '2013', '2', '', 'Yelhanka', '1', '2009', '80', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', '3 to 5 Lack', '2015-06-29 11:23:39', 3, '77.42', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good', 'Good', 'Good', 'Good but need help', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', 'MS Engg College', 'VTU', NULL, 'Amolika (ADAD B-21)', '', '', '24', 'Experience'),
(259, 'namitha subhash', 'namitha.subhash1992@gmail.com', '9567475594', '1', 'Website', '2007', '90', '2014', '3', '', 'Thrishur, Kerala', '1', '2009', '87', '', '', '', NULL, 'No', '', '', '', '', '', 'Yes', 'Monday to Friday', '', '3 to 5 Lack', '2015-06-29 17:11:14', 1, '70', '', '', '', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good', 'Average', 'Good', 'Good but need help', '', '', '', '', 'No', '', 'Limked dot', 'not given', '-', 'No', '', '', '', 'Govt. Model Engg. College. Cochin', 'Cochin University', NULL, '                                                                                                    ', '', 'VLSI training courses in Banglore', '24', 'Fresher'),
(260, 'navya', 'navyap.91@gmail.com', '9663901414', '1', 'Friends', '2007', '92', '2013', '2', '', 'Yelhanka', '1', '2009', '88', '2015', '8', '', NULL, 'Yes', 'Analog and Digital System design', 'Nitte Menakshi Engg college', '2 days , workshop', 'Job in core industry', '', 'No', 'Monday to Friday', '', '3 to 5 Lack', '2015-06-29 11:44:05', 1, '75', '82', 'Percentage', 'Percentage', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Average', 'Average', 'Average', 'Good', '', '', '', '', 'No', '', '', '', '', 'No', '', 'MS Engg College', 'VTU', 'Alvas Institute of Engg. and Tech., Manglore', 'VTU', NULL, 'Sheethal (classmate)', '', '', '24', 'Fresher'),
(261, 'shahbaaz', 'khan.shahbaaz33@gmail.com', '7204977786', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-29 12:49:57', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(262, 'NAVEEN NL', 'naveen.rnsit@gmail.com', '9164481157', '1', 'Friends', '', '83', '2015', '2', '', 'TIPTUR', '3', '', '80', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-06-29 13:20:38', 3, '59', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good', 'Good but need help', '', 'Good', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', 'RNSIT', '', NULL, 'BE FRIEND', '', '', '24', 'Fresher'),
(263, 'mallikarjuna reddy', 'mallikarjunareddy0440@gmail.com', '8465086310', '1', 'Friends', '2008', '83', '2014', '2', '', 'Hyb', '1000', '2010', '86', '', '', '', NULL, 'Yes', 'C an C++', 'Satya Institute', '1.5 months', 'Job in core industry', '', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-06-29 13:40:12', 3, '65', '', 'Percentage', 'CGPA', 'Payment', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good', 'Excellent', 'Average', 'Good', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', 'Amara Institute of Engg and tech.', 'JNTUK', NULL, 'Mallikarjun= persuing VLSI course in Silicon systems in Hyb', '', '', '24', 'Fresher'),
(264, 'Hari', 'harikrishnazzzyyy@gmail.com', '7204320907', '1', 'Website', '', '', '2015', '1', '', 'bangalore', '2', '', '', '', '', '', NULL, 'Yes', 'EMBEDDED SYSTEM CALLED ARM', 'APEX', '5 DAYS', '', '', '', 'Monday to Friday', '', '3 to 5 Lack', '2015-06-29 14:02:51', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'EMBEDDED', '', '', '', '', 'Average', 'Average', 'Average', 'Good', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', 'VTU ', '24', ''),
(265, 'niranjan kumar', 'nirugs4@gmail.com', '8892898726', '1', 'select', '', '', '2015', '1', '', 'bangalore', '999', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-29 14:06:59', 1, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(266, 'Priyanka', '', '7829773268', '1', 'Website', '', '', '2015', '3', '', 'Bangalore', '5', '', '', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', '', 'Weekend Part Time', '', '', '2015-06-29 14:30:11', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', 'Experience'),
(267, 'Rashmi Revanna', 'rashmi19290@gmail.com', '7276681338', '1', 'Website', '', '71', '2015', '10', '', 'PUNE ', '2', '', '56', '2014', '7', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', '3 to 5 Lack', '2015-06-29 14:37:27', 3, '62', '7.82', 'Percentage', 'Percentage', 'Merit', 'Single', '', 'Merit', 'Single', '', 'EMBEDDED', '', '', '', '', 'Good but need help', 'Average', 'Good', 'Good but need help', 'No', '', '', '', '', 'No', '', '', 'PUNE UNIVERSITY', '', '', NULL, '', '', 'SHORT TERM EMBEDDED IN BANGALORE', '16', ''),
(268, 'sandhya', 'Sandhysandhu525@gmail.com', '8553218981', '1', 'Website', '2009', '80', '2015', '2', '', 'bangalore', '2', '2011', '53', '', '', '', NULL, 'No', '', '', '', 'Higher studies Abroad', '', '', 'Monday to Friday', '', 'less than 3 Lack', '2015-06-29 14:58:29', 3, '65', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'EMBEDDED', '', '', '', '', 'Average', 'Average', 'Good', 'Good', 'No', '', '', '', '', 'No', '', '', '', 'BTLIT', '', NULL, '', '', 'embedded course', '12', ''),
(269, 'maria george', 'georgemaria76@gmail.com', '9747150452', '1', 'Friends', '', '', '2015', '1', '', 'KERALA', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-29 15:18:20', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, 'WORKING IN VLSI INDUSTRY', '', '', '', ''),
(270, 'vasavi', 'patel.vasavi@gmail.com', '9426629574', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-29 15:23:14', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(271, 'Soundarya', 'csoundaryaramesh@gmail.com', '9916477104', '1', 'Website', '2009', '97.12', '2015', '10', '', 'bangalore', '2', '', '94', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', '', 'Monday to Friday', '', '3 to 5 Lack', '2015-06-29 15:32:13', 1, '80.3', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'EMBEDDED', '', '', '', '', 'Good but need help', 'Average', 'Average', 'Good but need help', 'No', '', '', '', '', 'No', '', '', '', 'BNMIT', '', NULL, '', '', 'LECTURER', '4', 'Fresher'),
(272, 'Ranjan Kumar Rout', 'ranjanrout716@gmail.com', '9035901507', '1', 'Website', '', '62', '2014', '2', '', 'bangalore', '2', '', '78', '', '', '', NULL, 'Yes', 'embedded system', 'manpower', '6', 'Job in core industry', '', '', 'Monday to Friday', '', 'less than 3 Lack', '2015-06-29 17:23:58', 3, '83', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'EMBEDDED', '', '', '', '', 'Good', 'Good', 'Good', 'Good', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(273, 'vijaya', 'vadamalavijaya@gmail.com', '8008897703', '1', 'select', '', '83', '2015', '2', '', 'putoor', '2', '', '79.2', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-29 17:29:22', 1, '69', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(274, 'Khagesh', 'khagesh.khandelwal@gmail.com', '9886553261', '1', 'Website', '2005', '65', '2012', '2', '', 'Bellandur', '3', '2007', '79', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', 'greater than 5 Lack', '2015-06-29 17:36:43', 3, '65', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good', 'Excellent', 'Good but need help', 'Good but need help', '', '', '', '', 'Yes', 'After 12th he has 1 yr gap-was preparing for Btech Entrance', '', '', '', 'No', '', '', '', 'JECRC', 'RTU', NULL, '', '', 'VLSI training center', '24', 'Experience'),
(275, 'shivaraju', 'shivarajut90@gmail.com', '8722970442', '1', 'select', '', '68', '2015', '3', '', 'tumkur', '1', '', '68', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', '', '', '', '', '2015-06-29 18:23:05', 1, '62', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Average', 'Excellent', 'Good', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(276, 'Vaishnavi N Adiga', 'vaishnaviadiga94@gmail.com', '8277102525', '1', 'Website', '2009', '91.2', '2015', '2', '', 'Tiptur', '1', '2011', '79.33', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', 'greater than 5 Lack', '2015-06-30 11:29:14', 3, '69.5', '', 'Percentage', 'CGPA', 'Merit', 'Backlog', 'had 1 backlog in 7th sem OFC', 'Merit', 'Single', '', 'VLSI', 'Good', 'Good', 'Good but need help', 'Average', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', 'Kalpataru Institute of Tech.', 'VTU', NULL, '', '', 'VLSI training courses in Banglore', '24', 'Fresher'),
(277, 'amalu liss mathew', 'amalulissmathew2@gmail.com', '9946748125', '1', 'Friends', '2009', '86', '2015', '2', '', 'Kerala', '1', '2011', '83', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', '3 to 5 Lack', '2015-06-30 12:24:06', 3, '7.6', '', 'CGPA', 'CGPA', 'Payment', 'Backlog', 'Had 1 backlog in 3rd sem- Digital Electronics', 'Merit', 'Single', '', 'VLSI', 'Average', 'Good', 'Good but need help', 'Good but need help', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', 'Loyola Institute of tech and Sc', 'Anna University', NULL, 'Lidila- working in VLSI company', '', '', '24', ''),
(278, 'Pavan', 'pavannkumarbhule@gmail.com', '9538421398', '1', 'Friends', '2004', '70.42', '2010', '2', '', 'Hubli', '1001', '2006', '59.99', '2014', '8', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-06-30 13:20:07', 3, '59.98', '70.42', 'Percentage', 'Percentage', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good but need help', 'Good', 'Good but need help', 'Good but need help', '', '', '', '', 'Yes', '1yr gap after BE= was preparing for GATE', '', '', '', 'No', '', 'BVB college of Engg', 'VTU', 'BCE college of Engg', 'VTU', NULL, 'Vikas (working in Wipro)', '', '', '24', 'Fresher'),
(279, 'Joyes Mariya', 'joyesmariya179@gmail.com', '9633911337', '1', 'Website', '2009', '92', '2015', '2', '', 'Kerala', '2', '2011', '83', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-06-30 13:32:51', 3, '67', '', 'Percentage', 'CGPA', 'Merit', 'Backlog', 'Had 5 backlogs in 3rd , 4th and 5th sem= Sub:Network theory, Analog circuits, digital circuits, Applied Eletro magnetic theory and micro processor an she cleared', 'Merit', 'Single', '', 'EMBEDDED', '', '', '', '', 'Good but need help', 'Good but need help', 'Average', 'Good but need help', 'No', '', '', '', '', 'No', '', '', '', 'Matha college of Tech', 'MGU', NULL, '', '', 'Best Embedded Institutes in India', '24', 'Fresher'),
(280, 'sujata', 'sujata15joshi@gmail.com', '7709539698', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-30 13:36:01', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(281, 'ANKIT ANAND', 'ankitroyjobs@gmail.com', '8050952861', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-30 13:44:25', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(282, 'k jayaprakash', 'jaya.prakash055@gmail.com', '9030571570', '1', 'Website', '2015', '', '2015', '1', '', 'Hyb', '1000', '2015', '', '2015', '8', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-06-30 15:15:13', 3, '', '', '', '', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', 'VJIT', 'JNTUH', '', '', NULL, '          ', '', 'VLSI training courses in Banglore', '', 'Fresher'),
(283, 'saidul islam', 'saidulllll@gmail.com', '9019834697', '1', 'RV-VLSI-Alumini', '2007', '70', '2014', '2', '', 'Yelhanka', '1', '2009', '63', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', '', '', '', '', '2015-07-02 13:54:08', 3, '62', '', '', '', 'Merit', 'Single', '', 'Merit', '', '', 'Both', 'Average', 'Average', 'Good', 'Average', 'Average', '', '', 'Good', 'No', '', '', '', '', 'No', '', '', '', 'Brindavan College Of Engg.', 'VTU', NULL, '          ', '', '', '', 'Fresher'),
(284, 'Avinash', 'avinash.singiri@gmail.com', '9493998045', '1', 'select', '', '', '2015', '1', '', 'B', '1', '', '', '', '', '', NULL, 'Yes', 'Verilog short term ', 'CDAC', '1 5 months', 'Job in core industry', '', 'No', 'Monday to Friday', '', '3 to 5 Lack', '2015-07-01 14:05:50', 1, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good but need help', 'Average', 'Average', 'Good', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '24', ''),
(285, 'Harish', 'p.harish11@gmail.com', '9742400724', '1', 'Website', '', '80', '2015', '2', '', 'Bangalore', '2', '', '87.5', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', 'greater than 5 Lack', '2015-07-01 14:39:57', 1, '62', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'EMBEDDED', '', '', '', '', 'Average', 'Average', 'Average', 'Good', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', 'Training in Embedded Systems', '24', 'Fresher'),
(286, 'Rachana', 'rachanagangadhar23@gmail.com', '8095330054', '1', 'select', '2009', '82.56', '2015', '2', '', 'Davangere', '1', '2011', '64', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-07-01 16:04:44', 3, '55.6', '', 'Percentage', 'CGPA', 'Merit', 'Backlog', 'Had 3 backlog in 4th , 6th and 7th sem. Sub: Signal sense systems, Wirless communication and Micro electronics ', 'Merit', 'Single', '', 'Both', 'Good', 'Average', 'Good but need help', 'Good', 'Average', 'Average', 'Good', 'Good', 'No', '', '', '', '', 'No', '', '', '', 'Jain Institute of TEch', 'VTU', NULL, '', '', '', '24', 'Fresher'),
(287, 'Sridevi R', 'sridevi.r.vasinta@gmail.com', '9035175480', '1', 'Friends', '2015', '', '2011', '2', '', 'Bangalore', '4', '2015', '', '', '', '', NULL, 'No', '', '', '', 'on', '', 'No', 'Weekend Part Time', '', '3 to 5 Lack', '2015-07-01 16:51:00', 3, '75', '', '', '', 'Merit', 'Single', '', 'Merit', 'Single', '', 'Both', 'Good', 'on', 'on', 'on', 'on', 'on', '', 'on', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '          ', '', '', '', 'Experience'),
(288, 'Sandeep', 'sandeepkanugula.prince@gmail.com', '7306882104', '1', 'Website', '2009', '75', '2015', '2', '', 'Hyb', '1', '2011', '79', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-07-01 16:59:45', 3, '60', '', 'Percentage', 'CGPA', 'Merit', 'Backlog', 'Has 1 backlig in 1st sem in M1', 'Merit', 'Single', '', 'VLSI', 'Good but need help', 'Average', 'Good', 'Average', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', 'Holy mary Institute of tech', 'JNTUH', NULL, '', '', 'VLSI training institutes in Banglore', '24', 'Fresher'),
(289, 'Swetha', '', '8951753357', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-01 17:19:43', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(290, 'Swetha', 'shwetha.lakshmi07@gmail.com', '9035721853', '1', 'select', '2009', '78', '2015', '2', '', 'Kattreguppe', '2', '2011', '66', '', '', '', NULL, 'Yes', 'C and C++', 'NICT', '6 months', 'Job in core industry', '', 'No', 'Monday to Friday', '', 'greater than 5 Lack', '2015-07-01 17:35:56', 3, '67', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'EMBEDDED', '', '', '', '', 'Good', 'Average', 'Average', 'Good but need help', 'No', '', '', '', '', 'No', '', '', '', 'GAT', 'VTU', NULL, '', '', '', '24', 'Fresher'),
(291, 'yagnik', 'yagnikpandya_ec@yahoo.in', '8892064788', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-02 10:40:07', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(292, 'usha rani', 'usharani2303@gmail.com', '9553176776', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-02 10:44:11', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(293, 'THYAGARAJ S', 'shekarthyagaraj@gmail.com', '8904588906', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-02 10:46:52', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(294, 'nnagalakshmi', 'nlakshmi.nm@gmail.com', '9481184971', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-02 11:00:05', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(295, 'k gopivasanth kumar', 'gopivasanthkumar.k@gmail.com', '8790164165', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-02 11:02:45', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(296, 'kumar', '', '8121509787', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-02 11:08:05', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(297, 'A SHIVA KUMAR', 'shiva.a378@gmail.com', '8125194826', '1', 'Website', '2007', '83.33', '2013', '2', '', 'Hyb', '1', '2009', '84', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-07-02 11:20:35', 3, '78.17', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Average', 'Average', 'Average', 'Average', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', 'JNTUH', NULL, '', '', 'Top Institutes for VLSI training', '24', 'Fresher'),
(298, 'Govardhan', 'govardhan.vlsi2015@gmail.com', '9494999070', '1', 'Friend of Friend', '2007', '86.1', '2013', '2', '', 'Hyb', '1000', '2009', '91.3', '2015', '999', 'VLSI', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', '3 to 5 Lack', '2015-07-02 11:37:34', 3, '72.41', '8.07', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Average', 'Good', 'Average', '', '', '', '', '', 'No', '', '', '', '', 'No', '', 'C R reddy college of Engg.', 'Andra University', 'Tirumala Engg College', 'JNTUK', NULL, 'Anil ', '', '', '24', ''),
(299, 'Trupti Salankar', 'truptisalankar@gmail.com', '9422031346', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-02 11:38:25', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(300, 'Ganesh Prathik Muralidhara', 'ganeshprathik.1990@gmail.com', '9538543565', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-02 11:39:36', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(301, 'Satyendra', 'satyendra.s.meth@gmail.com', '9738211035', '1', 'select', '2004', '89', '2010', '2', '', 'Koramangala', '2', '2006', '81', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-02 12:41:32', 3, '60', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', 'TOCE', 'VTU', NULL, '', '', '', '', 'Experience'),
(302, 'Ramesh kumar AT', 'ramesh63352@gmail.com', '9900282670', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-02 13:57:39', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(303, 'Bindya', 'anubindya@gmail.com', '8971979704', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-02 13:59:15', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(304, 'JENIFER I', 'jeniferithayaraj@gmail.com', '9789607810', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-02 14:00:33', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(305, 'Akshay Gonnade', 'apgonnade@gmail.com', '8390898087', '1', 'Website', '2009', '87.69', '2015', '10', '', 'Nagpur', '1', '2011', '62.5', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-07-02 14:13:31', 3, '63.64', '', 'Percentage', 'CGPA', 'Merit', 'Backlog', 'Had 2 backlog in 3rd sem ', 'Merit', 'Single', '', 'VLSI', 'Good', 'Average', 'Good', 'Average', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', 'SBN Institute of Mangement and research', 'Nagpur University', NULL, '', '', 'VLSI training institutes in Banglore', '24', 'Fresher'),
(306, 'naga vardhini', 'nagavardhini27@gmail.com', '8686256436', '1', NULL, NULL, NULL, NULL, NULL, NULL, NULL, '999', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, 0, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, 'RV-VLSI Website', NULL, NULL, NULL, NULL, NULL),
(307, 'V Sai Nath', 'sainath.vummiti@gmail.com', '8500824972', '1', 'Website', '2009', '88', '2015', '2', '', 'Vijayawada', '1', '2011', '82', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-07-02 18:43:32', 3, '70', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good but need help', 'Good', 'Average', 'Average', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', 'Sri Vasavi Institute of Engg', 'JNTUK', NULL, '', '', 'VLSI training institutes in Banglore', '24', 'Fresher'),
(308, 'JAYANTA KUMAR BEHERA', 'jayant.kb@gmail.com', '9861215756', '1', 'Friends', '2002', '57', '2010', '3', '', 'HSR layout', '1001', '2005', '61.70', '', '', '', NULL, 'Yes', 'VLSI', 'Nielit, Chennai', '6 months', 'Job in core industry', '', 'No', 'Monday to Friday', '', '', '2015-07-03 11:04:08', 3, '6.59', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Average', 'Average', 'Good', 'Average', '', '', '', '', 'Yes', 'After Diploma has 1 yr gap as he was hospitalized', '', '', '', 'No', '', '', '', 'Purushottam Institute of Engg and tech.', 'BPUT', NULL, 'Gyanaranjan Nayak (ADAD B-25)', '', '', '24', 'Fresher'),
(309, 'Prasad Walke', 'prasadwalke1994@gmail.com', '9970087274', '1', 'select', '2009', '88.30', '2015', '10', '', '', '1', '2011', '69.80', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', '3 to 5 Lack', '2015-07-03 11:18:06', 3, '67.88', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Average', 'Good but need help', 'Good', 'Average', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', 'Amaravathy university', NULL, '', '', '', '24', 'Fresher'),
(310, 'G Jyothi prasad', 'gallajyothiprasad7@gmail', '9441994642', '1', 'Industry Reference', '2009', '88', '2015', '2', '', 'Chittor', '1', '2011', '94.7', '', '', '', NULL, 'No', '', '', '', 'on', '', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-07-03 12:29:47', 3, '74', '', '', '', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Average', 'on', 'on', 'on', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', 'Siddartha Institute of Sc and tech,', 'JNTUA', NULL, 'Brother - woking          ', '', '', '24', 'Fresher'),
(311, 'Swetha', 'shwetha28patil@gmail.com', '8951753357', '1', 'Professor', '2007', '86', '2013', '2', '', 'Rajajinagar', '1', '2009', '75', '2015', '8', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-07-03 12:47:37', 2, '67', '68', 'Percentage', 'Percentage', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good', 'Average', 'Average', 'Good but need help', '', '', '', '', 'No', '', '', '', '', 'No', '', 'Nagarjuna college of Engg', 'VTU', 'SLNCE, Raichur', 'VTU', NULL, '', 'Yasin- Nagarjuna college of Engg', '', '24', 'Fresher'),
(312, 'Shruthi', '', '9980529212', '1', 'Website', '2015', '70', '2015', '2', '', 'Mysore', '1', '2015', '55', '', '', '', NULL, 'No', '', '', '', 'on', '', 'Yes', 'Monday to Friday', '', '', '2015-07-03 14:37:02', 3, '62', '', '', '', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good', 'on', 'on', 'on', '', '', '', '', 'No', '', 'IBM ', '', '', 'No', '', '', '', '', '', NULL, '          ', '', 'VLSI courses in Bangalore', '', 'Fresher'),
(313, 'ashwini', 'b.prakash4@gmail.com', '9035189611', '1', 'select', '', '89.28', '2013', '2', '', 'bangalore', '1', '', '70.3', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', '3 to 5 Lack', '2015-07-03 14:40:40', 3, '62.66', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good but need help', 'Good but need help', 'Good but need help', 'Average', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '24', 'Experience');
INSERT INTO `tbl_rvstudent` (`idrvstudent`, `name`, `email`, `phone`, `councellortype`, `came_through`, `sslc_passoutyear`, `tenth_percentage`, `deg_passoutyear`, `deg_department`, `deg_othercoursename`, `hometown`, `pgdip_coursename`, `puc_passoutyear`, `puc_percentage`, `pg_passoutyear`, `pg_department`, `pg_othercoursename`, `review_status`, `othercourses`, `other_coursename`, `other_institutename`, `other_courseduration`, `primary_reason`, `vlsi_rate`, `joboffer`, `timeduration`, `embedded_rate`, `income`, `created_date`, `idcouncellor`, `deg_percentage`, `pg_percentage`, `deg_percentagetype`, `pg_percentagetype`, `be_seatquota`, `be_attempt`, `be_subject`, `me_seatquota`, `me_attempt`, `me_subject`, `interested_in`, `vlsi_logic_design`, `vlsi_transistor_theory`, `vlsi_network_analysis`, `vlsi_hdl`, `embedded_C`, `embedded_Linux`, `embedded_RTOS`, `embedded_Microcontroller`, `education_gap`, `education_gap_reason`, `joboffer_company_name`, `joboffer_joining_date`, `joboffer_ctc`, `expectingjob`, `expecting_joboffer_company_name`, `me_college_name`, `me_university_name`, `be_college_name`, `be_university_name`, `resume_type`, `friendsname`, `professor_name`, `keywords`, `weeks_spare`, `studenttype`) VALUES
(314, 'Avinash', 'avinash.reddy402@gmail.com', '9035189611', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-03 15:01:15', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(315, 'naga vardhini', 'nagavardhini27@gmail.com', '8686256436', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-03 15:02:50', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(316, 'Shilpa', 'shilpadharne@gmail.com', '9632735597', '1', 'Website', '', '79', '2012', '8', '', 'Bsk', '1', '', '65', '2014', '8', '', NULL, 'No', '', '', '', 'Job in core industry', '', '', 'Monday to Friday', '', '', '2015-07-03 16:04:31', 3, '62', '69', 'Percentage', 'Percentage', 'Merit', 'Single', '', 'Payment', 'Single', '', 'Both', 'Good', 'Excellent', 'Good but need help', 'Average', 'Good', 'Average', 'Average', 'Excellent', 'No', '', '', '', '', 'No', '', 'AMC', 'VTU', 'BKIT', 'VTU', NULL, '', '', 'Embedded training Institutes', '24', 'Fresher'),
(317, 'Rintu', 'thomas.rintu19@gmail.com', '9495605578', '1', 'RV-VLSI-Alumini', '2009', '90', '2015', '2', '', 'Kerala', '1', '2011', '91.25', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-07-03 16:25:42', 3, '65.2', '', 'Percentage', 'CGPA', 'Payment', 'Backlog', 'Has 2 backlogs. Sub :Maths and AVE', 'Merit', 'Single', '', 'VLSI', 'Good', 'Good but need help', 'Average', 'Excellent', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', 'College of Engg. Adoor', 'Cochin University', NULL, '', '', '', '24', 'Fresher'),
(318, 'Gopi Boddu', 'gopiboddu505@gmailcom', '9160876686', '1', 'Friends', '2008', '85', '2014', '3', '', 'Hyb', '1', '2010', '80', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', '', 'Monday to Friday', '', 'less than 3 Lack', '2015-07-03 16:38:47', 3, '75', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good', 'Average', 'Good', 'Average', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', 'Oggal Engg College', 'JNTUK', NULL, 'Nawaz= working in Zilings', '', '', '24', 'Fresher'),
(319, 'N Venkatesh', 'nagellavenkatesh@gmail.com', '9943128841', '1', 'Friends', '2006', '90.16', '2012', '2', '', 'Kurnool District', '1', '2008', '92.6', '2015', '999', 'VLSI Design', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', '', '2015-07-04 13:25:48', 3, '70.71', '8.7', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Excellent', 'Good', 'Excellent', 'Good', '', '', '', '', 'Yes', 'GAT Coaching', '', '', '', 'No', '', '', 'VIT University', '', '', NULL, '', '', '', '24', 'Fresher'),
(320, 'N Venkatesh', 'nagellavenkatesh@gmail.com', '9943128841', '1', 'Friends', '2006', '90.16', '2012', '2', '', 'Kurnool District', '1', '2008', '92.6', '2015', '999', 'VLSI Design', NULL, 'No', '', '', '', '', '', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-07-04 13:37:36', 3, '70.71', '', '', '', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Excellent', '', '', '', '', '', '', '', 'No', 'GATE Coaching', '', '', '', 'No', '', '', 'VIT University', '', '', NULL, '                    ', '', '', '24', 'Fresher'),
(321, 'T SivaRam Gupta', 'sivaramguptat@gmail.com', '9494980294', '1', 'Friends', '2005', '71.50', '2011', '2', '', '', '1', '2007', '77.30', '2015', '999', 'VLSI', NULL, 'No', '', '', '', 'on', '', '', 'Monday to Friday', '', 'less than 3 Lack', '2015-07-04 13:51:27', 3, '68.36', '', '', '', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Excellent', 'on', 'on', 'on', '', '', '', '', 'No', 'GATE Coaching ', '', '', '', 'No', '', '', 'VIT University', '', '', NULL, '          ', '', '', '24', 'Fresher'),
(322, 'Bhaskar Reddy', 'bhaskar.bgla@gmail.com', '9738651282', '1', 'select', '2006', '84.6', '2012', '2', '', 'Tirupati', '1', '2008', '92', '2015', '999', 'VLSI Design', NULL, 'No', '', '', '', 'Job in core industry', '', 'Yes', 'Weekend Part Time', '', 'less than 3 Lack', '2015-07-04 13:57:24', 3, '73.48', '8.1', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Excellent', 'Good', 'Excellent', 'Good', '', '', '', '', 'Yes', 'GATE Coaching', 'CTS software company', '', '', 'No', '', '', 'VIT University', '', '', NULL, '', '', '', '24', 'Fresher'),
(323, 'B G Yadhubhushan', 'yadhubhushanyb@gmail.com', '8500075255', '1', 'Industry Reference', '2008', '67', '2014', '2', '', 'Anantapur', '1', '2010', '67', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-07-04 14:34:43', 3, '60.6', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'EMBEDDED', '', '', '', '', 'Excellent', 'Average', 'Average', 'Average', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '24', 'Fresher'),
(324, 'Abhishek', 'abhishekmahuvagara@gmail.com', '8460462621', '1', 'Website', '', '71.69', '2015', '2', '', 'Gujarat', '1', '', '59.63', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', '', '2015-07-04 15:03:47', 3, '69.4', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good', 'Good but need help', 'Average', 'Average', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', 'VLSI design courses institute in Bangalore', '24', 'Fresher'),
(325, 'Durga Laxmi', 'durga.laxmi09@gmail.com', '9505641628', '1', 'RV-VLSI-Alumini', '', '81', '2012', '2', '', 'Vishakapatnam', '1', '', '83', '2014', '8', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', '', '2015-07-04 15:32:05', 3, '67', '65', 'Percentage', 'Percentage', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', 'Fresher'),
(326, 'sumangala', 'nsumangalareddy92@gmail.com', '8971346702', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-06 12:41:42', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(327, 'sarathchandra', 'pasupuletisarath01@gmail.com', '9502358145', '1', 'Friends', '2009', '75', '2015', '2', '', 'Vijawada', '2', '2011', '72', '', '', '', NULL, 'Yes', 'Hardware networking', 'TMTES', '5 months', 'Job in core industry', '', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-07-06 14:56:50', 3, '68', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'EMBEDDED', '', '', '', '', 'Average', '', '', 'Average', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, 'Cousin', '', '', '24', 'Fresher'),
(328, 'Deepalee ', 'deepalee31593@gmail.com', '9341072090', '1', 'Friends', '', '73.4', '2015', '2', '', 'Mangalore', '1', '', '74', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-06 15:01:24', 3, '74', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'Both', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(329, 'subbarao', 'subbuwithu27@gmail.com', '7207842926', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-07 13:11:19', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(330, 'Koushik bhattacharyya', 'k.bhattacharyya10@gmail.com', '9475628398', '1', NULL, NULL, NULL, NULL, NULL, NULL, NULL, '999', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, 0, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, 'RV-VLSI Website', NULL, NULL, NULL, NULL, NULL),
(331, 'praksh nayak', 'pradyotkumarnayak@gmail.com', '7377943815', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-10 11:18:12', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(332, 'Sutapa Barua', 'sutapa2211@gmail.com', '9739011035', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-10 11:21:29', 1, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(333, 'RAVIRAM', 'ramravi.p@gmail.com', '8508358158', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-10 11:23:53', 1, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(334, 'Koushik Bhattacharyya', 'k.bhattacharyya10@gmail.com', '9475628398', '1', NULL, NULL, NULL, NULL, NULL, NULL, NULL, '999', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, 0, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, 'RV-VLSI Website', NULL, NULL, NULL, NULL, NULL),
(335, 'Rakesh S K', 'rakeshsk39@gmail.com', '9738300235', '1', 'Website', '2007', '85', '2013', '2', '', 'Mysore', '1', '2009', '78', '2015', '999', 'Digital Eletronics', NULL, 'Yes', 'C and C++', 'NIIT', '6 months', 'Job in core industry', '', 'Yes', 'Monday to Friday', '', 'less than 3 Lack', '2015-07-10 12:46:42', 3, '72', '66', 'Percentage', 'Percentage', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good', 'Good', 'Good', 'Good but need help', '', '', '', '', 'No', '', 'Tenet Technetronics', 'August', 'not yet discussed', 'No', '', 'Vidhya Vikas', 'VTU', 'MET', 'VTU', NULL, '', '', 'VLSI training Institutes in Banglore', '24', 'Fresher'),
(336, 'sureshkumar', 'suresh4win36@gmail.com', '9865359574', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-10 12:49:10', 1, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(337, 'chandana', 'chandhu147@gmail.com', '8142741074', '1', 'Website', '2003', '86', '2009', '2', '', 'Tirupati', '1', '2005', '83.9', '2012', '999', 'VLSI', NULL, 'No', '', '', '', '', '', 'No', 'Monday to Friday', '', 'greater than 5 Lack', '2015-07-10 16:37:01', 1, '72', '', '', '', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good', 'on', 'on', 'on', '', '', '', '', 'No', 'after Btech- 1 yr gap= preparing for GATE', '', '', '', 'No', '', '', 'Autonomus', '', 'JNTUH', NULL, '          ', '', 'Best VLSI institutes in Banglore', '24', 'Fresher'),
(338, 'Sukeerthi', 'v.sukeerthi@gmail.com', '9535632946', '1', 'Friend of Friend', '2008', '94', '2014', '2', '', 'Mahadevpura', '2', '2010', '89', '', '', '', NULL, 'No', '', '', '', 'on', '', 'No', 'Monday to Friday', '', 'greater than 5 Lack', '2015-07-29 17:40:20', 3, '8.8', '', '', '', 'Merit', 'Single', '', 'Merit', 'Single', '', 'EMBEDDED', '', '', '', '', 'on', 'on', 'on', 'on', 'No', '', '', '', '', 'No', '', '', '', 'Amrutha School oF Engg', 'VTU', NULL, '          ', '', '', '24', 'Experience'),
(339, 'dilip kumar', 'dilip.gaileo@gmail.com', '9886468585', '1', 'Website', '2009', '84', '2015', '2', '', 'HSR Layout', '2', '2011', '85', '', '', '', NULL, 'No', '', '', '', 'on', '', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-07-29 17:32:42', 1, '75', '', '', '', 'Merit', 'Single', '', 'Merit', 'Single', '', 'EMBEDDED', '', '', '', '', 'on', 'on', 'on', 'on', 'No', '', '', '', '', 'No', '', '', '', 'Kuppam Engg College', 'JNTU', NULL, '          ', '', 'Embedded Institutes in Banglore', '24', ''),
(340, 'prashanth', 'prashanthbn38@gmail.com', '9632332999', '1', 'Website', '2009', '72', '2015', '2', '', 'Chikkaballapur', '1', '2011', '70', '', '', '', NULL, 'No', '', '', '', 'on', '', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-07-29 17:27:13', 3, '61', '', '', '', 'Merit', 'Single', '', 'Merit', 'Single', '', 'EMBEDDED', '', '', '', '', 'on', 'on', 'on', 'on', 'No', '', '', '', '', 'No', '', '', '', 'SJCIT', 'VTU', NULL, '          ', '', 'VLSI Institutes in Banglore', '24', 'Fresher'),
(341, 'kirti', 'logontokeerthi11@gmail.com', '8019435569', '1', 'Website', '2007', '81', '2013', '3', '', 'Marathahalli', '2', '2009', '89', '2015', '999', 'Power Electronics and Drive', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', 'greater than 5 Lack', '2015-07-21 11:58:23', 3, '78.6', '84', 'Percentage', 'Percentage', 'Merit', 'Single', '', 'Merit', 'Single', '', 'EMBEDDED', '', '', '', '', 'Average', 'Average', 'Average', 'Good but need help', 'No', '', '', '', '', 'No', '', '', 'SRM ', 'Narayana Engg College', 'JNTUA', NULL, '', '', 'Embedded courses in Banglore', '24', 'Fresher'),
(342, 'Vishal', '', '9449435621', '1', 'Govt Reference', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, 'No', '', '', '', '', '', '', '', '', '', '2015-07-21 14:05:08', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', 'Fresher'),
(343, 'Vishal', '', '9449435621', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, 'No', '', '', '', '', '', '', '', '', '', '2015-07-21 14:10:45', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(344, 'kalavala jagan mohan reddy', 'kalavalajagan@gmail.com', '8500530293', '1', 'Friends', '2009', '82', '2015', '2', '', 'Ananthpur', '1', '2012', '77', '', '', '', NULL, 'Yes', 'tgdca', 'ananthapur', '6mths', '', '', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-07-27 18:18:23', 1, 'waiting fo', '', '', '', 'Merit', 'Backlog', 'optical comm, embeded realtime sys,control sys', 'Merit', 'Single', '', 'VLSI', 'Good but need help', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', 'AP', NULL, '                              ', '', '', '24', 'Fresher'),
(345, 'GNANASEKARAN.C', 'gnanasekaroct93@gmail.com', '8807529114', '1', 'Website', '', '', '2015', '1', '', 'Bangalore-560076.', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-21 16:01:17', 2, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', 'application received for a job at NSPL', '', ''),
(346, 'Gaddameedi Harish Goud', 'harish.risingsun@gmail.com', '9246040475', '1', 'Friends', '2007', '70.6', '2013', '2', '', 'Hyb', '1', '2009', '87.6', '2015', '999', 'VLSI', NULL, 'No', '', '', '', 'on', '', 'No', 'Monday to Friday', '', '3 to 5 Lack', '2015-07-24 10:36:39', 3, '75.06', '', '', '', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good but need help', 'on', 'on', 'on', '', '', '', '', 'No', '', '', '', '', 'No', '', 'Gitam School School of Tech.', 'Gitam ', 'Vivekananda Istitute of Engg and tech.', 'JNTUH', NULL, 'Vinay (working in Robert bosch)          ', '', '', '24', 'Fresher'),
(347, 'M YESHWANTH SINGH', 'yeshwanthsingh34@gmail.com', '9952542367', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-21 16:41:28', 1, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(348, 'babli kumari', 'bablikumari850@gmail.com', '7792097246', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-21 17:05:44', 1, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(349, 'Aanchal Pande', 'aanchalpande123@gmail.com', '9422996551', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-21 17:10:02', 1, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(350, 'moorthi', 'balamoorthi123@gmail.com', '8679146115', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-21 17:14:20', 1, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(351, 'Janapriya A S', 'janakitece@gmail.com', '9677 496 800', '1', 'Website', '', '', '2015', '1', '', 'Bangalore', '999', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-21 18:09:08', 1, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', 'Me student looking for a job, resume uploded on NSPL', '', ''),
(352, 'SIVA KUMAR.K', 'kathisiva111@gmail.com', '8985214051', '1', 'Website', '2008', '68.33%', '2015', '1', '', 'Ananthapur', '999', '2010', '86.7%', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-21 18:39:08', 2, '72.69%', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', 'JNTUA', 'JNTUA', NULL, '', '', 'resceived a  resume on rvvlsi. candidate is looking for a job.', '', ''),
(353, 'Raju Ghandhi', '', '9047902065', '1', 'Website', '2006', '83', '2012', '2', '', 'Nagapatnam', '999', '2008', '79', '2015', '999', 'VLSI design', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', '', '', '', '2015-07-22 12:02:57', 3, '70', '82', 'Percentage', 'Percentage', 'Merit', 'Backlog', '', 'Payment', 'Single', '', 'VLSI', 'Good but need help', 'Good', 'Good', 'Good', '', '', '', '', 'Yes', 'worked for any year after be and then took up ME', '', '', '', 'No', '', 'karpaga vinayaka college of eng and tec', 'Anna university', 'perumal mani magalay, hosur', 'Anna university', NULL, '', '', 'naukri has sent him RVVLSI details, he is looking for ajob', '', 'Fresher'),
(354, 'Naveenkumar T', ' naveenview@gmail.com', ' 9445339182', '1', 'Website', '2004', '96.60%', '2010', '2', '', 'Ayanavaram,', '999', '2006', '87%', '2015', '2', '', NULL, 'No', '', '', '', 'Job in core industry', '', '', '', '', '3 to 5 Lack', '2015-07-22 18:48:52', 3, '81.49%', '', '', '', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Excellent', 'Good', 'Good', 'Excellent', '', '', '', '', 'No', '', '', '', '', 'No', '', 'PSG College of Technology, Coimbatore.', 'Anna university', 'R.M.D Engineering College, Anna University, Chennai', '', NULL, '                    ', '', 'he is looking for a job, job req received on info@nanochips', '', 'Experience'),
(355, 'M Vinaya', 'vinuvinay53@gmail.com', '9663173780', '1', 'Website', '2007', '83', '2013', '10', '', 'Ramanagaram', '1', '2009', '76', '', '2', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', '', '', '', '2015-07-22 17:53:48', 3, '', 'awaiting r', 'CGPA', 'Percentage', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', 'Sir MVIT', 'VTU', '', '', NULL, '', '', 'They learnt abut us through VTU notificaion for Mtech internship,', '', 'Fresher'),
(356, 'Santosh S', 'mgs.santhosh@gmail.com', '9535577267', '1', 'Website', '2005', '89.28', '2011', '2', '', 'Bangalore', '1', '2007', '80', '2015', '2', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', '', '', '', '2015-07-22 18:03:50', 3, '6.12', '', '', '', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'Yes', 'working', '', '', '', 'No', '', 'Sir MVIT', 'VTU', '', 'VTU', NULL, '          ', '', 'was looking for more details on the mtech internship, and wanted a job placement', '', 'Fresher'),
(357, 'S.Harish Balaji', 'harishbalaji.s19@gmail.com', '9787275158', '1', 'select', '2009', '84', '2015', '1', '', 'Coimbatore', '1', '2011', '87', '', '', '', NULL, 'No', '', '', '', '', '', 'No', '', '', 'less than 3 Lack', '2015-07-23 12:32:45', 3, '7.18', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good', 'Good but need help', 'Good but need help', 'Good but need help', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', 'Kathir  College  Of   Engineering,Coimbatore', 'Anna university', NULL, '', '', '', '', ''),
(358, 'Rani', 'ranianits@gmail.com', '8892565013', '1', 'Professor', '2007', '94', '2013', '3', '', 'Madivala', '1', '2009', '87', '2015', '8', '', NULL, 'Yes', 'Personal development course', 'Govt', '1.5 months', 'Job in core industry', '', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-07-23 13:27:41', 3, '68', '70', 'Percentage', 'Percentage', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good', 'Good', 'Good', 'Good but need help', '', '', '', '', 'No', '', '', '', '', 'No', '', 'TOCE', 'VTU', 'CIT, Tumkur', 'VTU', NULL, '', 'Vivek, TOCE', '', '24', 'Fresher'),
(359, 'Dalen Rodney Crasta.', 'dalencrasta@gmail.com', '09686919334', '1', 'Website', '2007', '90.24', '2013', '2', '', 'Neermarga, Mangalore', '999', '2009', '86.33', '2015', '2', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'Yes', '', '', '', '2015-07-23 13:45:41', 3, '73.91', '8.46', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good', 'Good but need help', 'Good but need help', 'Good', '', '', '', '', 'No', '', 'Infosys', '', '', 'No', '', 'NMAMIT, Nitte,  Magalore', '', 'St. Joseph Engineering  College, Mangalore.', '', NULL, '', '', 'Job application received on NSPL', '', 'Fresher'),
(360, 'MITHIN MATHEW', 'E-Mail:mithinmathew13@gmail.com', '9567438908,9633951579', '1', 'Friends', '2008', '79', '2014', '2', '', 'Kottayam', '1', '2010', '69', '', '', '', NULL, 'No', '', '', '', 'on', '', 'No', '', '', 'less than 3 Lack', '2015-07-23 14:10:49', 3, '75', '', '', '', 'Merit', 'Single', '', 'Merit', 'Single', '', 'EMBEDDED', '', '', '', '', 'Average', 'Good but need help', 'Average', 'Good but need help', 'No', '', '', '', '', 'Yes', '', '', '', '', 'Anna university', NULL, '          ', '', '', '', 'Fresher'),
(361, 'kishore roy choudhury', 'krcpuncha@gmail.com', '9433669230', '1', 'Website', '2009', '79', '2015', '2', '', 'kolkatta', '2', '2011', '68.25', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', '', '', '', '2015-07-23 16:04:15', 3, '70.3', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'EMBEDDED', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', 'westbengal university of technology', NULL, '', '', 'embeded courses', '', 'Fresher'),
(362, 'Sagar', 'sagarvs3@gmail.com', '7066064376', '1', 'Friends', '2005', '70', '2013', '2', '', '', '1', '2007', '55', '', '', '', NULL, 'Yes', 'PGD VLSI', 'CDACTS PUNE', '', 'on', '', 'No', 'Weekend Part Time', '', '', '2015-07-23 17:13:57', 3, '58', '', '', '', 'Payment', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good', 'on', 'on', 'on', '', '', '', '', 'No', '1 YAER DUE TO BACKLOG', '', '', '', 'No', '', '', '', 'DMCE', 'MUMBAI UNIVERSITY', NULL, '          ', '', '', '', ''),
(363, 'sagar n j', 'sagarnj19@gmail.com', '7204198000', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-23 16:45:35', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(364, 'Ashutosh', 'ashubhatt.ec@gmail.com', '9998890500', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-23 17:11:10', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(365, 'JIGNESH GOHEL', 'goheljignesh199@gmail.com', '9913400079', '1', 'select', '2002', '87.29', '2011', '2', '', '', '1', '', '', '2014', '8', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-23 17:52:40', 3, '69.94', '66.50', 'Percentage', 'Percentage', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', 'School of Engg.  ', ' R.K. University', 'V.V.P. Engg. College  ', 'Saurashtra University', NULL, '', '', '', '', ''),
(366, 'Kandula Jagadeesh', 'jagadeesha442@gmail.com', '9704360567', '1', 'Website', '2005', '84.83', '2011', '2', '', 'warangle', '8', '2007', '84.8', '2015', '2', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', '', '', 'less than 3 Lack', '2015-07-24 11:55:24', 3, '66.34', '', '', '', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Excellent', 'Excellent', '', 'Good', '', '', '', '', 'Yes', 'preparing for PG', '', '', '', 'No', '', 'nat , warangle', 'NAT', 'aditya ins of tec and managament', 'JNTUA', NULL, '          ', '', 'has applied for a job on ', '', ''),
(367, 'Krishna Kanth', 'krissjackk@gmail.com', '9642912911', '1', 'Website', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-23 18:22:11', 2, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(368, 'lekhan k', 'lekhankallare26@gmail.com', '9945348499', '1', 'Website', '2009', '73', '2015', '2', '', 'Nagarabhavi', '2', '2011', '54', '', '', '', NULL, '', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', '3 to 5 Lack', '2015-07-23 18:26:04', 3, '62', '', 'Percentage', 'CGPA', 'Payment', 'Backlog', 'had 1 backlog and cleared', 'Merit', 'Single', '', 'EMBEDDED', '', '', '', '', 'Average', 'Average', 'Average', 'Average', 'Yes', 'after 12th has 1yr gap', '', '', '', 'No', '', '', '', 'RIT, Hassan', 'VTU', NULL, '', '', 'VTU', '24', 'Fresher'),
(369, 'BABU', 'babup@bpinteriorservice.com', '9962015253', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-23 18:26:04', 2, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(370, 'Vishwanath Sajjan', 'vishwasajjan24@gmail.com', '9886595241', '1', 'Website', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-23 18:33:48', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(371, 'Prakash', 'prakash_ece2006@yahoo.in', '9994529716', '1', 'select', '2004', '75', '2010', '2', '', 'pondicherry', '1', '2006', '58.', '', '', '', NULL, 'Yes', 'pcb designing geda software', '', '2 weeks', 'Job in core industry', '', '', '', '', '', '2015-07-23 19:11:26', 3, '72.5', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Average', 'Average', 'Average', 'Average', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(372, 'Biplab Roy', 'bplb.roy@gmail.com', '8116689296', '1', 'Website', '', '', '2015', '1', '', 'Durgapur', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-24 13:59:25', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', 'VLSI', '', 'Fresher'),
(373, 'preethi c', 'preethi.thyagi@gmail.com', '9448581858', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-24 15:59:24', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(374, 'Priyanka', 'Priyankakhanage', '7411257501', '1', 'Website', '', '', '2015', '1', '', 'Bangalore', '999', '', '', '', '', '', NULL, '', '', '', '', '', '', 'No', '', '', '', '2015-07-24 16:04:23', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', 'VTU notification received for MTech internship', '', 'Fresher'),
(375, 'pooja', 'pooja.arali41@gmail.com', '7848997261', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-24 16:10:22', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(376, 'Gaurav Ramdas Sali', 'gauravsali727@gmail.com', '9403347593', '1', 'Friends', '2007', '74', '2015', '10', '', 'Kollapur', '2', '2011', '64', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', '', 'Monday to Friday', '', 'greater than 5 Lack', '2015-07-24 16:41:41', 1, '68', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'EMBEDDED', '', '', '', '', 'Average', 'Average', 'Average', 'Average', 'Yes', 'After Diploma has 2 yrs gap.', '', '', '', 'No', '', '', '', 'Bharathi Vidhyapeet College of Engg.', 'Shivaji University', NULL, 'Classmate', '', '', '24', 'Fresher'),
(377, 'ANKUR SHRIVASTAVA', 'ankurshri001@gmail.com', '9448109001', '1', 'Friends', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-24 17:36:32', 1, '', '', '', '', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '          ', '', '', '', ''),
(378, 'Omkar Shridhar Joshi', 'joshi.omkar100@gmail.com', '9763020810', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-24 16:46:47', 1, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(379, 'Isha', 'isha.sankhla@gmail.com', '8197239401', '1', 'Website', '', '', '2015', '1', '', 'Bangalore', '1', '', '', '2014', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-24 17:01:27', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(380, 'sairam', 'sairam.sairam275@gmail.com', '7842138832', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-24 17:02:46', 1, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(381, 'SIBI R', 'sibiravichandran4294@gmail.com', '9489486445', '1', 'Website', '2009', '89.8', '2015', '2', '', 'Indiranagar', '2', '2011', '88', '', '', '', NULL, 'No', '', '', '', 'on', '', 'No', 'Monday to Friday', '', '3 to 5 Lack', '2015-07-24 18:00:49', 1, '8.8', '', '', '', 'Merit', 'Single', '', 'Merit', 'Single', '', 'EMBEDDED', '', '', '', '', 'on', 'on', 'on', 'on', 'No', '', '', '', '', 'No', '', '', '', 'Kalasalingam University', 'Kalasalingam University', NULL, '          ', '', 'Best Embedded Institutes in Banglore', '24', 'Fresher'),
(382, 'D venkateshu', 'venkateshu341@gmail.com', '8179635260', '1', 'select', '2009', '51', '2015', '2', '', 'TIRUPATHI', '1', '2011', '64.1', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', '', 'Monday to Friday', '', '', '2015-07-24 17:46:16', 3, '64', '', 'Percentage', 'CGPA', 'Payment', 'Single', '', 'Payment', 'Single', '', 'VLSI', 'Good but need help', 'Good', 'Average', 'Good', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', 'KMM COLLEGE', 'JNTUA', NULL, '', '', '', '', 'Fresher'),
(383, 'amit kumar jha', '', '9752750866', '1', 'Website', '2009', '69.4', '2015', '2', '', 'delhi', '1001', '2011', '66.4', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-07-24 18:17:19', 3, '85.4', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Average', 'Good', 'Excellent', 'Average', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', 'NIIST, Bophal', 'RGTU', NULL, '', '', 'VLSI', '', 'Fresher'),
(384, 'Sudhakar', 'Sudhakar.kv25@gmail.com', '8050747034', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-24 18:52:48', 2, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(385, 'SWAGATO DAS', 'SWDAS13013@GMAIL.COM', '9547534306', '1', 'Website', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-24 19:03:19', 2, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', 'vlsi asic', '', 'Fresher'),
(386, 'Swetha M', 'm02.swetha@gmail.com', '9008354867', '1', 'Website', '', '', '2015', '1', '', '', '1000', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-24 19:09:17', 1, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', 'vlsi', '', 'Fresher'),
(387, 'pk', 'lmlk@gmail.com', '5555555555', '1', NULL, NULL, NULL, NULL, NULL, NULL, NULL, '999', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, 0, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, 'RV-VLSI Website', NULL, NULL, NULL, NULL, NULL),
(388, 'rohit malagi', 'malagirohit@gmail.com', '9449411511', '1', 'Website', '2007', '89.28', '2013', '2', '', 'belguam', '1', '2009', '70.10', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', '', '2015-07-27 13:18:01', 3, '64.45', '73 TILL 3R', 'Percentage', 'Percentage', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good', 'Good', 'Good', 'Good', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', 'KLS G IT', 'VTU', NULL, '', '', 'VLSI', '', 'Fresher'),
(389, 'Neetha dsa', 'neethadsa1@gmail.com', '8050193936', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-27 14:14:01', 1, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(390, 'JEGANATHAN', 'jegu1989@gmail.com', '9994222435', '1', 'Website', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-27 14:21:09', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(391, 'Aartee', '25aarteekhaladkar@gmail.com', '8087477004', '1', 'Website', '2009', '83.38', '2015', '2', '', '', '1', '2012', '65, diplom', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'Yes', 'Monday to Friday', '', 'less than 3 Lack', '2015-07-31 14:49:19', 2, '62', '', '', '', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good', 'Average', 'Good', 'Average', '', '', '', '', 'No', '', 'mainco exim', 'did not join', 'not ', 'No', '', '', '', '', 'Pune university ', NULL, '          ', '', '', '', ''),
(392, 'JEGANATHAN', 'jegu1989@gmail.com', '9994222435', '1', 'Website', '', '82', '2011', '3', '', 'Chennai', '2', '', '78', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-07-27 15:08:22', 3, '73.2', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'EMBEDDED', '', '', '', '', 'Good', 'Average', 'Average', 'Average', 'No', '', '', '', '', 'No', '', '', '', '', 'Anna university', NULL, '', '', 'Embedded courses in Banglore', '24', ''),
(393, 'YADAIAH', 'YADAIAH.g@rediffmail.com', '9480186667', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-27 15:17:45', 1, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(394, 'vinay kumar c v', 'vinay.c.v51@gmail.com', '8197553920', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-27 15:19:01', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(395, 'Gladys kiruba', 'gladys.kiruba@gmail.com', '7411540829', '1', 'Website', '2002', '81', '2008', '2', '', 'BLR', '1', '2004', '78', '2010', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', '', 'Monday to Friday', '', '', '2015-07-27 15:19:41', 3, '75', '7.8', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good', 'Good', 'Good', 'Good', '', '', '', '', 'No', '', '', '', '', 'No', '', 'Karunya university, ', 'Karunya University', 'PSN college of ET', 'Anna university', NULL, '', '', '', '', 'Experience'),
(396, 'chetan um', 'umckgd@gmail.com', '9008647224', '1', 'Website', '2010', '73.76', '2015', '2', '', 'Bellary', '2', '2012', '70', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-07-27 15:55:17', 3, '60', '', 'Percentage', 'CGPA', 'Merit', 'Backlog', 'M1', 'Merit', 'Single', '', 'EMBEDDED', '', '', '', '', 'Average', 'Average', 'Average', 'Good but need help', 'No', '', '', '', '', 'No', '', '', '', 'Govt Engg college , Raichur', 'VTU', NULL, '', '', 'VTU Website and news paper', '24', 'Fresher'),
(397, 'Suruchi Patel ', 'suruchi.patel336@gmail.com', '9665789307', '1', 'Website', '2006', '82.66', '2012', '2', '', 'nagpur', '1', '2008', '65.62', '2014', '8', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', 'greater than 5 Lack', '2015-07-27 16:52:55', 3, '65.62', '68.2', 'Percentage', 'Percentage', 'Payment', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good', 'Good but need help', 'Average', 'Average', '', '', '', '', 'No', '', '', '', '', 'No', '', 'YCC Nagpur', 'atonomous University', 'JIT nagpur', 'Nagpur University', NULL, '', '', '', '', ''),
(398, 'Brijesh dubey', 'brijesh0369852@gmail.com', '7827699694', '1', 'select', '2008', '57', '2015', '2', '', '', '1', '2010', '68', '', '', '', NULL, 'Yes', 'physical design', 'CMC', '6 weeks', 'Job in core industry', '', 'No', 'Monday to Friday', '', '', '2015-07-27 17:51:56', 3, '70', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good but need help', 'Good', 'Good', 'Good', '', '', '', '', 'Yes', '', '', '', '', 'No', '', '', '', 'skyline ', 'UPTU', NULL, '', '', '', '', ''),
(399, 'CHETHAN D CHAVAN', 'chethan.chavan.d@gmail.com', '8497871319', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-27 19:16:16', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(400, 'Arnic Roy Chowdhury', 'arnic2429@gmail.com', '9800708963 / 9432938123', '1', 'Website', '2009', '78', '2015', '1', '', '', '1', '2011', '68.28', '', '', '', NULL, '', '', '', '', '', '', 'No', '', '', '', '2015-07-27 19:41:46', 2, '7.30', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', 'Mallabhum Institute Of Technology', 'West Bengal University of Technology', NULL, '', '', '', '', ''),
(401, 'Bavusaheb Kunchanu', 'arunask1312@gmail.com', '8884174989', '1', 'Website', '', '', '2015', '1', '', '', '999', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-27 20:03:45', 3, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', 'VTU notification received for MTech internship', '', 'Fresher'),
(402, 'RAVINDRA.V.S.', 'ravindravs.rvs@gmail.com', '7204325626', '1', 'Website', '', '', '2015', '1', '', 'Bangalore', '999', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-29 13:01:26', 2, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', 'VTU notification received for MTech internship', '', 'Experience'),
(403, 'Swetha M', 'shwetha.m1691@gmail.com', '9448770935,9481015738', '1', 'Website', '2007', '87', '2013', '8', '', 'Sullia', '1000', '2009', '65', '2015', '8', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', '', '', 'greater than 5 Lack', '2015-07-29 16:16:30', 3, '69', '', '', '', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Excellent', 'Excellent', 'Good but need help', 'Good but need help', '', '', '', '', 'No', '', '', '', '', 'No', '', 'Srinivas I T', 'VTU', 'KVGCE', 'VTU', NULL, '          ', '', '', '', 'Fresher'),
(404, 'dinesh kumar', '', '', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-29 16:34:00', 1, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(405, 'ankush khotpal', 'ankush.khotpal', '9766591194', '1', 'Website', '', '50', '2014', '2', '', 'Nagpur', '2', '', '55', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', '', '', '', '', '2015-07-29 17:19:11', 3, '58.47', 'DIPLOMA 58', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'EMBEDDED', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', 'TGPCET', 'N', NULL, '', '', 'google browse and website tesimonial ref', '', 'Experience'),
(406, 'Rahul', 'rahultiwari0786@gmail.com', '8884757833', '1', 'select', '', '', '2015', '1', '', '', '2', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-29 17:45:47', 1, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'EMBEDDED', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(407, 'Vijaya Madhav Akella', 'madhavav93@gmail.com', '7382119175', '1', 'Website', '2008', '81.8', '2014', '2', '', '', '1', '2010', '82.9', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'Yes', 'Monday to Friday', '', '', '2015-07-29 19:16:55', 3, '64.78', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good but need help', 'Good but need help', 'Good', 'Good but need help', '', '', '', '', 'No', '', 'hcl infosystems', 'wanted to write gate, so did not take it', '', 'No', '', '', '', 'RIET, Rajmandri', 'JNTUA, Kakinada', NULL, '', '', 'design', '', ''),
(408, 'JIJENTH', 'jijenthm248@yahoo.com', '9980379859', '1', 'Website', '', '', '2015', '2', '', 'Bangalore', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-30 12:01:31', 1, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(409, 'Manjula N', 'mnreddy855@gmail.com', '9686862144', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-30 12:05:13', 1, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(410, 'Ahuti Patel', '', '9173643882', '1', 'Website', '2009', '77', '2015', '2', '', '', '3', '2011', '62', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-07-31 18:35:07', 2, '7.68', '', '', '', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good', 'Good but need help', 'Good', 'Average', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', 'SVMIT, BHURUCH', 'GTU', NULL, '                    ', '', '', '24', ''),
(411, 'hari prasad', 'hariprasad546@gmail.com', '9030585875', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-30 12:38:39', 2, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(412, 'Sharvan Ranjan', 'ranjansarwan@gmail.com', '7795038298', '1', 'Website', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-31 16:29:20', 1, '', '', '', '', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '          ', '', '', '', 'Fresher'),
(413, 'PRIYANKA', 'priyankabgowda@gmail.com', '9743232483', '1', 'Website', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-30 12:51:01', 2, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(414, 'vinoth kumar', 'vvkumareee@gmail.com', '7667536156', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-30 12:52:59', 1, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(415, 'Anand Swarup', 'swaroop.anand693@gmail.com', '9032032036', '1', 'select', '', '', '2015', '1', '', '', '2', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-30 12:55:46', 1, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(417, 'Afra', 'mrs.safeer@gmail.com', '7259740601', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-30 13:01:00', 1, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', '');
INSERT INTO `tbl_rvstudent` (`idrvstudent`, `name`, `email`, `phone`, `councellortype`, `came_through`, `sslc_passoutyear`, `tenth_percentage`, `deg_passoutyear`, `deg_department`, `deg_othercoursename`, `hometown`, `pgdip_coursename`, `puc_passoutyear`, `puc_percentage`, `pg_passoutyear`, `pg_department`, `pg_othercoursename`, `review_status`, `othercourses`, `other_coursename`, `other_institutename`, `other_courseduration`, `primary_reason`, `vlsi_rate`, `joboffer`, `timeduration`, `embedded_rate`, `income`, `created_date`, `idcouncellor`, `deg_percentage`, `pg_percentage`, `deg_percentagetype`, `pg_percentagetype`, `be_seatquota`, `be_attempt`, `be_subject`, `me_seatquota`, `me_attempt`, `me_subject`, `interested_in`, `vlsi_logic_design`, `vlsi_transistor_theory`, `vlsi_network_analysis`, `vlsi_hdl`, `embedded_C`, `embedded_Linux`, `embedded_RTOS`, `embedded_Microcontroller`, `education_gap`, `education_gap_reason`, `joboffer_company_name`, `joboffer_joining_date`, `joboffer_ctc`, `expectingjob`, `expecting_joboffer_company_name`, `me_college_name`, `me_university_name`, `be_college_name`, `be_university_name`, `resume_type`, `friendsname`, `professor_name`, `keywords`, `weeks_spare`, `studenttype`) VALUES
(418, 'ISHWAR VILAS BHOGE', 'bhogei007@gmail.com', '9975881349', '1', 'Website', '2006', '73.73', '2012', '7', '', 'belguam', '2', '2008', '78.82', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', '', 'Monday to Friday', '', '', '2015-07-30 13:50:47', 3, '69.8', '', '', '', 'Merit', 'Single', '', 'Merit', 'Single', '', 'EMBEDDED', '', '', '', '', 'Good but need help', 'Average', 'Average', 'Excellent', 'No', '', '', '', '', 'No', '', '', '', 'GOVERNMENT COLLEGE, belguam', 'NMU', NULL, '          ', '', 'vlsi embeded training instites', '', 'Experience'),
(419, 'Manikandan Ramasamy', 'manikandan_ramasamy@yahoo.com', '8792576720', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-30 13:04:29', 1, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(420, 'ANKUR SHRIVASTAVA', 'ankurshri001@gmail.com', '9448109001', '1', 'select', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-30 13:08:48', 1, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(421, 'Akhila', 'akhilareddy014@gmail.com', '7731928238', '1', 'Friends', '', '', '2015', '2', '', 'Hyb', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-30 13:16:29', 1, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, 'seniors ', '', '', '', ''),
(422, 'keerthana k.s', 'keerthanareddy076@gmail.com', '8553613652', '1', 'Website', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-30 13:23:37', 1, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(423, 'Omkar Shridhar Joshi', 'joshi.omkar100@gmail.com', '9763020810', '1', 'Website', '2008', '79', '2015', '10', '', 'Pune', '2', '2010', '54', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', '3 to 5 Lack', '2015-07-30 13:57:35', 1, '59', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'EMBEDDED', '', '', '', '', 'Good', 'Average', 'Good', 'Excellent', 'Yes', 'has 1yr gap after 2 yr BE (year back)', '', '', '', 'No', '', '', '', 'Sharathchandra pawar college of Engg', 'Pune university', NULL, '', '', 'Embedded courses in Banglore', '24', 'Fresher'),
(424, 'Diganth P', 'diganthp123@gmail.com', '9535680506', '1', 'Website', '2007', '87.5', '2013', '2', '', 'Shikaripur, Shimogha', '1', '2009', '87', '2015', '8', 'VLSI', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-07-30 15:15:21', 1, '86', '85', 'Percentage', 'Percentage', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good', 'Good', 'Good', 'Good', '', '', '', '', 'No', '', '', '', '', 'No', '', 'Dr. AIT', 'VTU', 'East Point College of Engg', 'VTU', NULL, '', '', 'VLSI Institutes', '24', 'Fresher'),
(425, 'Archana V S', 'archanavs23@gmailcom', '9008315093', '1', 'Website', '2006', '96', '2012', '1', '', 'Bangalore', '1', '2008', '89', '2015', '8', '', NULL, 'No', '', '', '', 'Job in core industry', '', '', '', '', '', '2015-07-30 16:50:54', 2, '76', '8.64', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', 'VIT', 'V', '', '', NULL, '', '', '', '', 'Fresher'),
(426, 'Sanju Kumar kotambri', 'sanjukumar.s.kotambri@gmail.com', '8277155204', '1', 'Website', '', '', '2015', '1', '', '', '1', '', '', '2015', '8', '', NULL, 'No', '', '', '', 'other Technical services exams', '', '', '', '', '', '2015-07-30 16:55:17', 2, '', '61', 'CGPA', 'Percentage', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', 'NMIT', 'VTU', '', '', NULL, '', '', 'VTU notification received for MTech internship', '', ''),
(427, 'chandra shekar', 'chandru2601993@gmail.com', '7204450589', '1', 'Website', '', '', '2015', '1', '', 'Bangalore', '999', '', '', '2015', '8', '', NULL, 'No', '', '', '', 'other Technical services exams', '', '', '', '', '', '2015-07-30 16:59:45', 2, '', '60', 'CGPA', 'Percentage', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', 'NMIT', 'VTU', '', '', NULL, '', '', 'VTU notification received for MTech internship', '', 'Fresher'),
(428, 'Lavanya', 'aniranjansarma6@gmail.com', '9035621605', '1', 'Friend of Friend', '', '90', '2015', '2', '', 'AP', '1', '', '90', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-31 11:04:06', 1, '73', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', 'JNTUA', NULL, '', '', '', '', 'Fresher'),
(429, 'Dinesh Reddy', 'dineshreddyb7@gmail.com', '9032983982', '1', 'Website', '2009', '80', '2015', '2', '', 'Karnool', '2', '2011', '75', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-07-31 12:21:46', 1, '66', '', 'Percentage', 'CGPA', 'Payment', 'Single', '', 'Merit', 'Single', '', 'EMBEDDED', '', '', '', '', 'Good but need help', 'Average', 'Average', 'Average', 'No', '', '', '', '', 'No', '', '', '', 'Kottam College of Engg', 'JNTUA', NULL, '', '', 'Best Embedded institutes in Banglore', '24', 'Fresher'),
(430, 'pancham singh', 'spancham0@gmail.com', '9844765338', '1', 'select', '', '', '2015', '1', '', '', '2', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-07-31 17:34:23', 2, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'EMBEDDED', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(431, 'Meghna bhardwaj', 'Meghnaaabhardwaj@gmail.Com', '9711375912', '1', 'Website', '2007', '58', '2013', '2', '', 'Deldhi', '1', '2009', '54', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', '', 'Monday to Friday', '', '', '2015-07-31 18:15:15', 3, '61', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good but need help', 'Good', 'Good', 'Average', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', 'NIMS university', 'Jaipur', NULL, '', '', '', '24', 'Experience'),
(432, 'Naveen', 'naveenmegavath@gmail.com', '9502628364', '1', 'Friends', '2008', '67', '2014', '2', '', 'Hyb', '1000', '2011', '70', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-07-31 18:58:21', 1, '68', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good', 'Good', 'Good but need help', 'Average', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', 'Sri Ind Engg', 'JNTUH', NULL, 'Mahesh (Did VLSI course here)', '', '', '24', 'Fresher'),
(433, 'Nagaveni d sonkamble', 'Nagavenids6@gmail.com', '7795402566', '1', 'Website', '2007', '78.24%', '2013', '2', '', 'Bangalore', '999', '2009', '55.33%', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', '', '', '', '', '2015-08-03 12:56:33', 2, '63.37%', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', 'VTU notification received for MTech internship', '', 'Fresher'),
(434, 'Suma Chinnikatti', 'chinnikatti', '8884444211', '1', 'Friends', '2008', '93', '2014', '2', '', '', '1', '2010', '85', '2015', '8', '', NULL, 'No', '', '', '', '', '', '', '', '', '', '2015-08-03 13:25:59', 2, '75', 'ME as of n', 'Percentage', 'Percentage', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', 'OXford college', 'vtu', '', 'VTU', NULL, 'Praveen B', '', '', '', 'Fresher'),
(435, 'Aruna S K ', 'arunask1312@gmail.com', '8884174989/', '1', 'Website', '2008', '66.4', '2014', '2', '', 'Hubli', '999', '2010', '58.9', '2015', '8', '', NULL, 'No', '', '', '', 'Job in core industry', '', '', '', '', '', '2015-08-03 13:51:41', 2, '6.91', '63.15 as o', 'CGPA', 'Percentage', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', 'MIT', 'VTU', 'MIT, Mangalore', 'VTU', NULL, '', '', 'VTU notification received for MTech internship', '', 'Fresher'),
(436, 'Chetan', 'chetan.m.biradar@gmailcom', '8088588297', '1', 'Friends', '2006', '80', '2012', '2', '', 'Banaglore', '1', '2008', '68', '2014', '8', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', '', '', '', '2015-08-03 14:04:53', 2, '65', '', '', '', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', 'BLDEAS CET', 'VTU', '', '', NULL, 'Pavan- x student , wrkg in Dxcorr          ', '', '', '', 'Fresher'),
(437, 'Niranchan', 'niranchangarg@gmail.com', '9677048722', '1', 'Website', '2008', '95', '2014', '2', '', '', '1', '2010', '96', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', '', 'Monday to Friday', '', '', '2015-08-03 14:37:33', 2, '8.52', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good', 'Good but need help', '', 'Average', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', 'Madras institute of technology', 'Anna university', NULL, '', '', 'friend,', '24', 'Experience'),
(438, 'sudha koppad', 'sksudhakoppad@gmail.com', '9164265382', '1', 'Website', '2015', '', '2015', '1', '', '', '1', '2015', '', '', '', '', NULL, '', '', '', '', '', '', 'No', '', '', '', '2015-08-03 15:27:10', 2, '', '', '', '', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '          ', '', '', '', ''),
(439, 'Pradeep Kumar', 'pradeepkumar.jonnalagadda@gmail.com', '9008831616', '1', 'Website', '', '', '2015', '1', '', '', '999', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-08-03 15:41:51', 2, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(440, 'Devilal', 'devilaljogi143@gmail.com', '8904646486', '1', 'Website', '2008', '86', '2014', '2', '', 'Banaglore', '999', '2010', '86', '2015', '8', '', NULL, 'No', '', '', '', 'Job in core industry', '', '', '', '', '', '2015-08-03 15:52:51', 2, '69', '72', 'CGPA', 'Percentage', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', 'SJCE mysor', 'VTU', 'BIT', 'VTU', NULL, '', '', 'VTU notification received for MTech internship', '', 'Fresher'),
(441, 'lavanya', 'lavanya.telakapalli@gmail.com', '7095946751', '1', 'Website', '', '', '2015', '1', '', '', '1', '', '', '', '', '', NULL, '', '', '', '', '', '', '', '', '', '', '2015-08-03 16:51:00', 2, '', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', '', NULL, '', '', '', '', ''),
(442, 'Madhupriya behera', 'Madhupriya Behra', '7411859409', '1', 'Website', '', '78', '2015', '1', '', 'Bangalore', '999', '', '40', '2015', '8', '', NULL, 'No', '', '', '', 'Job in core industry', '', '', '', '', '', '2015-08-03 17:33:21', 2, '', 'as of now ', 'CGPA', 'Percentage', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', 'CMRIT', 'VTU', '', '', NULL, '', '', 'VTU notification received for MTech internship', '', 'Experience'),
(443, 'Rajeshwari kariyattin', 'rajeshwarik29@gmail.com', '9731779841', '1', 'Website', '', '84', '2015', '1', '', 'Bangalore', '999', '', '76', '2015', '8', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', '', '', '', '2015-08-03 17:37:12', 1, '', '75 as of n', 'CGPA', 'Percentage', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', 'CMRIT', 'VTU', '', '', NULL, '', '', 'VTU notification received for MTech internship', '', 'Fresher'),
(444, 'Ramya L R', 'RAMYALR2@gmailcom', '9481710208', '1', 'Website', '', '90', '2015', '1', '', '', '999', '', '64', '2015', '8', '', NULL, 'No', '', '', '', 'Job in core industry', '', '', '', '', '', '2015-08-03 17:41:50', 2, '', '60 as of n', 'CGPA', 'Percentage', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', 'CMRIT', 'VTU', '', '', NULL, '', '', 'VTU notification received for MTech internship', '', 'Fresher'),
(445, 'Gayatri M M', 'gayatrimmundodagi@gmail.com', '9902039581', '1', 'Website', '2008', '64', '2014', '3', '', 'Bijapur, now at Bangalore', '1', '2010', '56.6', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-08-03 18:43:32', 2, '65.17', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good but need help', 'Good', 'Average', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', 'BLDE AS', 'VTU', NULL, '', '', 'friend,', '24', 'Fresher'),
(446, 'sanjay', '', '9497330013', '1', 'Website', '2008', '89', '2014', '1', '', '', '1', '2010', '89', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'Yes', '', '', '', '2015-08-03 19:15:48', 2, '7.96', '', 'CGPA', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', '', '', '', '', '', '', '', '', '', 'No', '', 'campus job he got in TCS', '5 months in TCS ', '3 +', 'No', '', '', '', 'TKM college of eng', 'university of Kerala', NULL, '', '', '', '', 'Experience'),
(447, 'Sayuktha', '', '9096833511', '1', 'Website', '2009', '63', '2015', '2', '', 'Auragabad, Maharashtra', '1', '2011', '61', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', '3 to 5 Lack', '2015-08-04 11:53:19', 2, '63', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', '', 'Maharashtra University', NULL, '', '', 'VLSI course', '24', 'Fresher'),
(448, 'Archana Bhatla', 'archanabhatla12@gmail.com', '7411182363', '1', 'select', '2009', '78', '2015', '3', '', 'Bangalore', '1', '2011', '80', '', '', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'Yes', 'Monday to Friday', '', '', '2015-08-04 14:11:21', 2, '77', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good', 'Good but need help', 'Good', '', '', '', '', '', 'No', '', 'INfosys and Igate,', 'did not join as they were not core jobs.', '3.25, and 3.15', 'No', '', '', '', 'Acharya institute of Technology', 'VTU', NULL, '', '', '', '24', 'Fresher'),
(449, 'Bharath', 'bharathkumar403@gmail.com', '9008146005', '1', 'Friends', '2005', '62.09', '2011', '2', '', 'Bangalore', '1', '2008', '62.89', '2014', '8', '', NULL, 'No', '', '', '', 'Job in core industry', '', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-08-04 15:35:16', 2, '65.56', '81.37', 'Percentage', 'Percentage', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good but need help', 'Good but need help', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', 'RNSIT', 'VTU', 'City engineering college', 'VTU', NULL, 'Pratik R  batch', '', '', '24', 'Fresher'),
(450, 'Anurag Ujjwal', 'anuragroy09@gmailcom', '7204577305,07073500881', '1', 'Friends', '2009', '80', '2015', '3', '', 'Jalahalli, Bangalore', '1000', '2011', '79', '', '', '', NULL, 'No', '', '', '', '', '', 'No', 'Monday to Friday', '', '3 to 5 Lack', '2015-08-04 15:49:56', 2, '75', '', 'Percentage', 'CGPA', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', '', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', 'Acharya institute of Technology', 'VTU', NULL, 'chetan no batch no mentioned', '', '', '24', 'Fresher'),
(451, 'T Manirathna Kumar', 'maniratna465@gmail.com', '7022375311', '1', 'Industry Reference', '2008', '77', '2014', '2', '', 'Vijayawada', '1', '2010', '82.1', '', '', '', NULL, 'No', '', '', '', '', '', 'No', 'Monday to Friday', '', 'less than 3 Lack', '2015-08-04 17:33:48', 3, '68.2', '', '', '', 'Merit', 'Single', '', 'Merit', 'Single', '', 'VLSI', 'Good', '', '', '', '', '', '', '', 'No', '', '', '', '', 'No', '', '', '', 'PPDCET', 'JNTU K', NULL, '                    ', '', '', '24', '');

-- --------------------------------------------------------

--
-- Table structure for table `tbl_rvstudentcouncellor`
--

CREATE TABLE IF NOT EXISTS `tbl_rvstudentcouncellor` (
  `idrvstudentcouncellor` bigint(20) NOT NULL AUTO_INCREMENT,
  `idstudent` bigint(20) DEFAULT NULL,
  `councellor_review` text,
  `councellor_id` bigint(20) DEFAULT NULL,
  `created_date` datetime DEFAULT NULL,
  `review_status` bigint(20) DEFAULT NULL,
  `review_reason` varchar(255) DEFAULT NULL,
  `councelling_date` date DEFAULT NULL,
  PRIMARY KEY (`idrvstudentcouncellor`)
) ENGINE=InnoDB  DEFAULT CHARSET=latin1 AUTO_INCREMENT=530 ;

--
-- Dumping data for table `tbl_rvstudentcouncellor`
--

INSERT INTO `tbl_rvstudentcouncellor` (`idrvstudentcouncellor`, `idstudent`, `councellor_review`, `councellor_id`, `created_date`, `review_status`, `review_reason`, `councelling_date`) VALUES
(9, 4, '', 1, '2015-04-20 04:38:04', 1, '', NULL),
(10, 5, 'interested in VLSI  given all the information', 1, '2015-04-29 07:23:42', 1, '', NULL),
(11, 6, 'Comments', 1, '2015-05-06 14:15:27', 5, '', NULL),
(12, 7, 'shruthi=11/5/15=rnr', 2, '2015-05-11 08:54:59', 1, '', NULL),
(13, 7, '', 2, '2015-05-11 08:58:54', 1, '', NULL),
(14, 8, '', 2, '2015-05-11 09:00:54', 4, '', NULL),
(15, 9, 'Testing by kiran', 1, '2015-05-11 13:06:37', 1, '', '2015-05-16'),
(16, 10, 'shruthi=12/5/15=persuing 4th sem will complete in 2016 looking for future batches', 2, '2015-05-12 03:47:20', 1, '', '1969-12-31'),
(17, 11, '', 2, '2015-05-12 06:12:58', 12, '', '2015-05-13'),
(18, 12, 'shruthi=12/5/15=wrong number', 2, '2015-05-12 06:16:35', 1, '', '2015-05-15'),
(19, 13, 'through a website called sulek, persuing 3rd yr engineer at 6sem suggested for bridge but she said she is looking for week programm so suggested for altera she will discuss with her friends and revert back', 2, '2015-05-12 06:30:10', 5, '', '1969-12-31'),
(20, 14, 'making a query for his brother his name is aditya sen, he will pass on the information to his brother and he will revert back', 2, '2015-05-12 06:49:30', 1, '', '1969-12-31'),
(21, 15, 'read the board and then googled it BE=82 presently working as assosciated software engineer is interested in embedded as there is no weekend programm wants to take weekend asic  suggested bridge course she will call back for further details as she is working', 2, '2015-05-12 07:21:48', 1, '', '2015-05-19'),
(22, 16, 'rnr', 2, '2015-05-12 07:23:47', 1, '', '2015-05-13'),
(23, 17, 'rnr', 2, '2015-05-12 07:24:41', 1, '', '2015-05-13'),
(24, 18, 'he says he knows complete data structure and c on that he wants to learn embedded called to the centre tomorrow but he said he has an interview and will be able to meet on thursday.', 2, '2015-05-12 07:30:55', 1, '', '1969-12-31'),
(26, 19, 'rnr', 2, '2015-05-12 07:37:06', 1, '', '2015-05-13'),
(27, 20, 'Akshata:12/3/2015:called//Referred by Monica (ADAD B-22). She said she is very week in Aptitude and she has attended few companies and she felt nervous during interview.Given all the details on Embedded course.Clearly said only placement assistance no commitments.said will buy the application tomorrow.account details sent.', 3, '2015-05-12 07:47:27', 1, '', '1969-12-31'),
(28, 21, 'placed at accenture got a offer letter but not interested,father is a professor, will complet engineer in month time explained on asic will visit us tomorrow', 2, '2015-05-12 07:48:48', 7, '', '2015-05-13'),
(29, 22, 'is going to pass out in 2016 he will visit the centre to collect more details', 2, '2015-05-12 07:51:27', 8, '', '1969-12-31'),
(30, 23, 'Akshata:13/5/2015:Given all the details on ADEMS.said will  complete Btech in June.will join for Aug batch.Need call in June 2 nd week.', 3, '2015-05-13 01:59:38', 8, '', '2015-06-08'),
(31, 24, 'Btech(ETC). Has 2 yrs exp in automation domain. After Diploma Has done PLC program in Indugerman coonroon for 3 months in Aurangabadh.Given details on ADAD course. will think and revert back by next week', 3, '2015-05-13 02:14:27', 5, '', '2015-05-20'),
(32, 25, '', 3, '2015-05-13 02:16:26', 10, '', '2015-05-13'),
(33, 26, 'Mtech=DAVV, Indore.After Btech has 1 yr exp in Bharathi Infra tel as field Engg in telecom domain and 4 yrs exp in teaching. Int in VLSI BE.', 3, '2015-05-13 02:44:13', 4, '', '2015-05-14'),
(34, 27, 'called again it is rnr', 0, '2015-05-13 07:34:25', 1, '', '2015-05-14'),
(35, 0, 'rnr', 2, '2015-05-13 07:37:04', 1, '', '2015-05-13'),
(36, 0, 'rnr', 2, '2015-05-13 07:38:24', 1, '', '2015-05-14'),
(37, 0, '', 2, '2015-05-13 07:41:17', 1, '', '2015-05-13'),
(38, 28, 'rnr', 2, '2015-05-13 07:43:14', 1, '', '2015-05-14'),
(39, 29, 'not connecting', 2, '2015-05-13 07:48:01', 12, '', '2015-05-13'),
(40, 30, 'is looking for a training institute in hyderbadh and finacial not good hence suggested for embedded but he said his interest is only adad so intimated only FE OR BE he will think it over and revert back', 2, '2015-05-13 07:55:03', 5, '', '1969-12-31'),
(41, 0, '', 2, '2015-05-13 07:56:53', 1, '', '2015-05-20'),
(42, 31, 'is looking for the centre at hyderabad BE=ELECTRONICS AND TELECOMMUNICATION  has 2yrs exp as dotnet she was planning since 2012 as they were no scope in chattisgarh after moving to hyderbad after getting married now she wants to move to core industry in vlsi suggested for embedded and she is particularly looking for the institute in hyderabadh', 2, '2015-05-13 08:29:21', 5, '', '2015-05-20'),
(43, 0, '', 2, '2015-05-13 08:31:27', 1, '', '2015-05-13'),
(44, 0, '', 2, '2015-05-13 08:35:18', 1, '', '2015-05-20'),
(45, 0, 'rnr', 3, '2015-05-14 02:59:24', 10, '', '2015-05-14'),
(46, 32, 'not reachable', 3, '2015-05-14 03:01:44', 12, '', '2015-05-15'),
(47, 0, 's/w off', 3, '2015-05-14 03:16:09', 11, '', '2015-05-16'),
(48, 0, 'Said will visit the center around 5pm', 3, '2015-05-14 04:46:54', 7, '', '2015-05-14'),
(49, 33, '', 3, '2015-05-15 01:48:08', 1, '', '2015-05-15'),
(50, 34, 'In TCS= software domain but not interested.PD.', 3, '2015-05-15 02:04:44', 5, '', '2015-05-15'),
(51, 35, 's/w off or not reachable', 3, '2015-05-15 03:12:36', 11, '', '2015-05-16'),
(52, 36, 'through seminar he had attended 4yrs ago and then he googled ,has done masters in embedded and vlsi explained on asic asked to send the account, he will think and revert back', 2, '2015-05-15 04:55:31', 5, '', '2015-05-19'),
(53, 0, '', 2, '2015-05-15 05:03:46', 1, '', '1969-12-31'),
(54, 37, 'rnr, 15/5/15=rnr', 2, '2015-05-15 05:07:57', 10, '', '2015-05-16'),
(55, 0, '', 2, '2015-05-15 05:13:11', 1, '', '2015-05-16'),
(56, 0, 'reverted back on the call looking FE GIVEN DETAILS ', 2, '2015-05-15 05:20:10', 1, '', '2015-05-15'),
(57, 0, '', 2, '2015-05-15 05:26:14', 1, '', '2015-05-15'),
(58, 38, 'rnr', 2, '2015-05-15 05:42:20', 1, '', '2015-05-16'),
(59, 39, 'through seniors came to know about rv-vlsi , is looking for BE ', 2, '2015-05-15 06:12:30', 1, '', '1969-12-31'),
(60, 40, 'is interested in adad programm, her cousin who stays in blore registered on her behalf she do not know much about rv-vlsi given details explination she will will go through the website and given fb page details and will revert back', 2, '2015-05-15 07:17:55', 1, '', '2015-05-19'),
(61, 41, 'through linkedin came to know about rv-vlsi, presently in blore stays at jp nagar he is confused whether to take regular programm or weekend programm so called to the centre will meet us shortly', 2, '2015-05-15 07:34:32', 5, '', '2015-05-18'),
(62, 42, 'is looking for short terms programm for 2month on shell sv and python and also pd prently working at hp and going for his higher studies in september hence called to the centre', 2, '2015-05-15 08:08:20', 4, '', '2015-05-16'),
(63, 43, 'through a brother who is working on vlsi domain came to know about rv-vlsi is interested in ADAD,father works for construction firm at bangalore explained on asic asked to send the account information will buy tomorrow', 2, '2015-05-15 08:28:18', 1, '', '2015-05-16'),
(64, 0, '', 2, '2015-05-15 08:47:42', 1, '', '2015-05-15'),
(65, 44, 'Given details on ADAD course. said will visit the center within 2-3 days.', 3, '2015-05-18 00:35:08', 4, '', '2015-05-20'),
(66, 45, 'MS(Electronics)2013=3.83/4 cgpa.Has 1.5yrs exp in Qualcomn as testing Engg.Quit the job in April.Given details on ADAD he asked to mail complete details on modules.asked to visit the center.', 3, '2015-05-18 01:36:37', 5, '', '2015-05-20'),
(67, 46, 'rnr', 3, '2015-05-18 01:37:58', 10, '', '2015-05-19'),
(68, 47, 'Int in VLSI course, given all the details. said he have exams till 5 of june. will discuss with his parents and give us the confirmation on 6th of june.', 3, '2015-05-18 02:05:40', 7, '', '2015-06-06'),
(69, 48, '', 3, '2015-05-18 02:08:12', 1, '', '2015-05-18'),
(70, 49, 'Said he is in hospital asked to call on wednesday', 3, '2015-05-18 02:14:08', 5, '', '2015-05-20'),
(71, 50, '', 3, '2015-05-18 02:16:11', 5, '', '2015-05-18'),
(72, 51, 'through his students santhosh and vijay while doing mtech they join rv-vlsi and placed at smartplay and iit \r\nbalu,is looking only for BE also intimated on adad, he will visit us in 2 to 3 days', 2, '2015-05-18 02:28:20', 4, '', '2015-05-21'),
(73, 53, 'Shruti=13/5/15=10=73 12=58 BE=2015=upto 7th sem it is 55% visited the centre with his friend shayan both are making an enquiry explained on asic will visit on Friday //', 2, '2015-05-18 02:33:25', 1, '', '2015-05-18'),
(74, 0, 'shruthi=18/5/15=rnr', 2, '2015-05-18 02:35:13', 1, '', '2015-05-22'),
(75, 54, 'rnr', 3, '2015-05-18 02:35:36', 10, '', '2015-05-19'),
(76, 55, '', 3, '2015-05-18 02:37:15', 12, '', '2015-05-19'),
(77, 56, 'shruti=18/5/15=rnr', 2, '2015-05-18 02:38:29', 1, '', '2015-05-19'),
(78, 57, '', 3, '2015-05-18 02:38:55', 10, '', '2015-05-19'),
(79, 58, 'His brother picked the call, said he went for interview asked to call back after 4pm', 3, '2015-05-18 02:41:26', 4, '', '2015-05-18'),
(80, 59, 'through a friend called asha student of rv-vlsi came to know about rv-vlsi...prsently pavani is working on mathlab she is interested in BE given the details she needs a day time to think and revert back', 0, '2015-05-18 04:00:28', 4, '', '2015-05-20'),
(81, 60, 'passed out in 2008 worked at ericsson and was preparing for GATE and worked on home automation at radius technology presently he has own company called excel for future prosepectus he wants to learn vlsi and he is looking for platform.clearly mentioned no placments  commitment  for knowledge sake will buy the application by wednesday', 2, '2015-05-18 04:13:12', 1, '', '2015-05-20'),
(82, 61, 'not reachable', 2, '2015-05-18 04:16:36', 12, '', '2015-05-20'),
(83, 62, '', 3, '2015-05-18 04:29:25', 12, '', '2015-05-19'),
(84, 63, 'wrong number', 3, '2015-05-18 04:40:10', 3, '', '2015-05-18'),
(85, 64, 'has done basic course on vlsi on xylinx, he is staunch hindi speaker explained on adad he will give us confirmation in a day or 2', 2, '2015-05-18 04:41:07', 4, '', '2015-05-21'),
(86, 65, 'rnr', 3, '2015-05-18 04:42:00', 10, '', '2015-05-19'),
(87, 66, 'looking only for FE , EXPLAINED on FE HE WILL REVERT BACK IN THE EVENING', 2, '2015-05-18 04:49:10', 1, '', '2015-05-19'),
(88, 67, 'Int in BE.he is waiting for his result.given all the details said will revert back by next week.', 3, '2015-05-18 04:57:40', 5, '', '2015-05-28'),
(89, 68, 'RNR', 2, '2015-05-18 07:00:26', 10, '', '2015-05-19'),
(90, 69, 'through friends came to know about rv-vlsi is looking for BE father  is central govt employee she will discuss and revert back in a week time will visit the centre on wednesday', 2, '2015-05-18 07:09:41', 1, '', '2015-05-20'),
(91, 70, 'Shruti=18/5/15=he is in movie he said he will call back later\r\n', 2, '2015-05-18 07:15:38', 10, '', '2015-05-19'),
(92, 71, 'she is not sure which programm to be taken she asked about ccna then i asked are u looking for vlsi or embedded then she said embedded after giving the details she said she ', 2, '2015-05-18 07:26:29', 5, '', '2015-05-21'),
(93, 0, '', 2, '2015-05-18 07:35:20', 1, '', '2015-05-18'),
(94, 72, 'is looking for BE, PRESENTLY IN BLORE LOOKING FOR A JOB STAYS AT MARTHALLI WILL VISIT THE CENTRE  TOMORROW', 2, '2015-05-18 07:47:39', 5, '', '2015-05-19'),
(95, 73, 'working for schinder on application development on networking prtocol as 2yr work exp due to interest she wants to move into core industry BE PASSED 2013 explained on ADAD , FE AND WEEKEND programm she will think and revert back', 2, '2015-05-19 00:20:11', 5, '', '2015-05-20'),
(96, 74, 'is looking BE, by typing vlsi training centre, explained he needs some time to think and revert back', 2, '2015-05-19 00:35:00', 5, '', '2015-05-25'),
(97, 75, 'asked to call back in the evening\r\n', 3, '2015-05-19 03:44:59', 1, '', '2015-05-19'),
(98, 76, 'has barred incoming calls ', 3, '2015-05-19 03:57:39', 12, '', '2015-05-20'),
(99, 77, 'looking for weekend course', 3, '2015-05-19 04:00:52', 1, '', '2015-05-19'),
(100, 78, 'rnr', 3, '2015-05-19 04:03:02', 10, '', '2015-05-20'),
(101, 79, '', 2, '2015-05-19 04:13:03', 10, '', '1969-12-31'),
(102, 80, 'Shruti=18/5/15=when I asked him u had made an enquiry to know the details on vlsi design in telugu he said tharvath chepthanu and dc the cal', 2, '2015-05-19 04:18:40', 6, '', '2015-05-19'),
(103, 81, 'rnr', 2, '2015-05-19 04:19:38', 10, '', '2015-05-20'),
(104, 82, 'rnr', 2, '2015-05-19 04:21:24', 10, '', '2015-05-20'),
(105, 83, 'person by name naveen picked the call saying there is no person by name irfan. \r\nhe is not aware of vlsi as he is medical science student, and he says might be his brother might have registered not sure', 2, '2015-05-19 04:36:36', 6, '', '2015-05-20'),
(106, 0, 'he is going to leave tonight and reach tomorrow morning he wants to meet venky sir and clear his doubts ', 2, '2015-05-19 04:40:18', 1, '', '2015-05-20'),
(107, 0, 'reverted back on the call he is from blore  persuing BE will complete in 2016 suggested weekend he will visit the centre to collect more details', 2, '2015-05-19 05:08:58', 1, '', '2015-05-27'),
(108, 84, 'rnr', 2, '2015-05-19 06:02:11', 10, '', '2015-05-20'),
(109, 85, 'Int in ASIC BE.Given all the details said will give us the confirmation by next week.', 3, '2015-05-19 06:37:27', 4, '', '2015-05-26'),
(110, 0, 'said not yet decided and he need few days time to think and revert back with the confirmation.Informed him abt the seats availability and the demand for this batch. ', 3, '2015-05-19 06:41:52', 5, '', '2015-05-27'),
(111, 0, 'Shruti=19/5/15=he is going to leave tonight and reach tomorrow morning he wants to meet venky sir and clear his doubts ', 2, '2015-05-19 07:14:40', 4, '', '2015-05-20'),
(112, 0, 'rnr', 2, '2015-05-19 07:16:22', 6, '', '2015-05-20'),
(113, 0, '', 2, '2015-05-19 07:17:50', 1, '', '2015-05-19'),
(114, 86, 'through a friend called sandeep  rv-vlsi  student placed at synopsys, is interested in FE he will discuss with his brother and give us confirmation tomorrow', 2, '2015-05-19 07:53:52', 5, '', '2015-05-20'),
(115, 87, 'is interested in BE  explained on BE he will give us confirmation in 1 week time', 2, '2015-05-19 08:04:10', 7, '', '2015-05-26'),
(116, 88, 'rnr', 2, '2015-05-19 08:07:00', 10, '', '2015-05-20'),
(117, 89, '', 2, '2015-05-19 08:14:31', 12, '', '2015-05-20'),
(118, 90, 'rnr', 2, '2015-05-19 08:16:02', 10, '', '2015-05-20'),
(119, 91, 'rnr', 2, '2015-05-19 08:17:42', 10, '', '2015-05-20'),
(120, 92, '9581120538\r\n', 2, '2015-05-19 08:30:12', 7, '', '2015-05-22'),
(121, 93, 'out of the coverage area', 2, '2015-05-19 08:34:56', 12, '', '2015-05-20'),
(122, 94, 'interested in embedded explained the same wil give us confirmation in a day time', 2, '2015-05-19 08:43:23', 5, '', '2015-05-20'),
(123, 95, 'rnr', 2, '2015-05-19 08:44:02', 10, '', '2015-05-20'),
(124, 96, 'looking for STA has 8yrs exp on FE and synthesis need to consider him underinterested list', 2, '2015-05-19 08:49:40', 1, '', '2015-06-10'),
(125, 97, 'either switched off or not reachable', 2, '2015-05-19 08:51:51', 12, '', '2015-05-20'),
(126, 98, 'working as design engineer on BE at synopsys is looking for online programm', 2, '2015-05-19 09:22:14', 1, '', '2015-05-19'),
(127, 0, 'is out of the coverage area', 2, '2015-05-20 01:38:03', 1, '', '2015-05-21'),
(128, 99, 'rnr', 2, '2015-05-20 02:34:28', 10, '', '2015-05-21'),
(129, 100, 'is interested in FE explained on FE AND BE he wants a day time to give confirmation ', 2, '2015-05-20 02:42:18', 4, '', '2015-05-21'),
(130, 101, 'was preparing for banking exam, her father is a business man, called to the centre will viist tomorrow', 2, '2015-05-20 02:54:54', 5, '', '2015-05-21'),
(131, 102, 'he is said he is not free to talk now and asked to call at 1400hrs', 2, '2015-05-20 03:00:54', 5, '', '2015-05-20'),
(132, 103, 'rnr', 2, '2015-05-20 03:02:56', 10, '', '2015-05-21'),
(133, 104, 'through a senior friend working in US came to know about rv-vlsi currently persuing BE in 4th sem will complete in june,he asked the same question again and again,he wants some time to think and revert back he will give confimation on may 28th', 2, '2015-05-20 04:43:12', 7, '', '2015-05-28'),
(134, 105, 'looking for weekend batches', 3, '2015-05-20 05:31:11', 1, '', '2015-05-20'),
(135, 106, 'Int in Embedded.Given all the details. He will complete his Engg in June will join for Aug batch.will give us the confirmation within a week.\r\n', 3, '2015-05-20 05:42:57', 5, '', '2015-05-31'),
(136, 107, 'rnr', 3, '2015-05-20 05:49:30', 10, '', '2015-05-20'),
(137, 108, 'is looking only for FE given details he needs a day time to discuss with the family and revert back', 2, '2015-05-20 06:22:49', 5, '', '2015-05-21'),
(138, 109, 'no busy', 3, '2015-05-21 00:59:53', 10, '', '2015-05-22'),
(139, 110, 'Int in VLSI FE.Given details.will think and revert back within 2 days.', 3, '2015-05-21 01:09:11', 4, '', '2015-05-25'),
(140, 111, 'Shivanda Pujari-ADAD B-21. Has 6 months  exp in software field. Int in VLSI FE.Given details.clearly mentioned only placement assistance.said will think and revert back by next week.', 3, '2015-05-21 02:08:18', 5, '', '2015-05-25'),
(141, 112, 'through a friend who is placed at singapore company, for an year was preparing for GATE he will call back by 4pm', 2, '2015-05-21 03:48:33', 5, '', '2015-05-22'),
(142, 113, 'persuing mtech will complete 2016 is looking for a month programm suggested for bridge course but she said it is not possible', 2, '2015-05-22 03:11:55', 6, '', '2015-05-22'),
(143, 114, 'Int in VLSI PD.Given all the details.clearly mention only placement assistance no commitment.Said will discuss with his father and revert back with the confirmation on Wednesday', 3, '2015-05-22 03:45:50', 5, '', '2015-05-27'),
(144, 115, 'Said he is not satisfied with the training.Int in VLSI FE.given details. said he need some days to think and revert back.Clearly informed him that this is not a placement consultancy.only placements assistance no commitments.need to call on 15th June', 3, '2015-05-22 07:00:20', 5, '', '2015-06-15'),
(145, 116, 'working in Advanced Sierra Electrotech Pvt as FPG design Engg. and in weekend he is perusing Mtech.He is looking eveing batches. ', 0, '2015-05-22 07:34:38', 1, '', '2015-05-22'),
(146, 117, 'rnr', 3, '2015-05-22 07:36:09', 10, '', '2015-05-23'),
(147, 118, '10=87,12=88.7 BE=67=2014=ECE  is from ap through friend came to know about rv-vlsi interested in FE given complete details asked to send the account info', 2, '2015-05-27 09:40:24', 1, '', '2015-05-28'),
(148, 119, 'through a friend working at synopsys as senior engineer ,was looking out for a job ,he is not able to understand questions', 2, '2015-05-28 09:07:16', 1, '', '2015-05-31'),
(149, 120, '', 2, '2015-05-28 09:08:18', 10, '', '2015-05-29'),
(150, 121, '', 2, '2015-05-28 09:12:35', 10, '', '2015-05-29'),
(151, 122, 'worked for honey well on automation has 6months of work exp he has resigned the job expalained on embedded needs a week time to confirm', 2, '2015-05-29 03:41:02', 1, '', '2015-06-05'),
(152, 123, 'rnr', 2, '2015-05-29 04:26:55', 1, '', '2015-05-29'),
(153, 124, 'through a friend student of rv-vlsi got placed but he is not sure of the name...asked to call after half an hour', 2, '2015-05-29 06:24:34', 1, '', '2015-05-29'),
(154, 125, 'through net came to know about rv-vlsi by typing asic design he wants to learn and work in any semiconductor company has done mtech in applied electronics.from 2007-2012 as project co-ordinator he is confused and he is not sure whether to take FE OR BE he do not know what is fe and be he says he has ready complete book of smith and he has worked on tanner tool and he feels that we provide incomplete knowledge he wants to learn complete asic', 2, '2015-05-29 06:51:31', 4, '', '2015-06-01'),
(155, 126, 'is looking for a branch in hyderabadh he needs 3days time to decide is interested in embedded', 2, '2015-06-01 05:50:04', 7, '', '2015-06-05'),
(156, 127, 'is looking for BE PRESENTLY HE IS WORKING IN CHENNAI AS EMBEDDED DEVELOPER OF 6MONTHS', 2, '2015-06-01 06:11:41', 1, '', '2015-06-03'),
(157, 128, 'Through her brother (Persuing Mtech).Int in Embedded.Given all the details.will discuss with her brother and will give us the confirmation by next month.She is looking only for Placements. Clearly informed her will give placement assistance no commitments.', 0, '2015-06-01 07:21:17', 1, '', '2015-06-01'),
(158, 0, 'Through her brother (Persuing Mtech).Int in Embedded.Given all the details.will discuss with her brother and will give us the confirmation by next month.She is looking only for Placements. Clearly informed her will give placement assistance no commitments.', 3, '2015-06-01 07:22:51', 4, '', '2015-07-02'),
(159, 0, 'rnr', 2, '2015-06-02 04:23:51', 1, '', '2015-06-03'),
(160, 0, '', 2, '2015-06-02 04:35:29', 1, '', '2015-06-02'),
(161, 0, '', 2, '2015-06-02 04:56:07', 1, '', '2015-06-08'),
(162, 0, '', 2, '2015-06-02 04:57:46', 1, '', '2015-06-08'),
(163, 129, 'dc the call', 2, '2015-06-02 05:10:04', 12, '', '2015-06-03'),
(164, 130, 'rnr', 3, '2015-06-02 05:22:32', 10, '', '2015-06-03'),
(165, 131, 'he says has studied long back , through friends works on vlsi domain has yrs exp on networking and software and hardware on arm boards and on fpga programm due to career growth in vlsi hence he wants to change his domain,he says he is good on analog and vlsi and arm boards called to the centre will visit us he is not sure which programm to be taken and he has quit the job', 2, '2015-06-02 05:24:44', 4, '', '2015-06-08'),
(166, 132, 'he will completed mtech in august interested in FE explained indetails will buy the application in couple of days', 2, '2015-06-02 05:45:12', 4, '', '2015-06-08'),
(167, 133, 'Mtech(computer network Engg).He took 5 yrs to clear 7 backlogs in BE. Int in VLSI FE..Given all the details.clearly in formed him only placement assistance no commitment.Informed him that this course will give him more weightage to his resume. Informed him the seats availability.said will think and revert back within 1week.', 3, '2015-06-02 05:47:34', 5, '', '2015-06-08'),
(168, 134, 'he says he was interested in joining hyd institute just because the price is less but he did not get selected,he also has done embedded course for a month his father  working as subinspector explained on FE he asked to send the account info ', 2, '2015-06-02 06:11:49', 1, '', '2015-06-08'),
(169, 135, 'rnr', 2, '2015-06-02 06:18:30', 10, '', '2015-06-03'),
(170, 136, 'explained on FE he will discusss with his parents and give us confirmation tomorrow', 2, '2015-06-02 06:34:25', 7, '', '2015-06-03'),
(171, 137, 'he is a student of rvce through a mail came to know about rv-vlsi, he has placed in robert bosch as assosciate software engineer he is kind of interested suggested weekend programm and details on FE AND BE he wants to visit the centre for further details', 2, '2015-06-02 07:00:07', 5, '', '2015-06-08'),
(172, 138, 'explained on embedded he said he has pgcet exam and will buy the application after the exam', 2, '2015-06-02 07:12:07', 1, '', '2015-06-10'),
(173, 139, 'explained on FE will visit us tomorrow', 2, '2015-06-02 07:33:37', 7, '', '2015-06-03'),
(174, 140, '', 2, '2015-06-02 07:45:47', 11, '', '2015-06-03'),
(175, 141, 'Int in Embedded.Given all the details.said will think and revert back tomorrow with the confirmation.need to send account no tomorrow.', 3, '2015-06-02 07:49:09', 4, '', '2015-06-03'),
(176, 142, 'he is persuing bsc looking for vlsi programm only for a job sake', 2, '2015-06-02 07:50:11', 3, 'he wants to vlsi programm looking only for placements', '2015-06-02'),
(177, 143, 'Int in VLSI FE.Given all the details.said she need some time to think and discuss with her family and will revert back within this week\r\n', 3, '2015-06-02 08:04:01', 5, '', '2015-06-08'),
(178, 144, 'is interested in BE,FROM 1YR HE IS WORKING ON IEEE PROGRAMM AS PROGRAMM DEVELOPER AND TRAINER AND PRIOR TO THAT HE WORKED PHOTOGRAMATIC HE SAYS HIS PARENTS ARE EXPIRED ', 2, '2015-06-02 08:59:39', 1, '', '2015-06-02'),
(179, 145, '', 2, '2015-06-02 09:02:30', 10, '', '2015-06-02'),
(180, 146, 'he is waiting for his 8th sem in a week time and then he will contact us for the account number he is interested in embedded', 2, '2015-06-02 09:23:36', 4, '', '2015-06-10'),
(181, 147, '', 2, '2015-06-02 09:24:53', 12, '', '2015-06-03'),
(182, 148, 'dc the call', 2, '2015-06-02 09:31:05', 1, '', '2015-06-03'),
(183, 149, 'worked for project institute as embedded trainee for 6months explained on embedded he will discuss with his parents and give us confirmation in 2 days', 2, '2015-06-02 09:39:42', 4, '', '2015-06-10'),
(184, 150, '', 2, '2015-06-02 09:41:51', 11, '', '2015-06-03'),
(185, 151, 'wrong number', 2, '2015-06-02 09:43:58', 1, '', '2015-06-02'),
(186, 152, 'she is not sure which programm to be taken and casual she is making an enquiry she wanted to know the fee structure and said it is expensive and not serious in taking the programm', 2, '2015-06-02 09:52:07', 6, '', '2015-06-02'),
(187, 153, '', 2, '2015-06-02 09:54:46', 11, '', '2015-06-03'),
(188, 154, 'disconnected the call', 2, '2015-06-02 09:56:29', 1, '', '2015-06-03'),
(189, 155, '', 2, '2015-06-02 09:57:52', 10, '', '2015-06-03'),
(190, 156, 'MSc(Physics)2015=60%,Bsc(PCM)2013=74%.Int in VLSI FE. said he wants to getinto semiconductor industry.asked to visit the center.said will visit at 3pm', 3, '2015-06-03 02:04:29', 5, '', '2015-06-03'),
(191, 157, '', 3, '2015-06-03 02:06:02', 1, '', '2015-06-03'),
(192, 158, 'Shruti=11/5/15=10=76 12=88 BE=63.7=2011=ECE mtech=vlsi =2014- he is from ap through the student(raju prajapati) of rv-vlsi called anil working for smart play explained on asic he will give us confirmation in a day time//reverted back saying he wants to buy the application\r\nAkshata:3/6/2015:not connecting', 3, '2015-06-03 02:09:54', 12, '', '2015-06-05'),
(193, 159, '1.rnr\r\n2.disconnected the call', 3, '2015-06-03 02:30:40', 12, '', '2015-06-04'),
(194, 0, 'reverted back// wrong number.=email sent for alternate no.', 3, '2015-06-03 02:32:31', 12, '', '2015-06-05'),
(195, 160, 'Int VLSI FE.Given all the details. said she need to discuss with her parents and rvert back on saturday. Informed her the seats availability.', 3, '2015-06-03 02:44:51', 5, '', '2015-06-06'),
(196, 161, 's/w off', 3, '2015-06-03 02:48:52', 11, '', '2015-06-04'),
(197, 162, 'Int in VLSI FE. Given all the details.he said he wants to get hands on Exp. will buy the application today,asked to send the account details.details sent.', 3, '2015-06-03 03:10:34', 1, '', '2015-06-03'),
(198, 163, 'shruti=3/6/15=he is mainly looking for a job and he wants to visit bangalore look for a job and then decide \r\n', 2, '2015-06-03 03:46:54', 6, '', '2015-06-30'),
(199, 164, 'Currently he is in Pune. Did Mtech project in CDAC, Pune. Int in VLSI BE-PD.Given all the details.clearly informed him only placement assistance no commitment.and also informed him abt the BE-PD seats availability.said will buy the application today.account details sent.', 3, '2015-06-03 04:01:51', 1, '', '2015-06-03'),
(200, 165, 'he is not sure whether to take fe and be,  presently working for hp as tech back end support and he wasbusy he asked to call later', 2, '2015-06-03 04:06:51', 4, '', '2015-06-04'),
(201, 166, 'he has done bsc IT he wants to take up a programm which gives him a job so suggested embedded and told him no placment comitment he said he will visit the centre', 2, '2015-06-03 04:13:57', 3, 'bsc student looking for job comitment programm', '2015-06-03'),
(202, 167, 'he is not sure wether to take FE OR BE he is working for tcs as senior software developer wants to switch vlsi domain he is not sure to take regular or weekend programm and confused so called to the centre  he will visit us next weeek', 2, '2015-06-03 07:41:42', 5, '', '1969-12-31'),
(203, 168, 'rnr', 2, '2015-06-03 07:44:04', 10, '', '2015-06-04'),
(204, 169, 'sister picked the call asked to call after an hour', 2, '2015-06-03 07:45:58', 5, '', '2015-06-03'),
(205, 170, 'he is in lift he will call back', 2, '2015-06-03 07:48:01', 1, '', '2015-06-03'),
(206, 171, '6months exp in dft and 5months exp in telecom and looking for  2months on pd', 2, '2015-06-03 07:51:45', 1, '', '2015-06-03'),
(207, 172, 'given details on FE explained in detail, he is making enquiry for his sister and he is working for BELL he will discuss with his sister and revert back', 2, '2015-06-03 08:07:30', 1, '', '2015-06-05'),
(208, 173, 'not connecting', 2, '2015-06-03 08:16:26', 12, '', '2015-06-04'),
(209, 174, 'not reachable', 2, '2015-06-03 08:26:06', 12, '', '2015-06-04'),
(210, 175, 'experience in embedded at power electronics  of 1yr is looking for job in embedded at rv-vlsi so asked him to send the cv ', 2, '2015-06-03 09:03:59', 1, '', '2015-06-03'),
(211, 176, 'rnr', 2, '2015-06-03 09:11:54', 10, '', '2015-06-04'),
(212, 177, 'from 2011 working as assistant professor and interested in FE', 2, '2015-06-03 09:19:44', 5, '', '2015-06-04'),
(213, 178, '', 2, '2015-06-03 09:20:41', 12, '', '2015-06-04'),
(214, 179, 'Has 1 yr exp in teaching.Int in VLSI FE.Given all the details.will visit the center on 15/6/2015.Clearly informed him no commitments and also informed him abt the seats availability.given details on admission proceedure for online payment, said first he wants to visit the center then will buy the application accordingly.', 3, '2015-06-04 02:32:33', 5, '', '2015-06-15'),
(215, 180, 'rnr', 0, '2015-06-08 02:45:34', 10, '', '2015-06-08'),
(216, 181, 'rnr', 2, '2015-06-08 02:46:37', 10, '', '2015-06-09'),
(217, 182, 'she is not decided which programm to be taken,she has financial problems hence suggested for embedded she said it is not affordableshe will discuss with parents and revert back', 2, '2015-06-08 02:59:04', 5, '', '2015-06-12'),
(218, 183, 'he is in traffic asked to call after an hour', 2, '2015-06-08 03:00:58', 1, '', '2015-06-08'),
(219, 184, 'he was working and left the job he is looking for mtech admission and sounded really not interested and he is looking for nov batch if possilbe.', 2, '2015-06-08 03:19:13', 1, '', '2015-06-08'),
(220, 185, 'through vtu website and lecturer came to know rv-vlsi explained on FE AND BE he will give us confirmation in 2 days', 2, '2015-06-08 03:32:57', 7, '', '2015-06-10'),
(221, 0, '', 2, '2015-06-08 03:34:53', 1, '', '2015-06-10'),
(222, 186, 'presently in 2nd sem looking for a programm after 4months asked to call after 1630', 2, '2015-06-08 03:42:04', 1, '', '2015-07-15'),
(223, 187, 'PERSUING  BE WILL COMPLETE IN 2016 HE HAS 6MONTH TIME TO TAKE THE PROGRAMM AND NEED NOT ATTEND THE COLLLEGE NOT STUDIED TANSISITOR THEORY  WILL DISCUSS WITH HIS FACUTLY AND REVERT BACK', 2, '2015-06-08 04:33:12', 5, '', '2015-06-22'),
(224, 0, '', 2, '2015-06-08 04:35:23', 1, '', '2015-06-22'),
(225, 0, 'reverted back on the call 70.26=10 12=65.5 BE=7.52=2015=ECE is from jayanagar he was not sure which programm to be taken FEor BE as he stays in jayanagar called to the centre', 2, '2015-06-08 05:29:09', 5, '', '2015-06-08'),
(226, 188, '', 0, '2015-06-08 08:58:56', 10, '', '2015-06-10'),
(227, 189, 'he is not sure whether to take FE OR BE HE WILL DISCUSS WITH HIS PARENTS AND GIVE US CONFIRMATION', 2, '2015-06-08 09:23:54', 1, '', '2015-06-08'),
(228, 190, 'rnr', 2, '2015-06-09 04:07:07', 10, '', '2015-06-10'),
(229, 191, 'she has studidedonly diploma and she is not intterested in taking vlsi programm or any other programm she wants to take BE', 2, '2015-06-09 04:32:30', 6, '', '2015-06-09'),
(230, 192, 'given BE exams waiting for results interested in BE  given details she willl give us confirmation in 15 to 2mins', 2, '2015-06-09 04:43:36', 5, '', '2015-06-11'),
(231, 193, '', 0, '2015-06-09 05:43:19', 1, '', '2015-06-09'),
(232, 194, 'has not studided linux and rtos interested in embedded given complete details he wants to visit the centre and then decide accordingly', 2, '2015-06-09 06:20:55', 7, '', '2015-06-15'),
(233, 195, 'she is persuing BE will complete in 2016 she wants to know which programm will help her career growth will visit the cente in couple of weeks', 2, '2015-06-09 06:33:15', 8, '', '2015-06-09'),
(234, 196, 'rnr', 3, '2015-06-09 06:40:46', 10, '', '2015-06-10'),
(235, 197, 'he has already done embedded programm but now he wants to learn vlsi as he wants to know new things he is looking for 4months programm hence suggested for FE he wants to take the programm after the completion of engineer in 2016', 2, '2015-06-09 07:12:23', 1, '', '2015-06-09'),
(236, 198, 'is interested in FE given details will visit the centre tomorrow', 2, '2015-06-09 08:15:18', 5, '', '2015-06-10'),
(237, 199, 'is interested in BE pd informed him about the seat availability informed him about FC asked to send the account info', 2, '2015-06-09 08:34:30', 4, '', '2015-06-10'),
(238, 200, 'SHE IS WORKING NTTDATA  ON SOFTWARE LOOKING FOR PD WEEKEND PROGRAMM SUGGESTED FOR BRIDGE COURSE SHE WILL VISIT THE CENTRE TO COLLECT MORE DETAILS', 2, '2015-06-11 05:19:11', 5, '', '2015-06-17'),
(239, 201, 'has 2yrs work exp as digital mktg analyst and ready to quit the job is interested ', 2, '2015-06-11 07:19:51', 5, '', '2015-06-12'),
(240, 202, 'rnr', 2, '2015-06-11 07:22:57', 10, '', '2015-06-12'),
(241, 203, 'working as assistant professor looking for FE she will discuss with her parents and revert back', 2, '2015-06-11 07:46:57', 5, '', '2015-06-12'),
(242, 204, 'is interested in FC  given complete details he needs 2 days to give confirmation', 2, '2015-06-11 08:04:12', 4, '', '2015-06-15'),
(243, 205, 'is looking for training institute in hyderabadh and presently take sofware course and not sure which programm to be take  and not serious she will think and revert back', 2, '2015-06-11 08:09:04', 6, '', '2015-06-26'),
(244, 206, '1yr exp modelling architecture in c is looking for weekend programm,looking for rtl using verification suggested for bridge and then followed by rtl verfication he will come and meet us in the centre', 2, '2015-06-11 08:17:06', 1, '', '2015-06-11'),
(245, 207, 'he is not serious in taking the programm he wants some more timeto thin and ', 2, '2015-06-11 09:21:29', 1, '', '2015-06-11'),
(246, 208, '', 1, '2015-06-13 17:08:44', 1, '', '2015-06-14'),
(247, 214, 'Given info for ADAD --testing', 1, '2015-06-14 16:31:42', 1, '', '2015-06-16'),
(248, 215, 'EXPLAINED ON EMBEDDED HE WILL THINK AND GIVE US CONFIRMATION TOMORROW', 2, '2015-06-15 13:36:55', 4, '', '2015-06-16'),
(249, 216, 'is looking for BE-FC explained on the availability of the seats and admission proceedures holds good for the present and future batches she will think and revert back', 2, '2015-06-15 15:17:54', 1, '', '2015-06-17'),
(250, 217, '1yr exp as an application engineer at nagpur for the company edas technology he is not sure of which programm to be taken he is keen he has already done embedded programm so suggested him to take a test on embedded and vlsi based on the test performance he can decided which programm to be taken ', 2, '2015-06-15 16:19:41', 4, '', '2015-06-24'),
(251, 218, 'presently in 3rd sem he is not sure of his percentage he will complete in dec  he wants to take a programm after the completion of mtech he is looking for feb 2016  batch we need to consider him under interested list.', 2, '2015-06-15 16:53:28', 7, '', '2015-06-15'),
(252, 219, 'unable to understand english, strong hindi speaker he is looking for next batch informed him about the availability of present batch and future batch details he will discuss with his parents and brother and then let us know', 2, '2015-06-15 17:03:35', 4, '', '2015-06-30'),
(253, 220, '1yr exp as teaching experience presently in thane and wants to move to blore and she wants to visit the centre  but she is not sure when she will visit as it depends on her husband transfer she will collect the information once she moves to blore ', 2, '2015-06-15 17:06:42', 1, '', '2015-06-30'),
(254, 221, 'will complete mtech in 2016 persuing 1st yr he can take a programm while persuing mtech but in next yr when he is in 3rd sem he will visit the centre to take complete details he is looking for feb batch', 2, '2015-06-15 17:43:32', 5, '', '2015-06-30'),
(255, 223, '2yrs exp in telecom industry he has done embedded system training  it was not professional course it was 2month training he has resigned the job he asked to send the account info and will deposit the money as soon as possible', 2, '2015-06-19 13:30:36', 4, '', '2015-06-30'),
(256, 224, 'SHE IS LOOKING FOR OCTOBER BATCH SHE WILL DISCUSS AT HOME AND REVERT SHE IS NOT INTERESTED IN TAKING GENPACT AS IT IS ON VOICE PROCESS', 0, '2015-06-19 14:25:16', 1, '', '2015-07-29'),
(257, 225, 'given details on embedded will give us confirmation tomorrow', 2, '2015-06-19 15:22:02', 5, '', '2015-06-22'),
(258, 226, 'both of us were unable to hear so called back it is out of reach', 2, '2015-06-19 16:27:24', 1, '', '2015-06-22'),
(259, 227, 'got offer letter from tech mahendra on cloud computing is looking for 2 months as his joining date would be sep or october so explained on july seats availability and oct batch he will discuss with his seniors and revert back', 2, '2015-06-19 16:39:39', 5, '', '2015-06-22'),
(260, 228, 'Int in VLSI.Given details on Both FE and BE.Informed him abt the seats availability.said will discuss and revet back on monday.', 0, '2015-06-19 16:52:30', 5, '', '2015-06-22'),
(261, 230, 'Int in Embedded.Given all the details.said will discuss at home and revert back on monday.Informed him abt the seats availability.', 0, '2015-06-20 11:55:33', 5, '', '2015-06-22'),
(262, 232, 'Looking for Weekend course.', 3, '2015-06-22 12:06:09', 5, '', '2015-06-22'),
(263, 233, 'doubtful', 1, '2015-06-22 12:09:12', 1, '', '2015-06-23'),
(264, 234, 'got details from Info:said he will visit the center tomorrow\r\n', 3, '2015-06-25 15:57:55', 5, '', '2015-06-26'),
(265, 234, '', 1, '2015-06-25 16:27:26', 1, '', '2015-06-25'),
(266, 234, '', 1, '2015-06-25 16:28:28', 4, '', '2015-06-25'),
(267, 235, '', 2, '2015-06-25 17:17:00', 1, '', '2015-06-25'),
(268, 235, 'through friends came to know about rv-vlsiâ€¦she is from hyderabad asked to send the account info in detailed explained about the seat availability ', 2, '2015-06-25 17:30:52', 7, '', '2015-06-26'),
(269, 236, '', 2, '2015-06-25 17:37:09', 10, '', '2015-06-26'),
(270, 234, '', 3, '2015-06-25 17:38:30', 4, '', '2015-06-26'),
(271, 237, 'rnr', 2, '2015-06-25 17:38:48', 10, '', '2015-06-26'),
(272, 238, 'rnr', 2, '2015-06-25 17:40:10', 1, '', '2015-06-26'),
(273, 239, 'explained on embedded system he will think and revert back after discussing with his parents', 2, '2015-06-25 17:47:17', 7, '', '2015-06-30'),
(274, 240, 'rnr', 2, '2015-06-25 17:49:46', 1, '', '2015-06-26'),
(275, 241, 'he is busy asked to call tomorrow', 2, '2015-06-25 17:59:13', 1, '', '2015-06-26'),
(276, 242, 'rnr', 2, '2015-06-25 18:03:01', 10, '', '2015-06-26'),
(277, 243, 'she is married she is not sure which programm to be taken she is not able to understand ', 2, '2015-06-25 18:14:20', 6, '', '2015-06-25'),
(278, 244, 'Int in Embedded.Given all the details.said he need to discuss with his relatives and will revert back with the confirmation on monday.', 3, '2015-06-26 13:13:20', 5, '', '2015-06-29'),
(279, 245, 'rnr', 3, '2015-06-26 13:14:18', 10, '', '2015-06-27'),
(280, 246, 'rnr', 3, '2015-06-26 13:15:52', 10, '', '2015-06-27'),
(281, 247, 'line got disconnected//out of reach', 3, '2015-06-26 13:25:18', 12, '', '2015-06-27'),
(282, 248, 'wrong no.email sent for valid no.', 3, '2015-06-26 13:34:48', 12, '', '2015-06-29'),
(283, 249, 'Said she is looking only for Internship certificate. Not interested to do course.', 3, '2015-06-26 13:47:09', 6, '', '2015-06-26'),
(284, 250, 'rnr', 3, '2015-06-26 13:50:35', 10, '', '2015-06-27'),
(285, 251, 'Needed information on all the courses and about the placements. Given all the details.\r\nwill think and planning  come to Bangalore and will visit the center at that time.', 1, '2015-06-26 14:49:08', 5, '', '2015-06-29'),
(286, 252, 'looking for weekend courses.', 3, '2015-06-26 15:09:15', 1, '', '2015-06-26'),
(287, 253, 'rnr', 3, '2015-06-26 15:35:39', 10, '', '2015-06-27'),
(288, 254, 'Int in VLSI FE.Given all the details. said she need to discuss with her parents and revert back if interested.', 3, '2015-06-26 16:12:59', 5, '', '2015-07-01'),
(289, 255, 'Int in VLSI FE. Given all the details.Clearly mentioned on seats availability.said will revert back with the confirmation tomorrow.By talk he is not serious.', 3, '2015-06-26 16:45:17', 5, '', '2015-06-27'),
(290, 256, 'rnr', 3, '2015-06-26 16:46:08', 10, '', '2015-06-27'),
(291, 257, 'OHHHHHHHHHHHHHHHHH', 1, '2015-06-28 19:34:22', 8, '', '2015-06-28'),
(292, 257, '', 1, '2015-06-28 20:47:32', 1, '', '2015-06-28'),
(293, 257, '', 1, '2015-06-28 20:47:53', 1, '', '2015-06-28'),
(294, 257, '', 1, '2015-06-28 20:53:34', 1, '', '2015-06-28'),
(295, 257, '', 1, '2015-06-28 20:53:58', 1, '', '2015-06-28'),
(296, 257, '', 1, '2015-06-28 20:56:03', 1, '', '2015-06-28'),
(297, 257, '', 1, '2015-06-28 20:56:26', 1, '', '2015-06-28'),
(298, 258, 'Had 10 months exp in ISRO as ASIC trainee.Currently she is looking for Job.Int in VLSI BE.Given complete details on BE, suggeste her to takeup FC.clearly informed her only placement assistance no commitments.said will thin and revert back within 2 days.Informed her abt the seats availability.', 3, '2015-06-29 11:23:40', 5, '', '2015-07-01'),
(299, 259, 'rnr', 3, '2015-06-29 11:27:55', 1, '', '2015-06-29'),
(300, 260, 'Int in VLSI.Given all the details on FE and BE.Informed her abt the seats availability.said will visit the center and will buy the application for Oct batch.', 3, '2015-06-29 11:44:05', 4, '', '2015-07-03'),
(301, 259, '', 3, '2015-06-29 11:50:38', 1, '', '2015-06-29'),
(302, 259, 'She got placed in Limked dot and she suppose to join in March, Company is looking for Hands on Exp in VLSI.so she is looking for VLSI course.Given all the details.suggested her to take up Fullcustom.Said she will buy the application.account details sent.', 3, '2015-06-29 12:40:59', 1, '', '2015-06-29'),
(303, 259, 'to check', 3, '2015-06-29 12:48:53', 1, '', '2015-06-29'),
(304, 259, '', 3, '2015-06-29 12:49:37', 1, '', '2015-06-29'),
(305, 261, 'shruti=29/6/15=all routes to the dialled destination are busy', 2, '2015-06-29 12:49:57', 1, '', '2015-06-30'),
(306, 259, 'rnr', 3, '2015-06-29 12:51:32', 1, '', '2015-06-29'),
(307, 259, 'checking', 3, '2015-06-29 12:53:02', 1, '', '2015-06-30'),
(308, 262, 'HE IS LOOKING FOR FE, EXPLAINED ON THE SEATS AVAILABILITY HE WILL DISCUSS AND REVERT BACK...HE CALLED BACK SAYING HE WILL GO FOR PD ..HE WILL VISIT THE CENTRE TO BUY THE APPLICATION.. IF HE CLEARS THE TEST AND IF THERE ANY DROP OUT HE WILL GO FOR JULY PD BATCH OR ELSE HE WILL GO FOR THE NEXT BATCH', 2, '2015-06-29 13:20:39', 1, '', '1970-01-01'),
(309, 263, 'Int in VLSI PD. Given all the details.Suggested to take FC. Informed him abt the seats availability.said will think and revert back within 1 week.Clearly informed only placement assistance no commitments.', 3, '2015-06-29 13:40:12', 5, '', '2015-07-06'),
(310, 264, 'EXPLAINED ON VLSI AND EMBEDDED HE WILL VISIT US NEXT WEEK TO BUY THE APPLICATION EITHER ON VLSI OR EMBEDDED', 2, '2015-06-29 14:02:51', 5, '', '2015-03-06'),
(311, 265, 'PRESENTLY IN FINAL YEAR LOOKING FOR A SHORT TERM PROGRAMM CALLED TO THE CENTRE WILL MEET US ON WEDNESDAY', 2, '2015-06-29 14:06:59', 1, '', '2015-06-29'),
(312, 266, 'working in Accenture in networking field. interested in going to VLSI industry. she is interested in weekend program. asking for placement assistance. given all the details. will come to the center to get more information.', 1, '2015-06-29 14:30:11', 14, '', '2015-04-07'),
(313, 267, '6MONTHS LECTURER ....INTERESTED IN EMBEDDED EXPLAINED IN DETAIL WILL DISCUSS WITH HIS FIANCE WHO IS WORKING IN BLORE AT AXA AS SOFTWARE ENGINEER  AND GIVE US CONFIRMATION IN COUPLE OF HOURS', 2, '2015-06-29 14:37:27', 7, '', '1970-01-01'),
(314, 259, '', 3, '2015-06-29 14:57:59', 2, '', '2015-06-29'),
(315, 268, 'FATHER HE IS WORKING NEAR BOMASANDRA INDUSTRIAL AREA EXPLAINED ON EMBEDDED .. SHE WANTS TO TAKE THE PROGRAMM BEFORE GOING FOR HIGHER STUDIES EXPLAINED IN DETAIL WILL GIVE US CONFIRMATION IN A WEEK TIME', 2, '2015-06-29 14:58:29', 1, '', '2015-03-07'),
(316, 259, '', 2, '2015-06-29 15:01:06', 1, '', '2015-06-29'),
(317, 269, 'SHE WAS NOT READY TO GIVE PERCENTAGE AND SHE TOOK BASIC DETAILS SHE SAID SHE WILL DISCUSS WITH HER FRIEND WHO IS ALSO INTERESTED IN VLSI WILL REVERT BACK', 2, '2015-06-29 15:18:20', 7, '', '2015-06-29'),
(318, 270, 'RNR', 2, '2015-06-29 15:23:14', 10, '', '1970-01-01'),
(319, 271, 'SHE SOUNDS CONFIDENT EXPLAINED ON MONDAY WILL GIVE US CONFIRMATION BY WEDNESDAY', 2, '2015-06-29 15:32:13', 1, '', '2015-06-29'),
(320, 259, '', 3, '2015-06-29 17:10:28', 2, '', '2015-06-29'),
(321, 259, '', 3, '2015-06-29 17:11:14', 2, '', '2015-06-29'),
(322, 272, 'he says has already taken 3month programm on embedded but not knowledge is not sufficient will discuss with his brother and revert back his brother is working for robertbosch ', 2, '2015-06-29 17:23:58', 7, '', '1970-01-01'),
(323, 273, 'she is confused which programm to be taken and she is not sure of the percentages and not aware that she has registered.', 2, '2015-06-29 17:29:22', 1, '', '2015-06-29'),
(324, 274, 'Has 3 yrs exp in Amrotech as Hardware design Engg. 2months exp in Thinqbot technologies as Hardware design Engg (PCB design).Int in VLSI FE.Given all the details.mentioned him abt the seats availability.clearly mentioned only placement assistance no commitments.asked to visit the center will visit tomorrow ', 3, '2015-06-29 17:36:43', 1, '', '2015-06-30'),
(325, 275, '', 2, '2015-06-29 18:23:05', 1, '', '2015-06-29'),
(326, 276, 'Int in VLSI FC. Given all the details.clearly mentioned only placement assistance no commitments. and also informed her abt the seats availability.said will call back by the end of the day.', 3, '2015-06-30 11:29:14', 5, '', '2015-06-30'),
(327, 277, 'Int in VLSI FE.Given all the details on July and oct batch.said she will think and revert back.', 3, '2015-06-30 12:24:06', 5, '', '2015-07-03'),
(328, 278, 'Did Mtech in Correspondence.Int in VLSI FC. Given all the details.said he has money constrains and he need flexibility to pay the installments.connected to shruti.  ', 0, '2015-06-30 13:20:08', 5, '', '2015-07-01'),
(329, 279, 'Int in Embedded.Given all the details.clearly informed only placement assistance no commitment and also informed her abt the seats availability.said will discuss with her parents and revert back within this week.', 3, '2015-06-30 13:32:51', 7, '', '2015-07-06'),
(330, 280, 'Hearing RV-VLSI she said if she is interested she will contactus and she disconnected the call', 3, '2015-06-30 13:36:03', 5, '', '2015-07-10'),
(331, 281, 'rnr', 3, '2015-06-30 13:44:25', 10, '', '2015-07-01'),
(332, 282, 'rnr', 3, '2015-06-30 15:04:03', 10, '', '2015-07-01'),
(333, 282, 'called back//while asking his details he disconnected the call', 3, '2015-06-30 15:15:14', 5, '', '2015-07-03'),
(334, 284, '', 0, '2015-07-01 14:05:50', 1, '', '2015-07-01'),
(335, 246, 'He took GAT Exam and got 4000 rank, hence he did not get any good university, so now decided to go for Industry. interested in VLSI given all the details, he will think and let us know if he wants to take FE or BE. ', 1, '2015-07-01 14:21:06', 4, '', '2015-07-06'),
(336, 285, 'Interested in Embedded.  needed admission details. given all the details will come in the evening or tomorrow to buy the application', 1, '2015-07-01 14:39:57', 1, '', '2015-02-07'),
(337, 286, 'Int in Both VLSI and Embedded.Given all the details.Informed her abt the seats availability.said will visit the center by next week.', 3, '2015-07-01 16:04:44', 14, '', '2015-07-10'),
(338, 287, 'Has 3 .5 yrs of working exp.  worked at Ewas technologies for 2.5 yrs as hardware design engg. working on boards and FPGA base Projects. worked at Infosys from 2014 till now as Technical support specality engg.\r\nNow looking  for a change in her career to core industry, hence  wants to take up weekend program. Given all the details and wanted more info on technical side, hence venky counselled to take up PD or FC.', 0, '2015-07-01 16:44:09', 5, '', '1970-01-01'),
(339, 287, 'Has 3.5 Yrs of working exp. worked at Ewas Technologies for 2.5 yrs as hardware design engg. worked on hardware boards and FPGA project. worked at Infosys from 2014 till now. \r\nShe want to change her career to core industry. she is interested in weekend program. given all the info and wanted more info on technical side, hence counselled for PD or FC weekend program', 1, '2015-07-01 16:51:00', 5, '', '1970-01-01'),
(340, 288, 'Int in VLSI FE.Given all the details.Informed him that seats are filled for this batch.asked him to buy the application and get through the inetreview, will put him for the waiting list if any drop outs will give seats for july batch or he need to go for oct batch.', 3, '2015-07-01 16:59:46', 5, '', '2015-07-02'),
(341, 289, 'rnr', 3, '2015-07-01 17:19:43', 10, '', '2015-07-02'),
(342, 290, 'Int in ADEMS. Given all the details.Informed her abt the seats availability.said will visit the center and buy the application.', 3, '2015-07-01 17:35:56', 14, '', '2015-07-02'),
(343, 291, 'Out of reach', 3, '2015-07-02 10:40:07', 12, '', '2015-07-03'),
(344, 292, 'disconnected the call', 3, '2015-07-02 10:44:11', 10, '', '2015-07-03'),
(345, 293, 'Some one picked the call said he is not in home will ask him to call back', 3, '2015-07-02 10:46:53', 10, '', '2015-07-03'),
(346, 294, 'rnr', 3, '2015-07-02 11:00:05', 10, '', '2015-07-03'),
(347, 295, 'asked to call back after 12pm', 3, '2015-07-02 11:02:45', 10, '', '2015-07-02'),
(348, 296, 'Switch off', 3, '2015-07-02 11:08:05', 11, '', '2015-07-03'),
(349, 297, 'from 2 yrs he was preparing for GATE.Int in VLSI.Given all the details on JUly and October batch.said he is int in FE.will discuss with his parents and give us the confirmation within a week.clearly mentioned only placement assistance no commitments.', 3, '2015-07-02 11:20:36', 7, '', '2015-07-20');
INSERT INTO `tbl_rvstudentcouncellor` (`idrvstudentcouncellor`, `idstudent`, `councellor_review`, `councellor_id`, `created_date`, `review_status`, `review_reason`, `councelling_date`) VALUES
(350, 298, 'Int in VLSI BE-PD.Looking for Oct batch.Given all the details.will discuss with his parents and revert after 2 weeks ', 3, '2015-07-02 11:37:37', 7, '', '2015-07-20'),
(351, 299, 'rnr', 3, '2015-07-02 11:38:25', 10, '', '2015-07-03'),
(352, 300, 'rnr', 3, '2015-07-02 11:39:36', 10, '', '2015-07-03'),
(353, 301, 'Did BE project In 2010.Has 3 yrs exp in Eletro Links technologies as Project engg. (Hardware).Wants to change his domain to Embedded.Given all the details.said will buy the application through NEFT. asked to send account details.account details sent.', 0, '2015-07-02 12:41:33', 1, '', '2015-07-03'),
(354, 283, 'Friend of Chetan C Melkundi (ADAD B-24).line got disconnected//s/w off', 3, '2015-07-02 13:54:08', 11, '', '2015-07-03'),
(355, 302, 'rnr', 3, '2015-07-02 13:57:40', 10, '', '2015-07-03'),
(356, 303, 'rnr', 3, '2015-07-02 13:59:16', 10, '', '2015-07-03'),
(357, 304, 'rnr', 3, '2015-07-02 14:00:33', 10, '', '2015-07-03'),
(358, 305, 'Int in VLSI FE.Given all the details.looking for Oct batch.said will give us the confirmation on or before 6/7/2015', 3, '2015-07-02 14:13:31', 7, '', '2015-07-07'),
(359, 307, 'Int in VLSI BE.Given all the details.said his basic concepts is not good.suggested to take basic course.said will discuss at home and revert back.', 0, '2015-07-02 18:43:33', 7, '', '2015-07-10'),
(360, 308, 'from 2010 to till date he was preparing for GATE and civil service exams.Int in Analog layout.Given all the details on FC.Informed him abt the seats availability.clearly informed him only placement assistance no commitments.said will buy the application today.account details sent', 3, '2015-07-03 11:04:08', 1, '', '2015-07-03'),
(361, 309, 'Int VLSI BE-FC. looking for Oct batch.Given all the details.said will revert back within 2 weeks.', 3, '2015-07-03 11:18:06', 5, '', '2015-07-17'),
(362, 310, 'Through Brother- working in Mediatek. Int in VLSI given all the details on FE, PD and FC.showed interest on BE.Suggested him to take FC. informed him abt the seats availability. bought application', 0, '2015-07-03 12:24:03', 2, '', '2015-07-03'),
(363, 310, 'Through Brother - working in Mediatek. Given details on FE, PD and FC. Showed Int in BE.Suggested to take FC.Given all the details.Bought Application', 3, '2015-07-03 12:29:47', 2, '', '2015-07-03'),
(364, 311, 'Transfered the call to shruti.', 3, '2015-07-03 12:47:37', 5, '', '2015-07-03'),
(365, 312, '', 1, '2015-07-03 14:34:41', 1, '', '2015-07-03'),
(366, 312, 'Interested in VLSI given all the details. will visit on Monday to the center.', 1, '2015-07-03 14:37:03', 14, '', '2015-07-06'),
(367, 313, 'husband by name bhanu prakash called making an enquiry for his wife ashwini looking for oct batch given complete details he will discuss with his wife and revert back, clearly told him will give placement assistance and no commitment.', 3, '2015-07-03 14:40:40', 8, '', '2015-07-06'),
(368, 314, 'rnr', 3, '2015-07-03 15:01:15', 10, '', '2015-07-04'),
(369, 315, 'out of reach', 3, '2015-07-03 15:02:50', 12, '', '2015-07-04'),
(370, 316, 'Her husband( Sunil - Software Engg) called -put conference call to her wife shilpa. Given details on Embedded.Informed her abt the seats availability. clearly informed her only placements assistacnce nio commitments. said will discuss both and revert back with the confirmation.', 3, '2015-07-03 16:04:31', 5, '', '2015-07-06'),
(371, 317, 'Int in VLSI.Given all the details.Looking for october batch.will give us the confirmation within a week', 3, '2015-07-03 16:25:42', 5, '', '2015-07-10'),
(372, 318, 'Has 6 months exp in Shastra Systems as project Engg.Int in VLSI.Suggested for Embedded.but he is interested in VLSI.Given details.Showed interest on FE.will give us the confirmation on monday-oct batch', 3, '2015-07-03 16:38:47', 5, '', '2015-07-06'),
(373, 319, 'interested in FE VLSI. Given all the details. looking for more placements.', 0, '2015-07-04 13:25:48', 5, '', '2015-07-08'),
(374, 320, 'Interested in FE VLSI. more questions on placements. given all the details.', 1, '2015-07-04 13:35:40', 5, '', '2015-07-08'),
(375, 320, '', 1, '2015-07-04 13:37:04', 1, '', '2015-07-04'),
(376, 320, '', 1, '2015-07-04 13:37:38', 5, '', '2015-07-08'),
(377, 321, '', 1, '2015-07-04 13:49:04', 1, '', '2015-07-04'),
(378, 321, 'Interested in FE VLSI. Very Keen on placements. given all the details', 1, '2015-07-04 13:51:28', 5, '', '2015-07-08'),
(379, 322, 'Interested in FE VLSI. Very Keen on placements. Given all the details', 1, '2015-07-04 13:57:24', 5, '', '2015-07-08'),
(380, 323, 'Interested in ADEMS. asked questions on placements. given all the details.\r\nCall on Monday. will buy the application', 1, '2015-07-04 14:34:43', 7, '', '2015-07-06'),
(381, 324, 'Interested in FE VLSI. questioned on placements. given all the details.\r\nAkshata call him and check if he wants to buy the application', 1, '2015-07-04 15:03:47', 7, '', '2015-07-08'),
(382, 325, 'interested in BE VLSI (PD). given all the details. ', 1, '2015-07-04 15:32:05', 7, '', '2015-07-08'),
(383, 326, 'rnr', 3, '2015-07-06 12:41:42', 10, '', '2015-07-07'),
(384, 183, 'Through Siddarth Koneru (ADAD B-21).Int in VLSI.Given all the details.he said he is average in Basics. also suggested to take up basic courses.said he will discuss with his brother and revert back on thursday or friday', 0, '2015-07-06 14:09:27', 4, '', '2015-07-10'),
(385, 183, 'Through Siddarth Koneru (ADAD B-21).Int in VLSI.Given all the details.he said he is average in Basics. also suggested to take up basic courses.said he will discuss with his brother and revert back on thursday or Friday', 3, '2015-07-06 14:10:16', 4, '', '2015-07-10'),
(386, 327, 'Interested in ADEMS. given all the details. will discuss with parents and get back by evening', 1, '2015-07-06 14:56:51', 5, '', '2015-07-06'),
(387, 328, 'Confused whether to go for VLSI or Embedded. Not ready to share any other details only need the info. Given and told her every thing is on the website. she will go through the website if interested will get back', 1, '2015-07-06 15:01:24', 5, '', '2015-07-06'),
(388, 329, 'rnr', 3, '2015-07-07 13:11:19', 10, '', '2015-07-08'),
(389, 331, 'said he is busy and will get back shortly', 3, '2015-07-10 11:18:12', 10, '', '2015-07-11'),
(390, 332, 'Said she has already spoke to us before and she is not ready to give the details again.said will get back if interested', 3, '2015-07-10 11:21:30', 5, '', '2015-07-10'),
(391, 333, 'said he is already joined sandeepani and he just wanted to knw the details.he is not interested to join RV-VLSI', 3, '2015-07-10 11:23:53', 3, 'already joined sandeepani', '2015-07-10'),
(392, 335, 'Given all the details. on both ADAD and ADEMS.said will think and revet back within monday.', 0, '2015-07-10 12:46:42', 4, '', '2015-07-13'),
(393, 336, 'rnr', 3, '2015-07-10 12:49:10', 10, '', '2015-07-13'),
(394, 337, '', 3, '2015-07-10 13:49:38', 1, '', '2015-07-10'),
(395, 337, '', 3, '2015-07-10 16:37:02', 1, '', '2015-07-10'),
(396, 338, 'Has 11 months Exp in MU Sigma as trainee defusion Scientist.Int in Embedded.Given all the details.asked to visit the center.', 3, '2015-07-14 14:33:42', 14, '', '2015-07-18'),
(397, 339, 'Int in Embedded.Given all the details.clearly informed only placement assistance no commitments.said will visit the center on Saturday.', 3, '2015-07-14 15:15:46', 14, '', '2015-07-18'),
(398, 340, 'Int in Embedded. Given all the details. Said will revert back within 2 days informed him about seats availability.', 3, '2015-07-14 15:29:38', 4, '', '2015-07-16'),
(399, 341, 'Int in Embedded.Given all the details.will call back if she is interested.', 3, '2015-07-21 11:58:24', 5, '', '2015-07-25'),
(400, 342, 'He is still doing his 7th semester BE. \r\nSo we can consider him for the be project in the 8th semester.\r\nwill set a call back by 16th October 2015.', 0, '2015-07-21 14:05:08', 1, '', '2015-10-16'),
(401, 343, 'He says he called as he saw certain VTU notification. However he is still doing his BE 7th semester and will want to do  a VLSI Course with us once he completes his BE. \r\nWe can consider him for the BE 8th Semester project so will set a call back for October 16, 2015 as discussed with Archana and Akshatha.\r\n', 2, '2015-07-21 14:10:45', 5, '', '2015-07-21'),
(402, 344, 'He is interested in VLSI full custom course, next week he will come to the center to take up the application.', 0, '2015-07-21 14:54:58', 1, '', '2015-07-28'),
(403, 344, 'He is interested in VLSI full custom course. offered to the send the bank details since he is in AP.\r\nhowever he said he will come to the center in the next week and fill the app since he will in Blr next week.', 2, '2015-07-21 14:59:03', 1, '', '2015-07-28'),
(404, 345, 'resume received to NSPL website for a job.\r\n2 calls made, no response.\r\nwill need to do a follow up call', 2, '2015-07-21 16:01:17', 12, '', '2015-07-22'),
(405, 346, 'Int VLSI FE.Given all the details.Informed him abt the placments and the seats availability.said will give us the confirmation on thrusday (23/7/2015)', 3, '2015-07-21 16:25:56', 4, '', '2015-07-23'),
(406, 347, 'rnr', 3, '2015-07-21 16:41:28', 10, '', '2015-07-22'),
(407, 348, 'said she is looking for Govt. jobs as of now.If interested will contact us.', 3, '2015-07-21 17:05:44', 3, 'looking for Job', '2015-07-21'),
(408, 349, 'out of reach', 3, '2015-07-21 17:10:02', 12, '', '2015-07-22'),
(409, 350, 'rnr', 3, '2015-07-21 17:14:20', 10, '', '2015-07-22'),
(410, 351, 'Janapriya has completed her ME and is looking for a job.  she says she cannot afford our training course fee.\r\n\r\nother details not saved due to sys problem.', 2, '2015-07-21 18:09:08', 6, '', '2015-07-21'),
(411, 352, 'Shiva Kumar  was unable to take the call will need to call him tom', 2, '2015-07-21 18:39:09', 10, '', '2015-07-22'),
(412, 353, 'looking for a job, tried to explain the course, he said he will call back.\r\nmostly financial concern', 0, '2015-07-22 12:02:57', 9, '', '2015-07-22'),
(413, 354, '', 2, '2015-07-22 13:34:08', 1, '', '2015-07-22'),
(414, 354, 'We have received a mail on infonanochip. Candidate is looking for  a job.\r\nunable to get through. ', 2, '2015-07-22 13:46:38', 10, '', '2015-07-22'),
(415, 355, 'Vinaya wanted to take up the course to get a job, he and his friend Santosh spoke to the CEO for a clear understanding on what will suit them. \r\nsaid will get back after convincing their parents. Very much interested in the course', 2, '2015-07-22 17:53:49', 7, '', '2015-07-27'),
(416, 356, '', 2, '2015-07-22 17:57:11', 1, '', '2015-07-22'),
(417, 356, 'Santosh wants a job asap. details for VLSI ASIC given. needs time to convince his parents and get back.\r\nHe and his friend also has a word with the CEO for the correct understanding of the course and advice.', 2, '2015-07-22 18:03:50', 7, '', '2015-07-27'),
(418, 354, 'spoke to Naveen, he has applied for a job in Nanochip, he seems quite interested in the course as he wants to get into the core industry. \r\nHe has checked on all the details of the course including the next batch dates. has spoken to Venkatesh prasad on technical details.\r\nfinance is a concern.\r\nhe says he will get back.he does not requires a call back.', 0, '2015-07-22 18:48:52', 9, '', '2015-07-22'),
(419, 357, 'Harish has applied on NSPL for a job. \r\nHarish Balaji is interested in RTL design verificaiton. however wants to discuss with his parents.\r\nlooks like there is a  financial concern.', 2, '2015-07-23 12:32:45', 7, '', '2015-07-23'),
(420, 358, 'Int in VLSI.Given all the details.clearly informed her only placement assistance no commitment.said will go through the website again and revert back', 3, '2015-07-23 13:27:42', 5, '', '2015-07-25'),
(421, 359, 'Dalen applied for a job on NSPL, explained the course details, does not seem to be interested.\r\nHe has job  offer from infosys, but wants to be with electronics.\r\ndoes not want a call back if it is about the course.', 2, '2015-07-23 13:45:41', 6, '', '2015-07-23'),
(422, 360, '1st number not reachable, 2nd number Mitin not reachable', 2, '2015-07-23 13:55:15', 10, '', '2015-07-24'),
(423, 360, 'call received from Mitin\r\ngot job in ISS world in chennai. but they never startd. Right now is joining a course in LInux at Kerala.\r\nsays he will think about it and will call us back mostly after finishing that course.\r\n', 2, '2015-07-23 14:10:51', 6, '', '2015-07-23'),
(424, 203, '', 3, '2015-07-23 14:42:14', 2, '', '2015-07-23'),
(425, 361, 'give me the details , how selection, course fees, hostel available, start of course\r\nspoke to the students father, he is very interested that his son should do this course.\r\nhe said he will have his son call us today itself to give us the full details.', 2, '2015-07-23 16:04:15', 1, '', '2015-07-23'),
(426, 362, 'i want detailed information on PD\r\n', 2, '2015-07-23 16:43:58', 1, '', '2015-07-23'),
(427, 363, 'rnr', 3, '2015-07-23 16:45:35', 10, '', '2015-07-24'),
(428, 364, 'rnr', 3, '2015-07-23 17:11:10', 10, '', '2015-07-24'),
(429, 362, '', 2, '2015-07-23 17:13:57', 5, '', '2015-07-27'),
(430, 365, 'Resume received on Rv-vlsi for a job. \r\nThe candidate has done his professional skill development in Sandeepani.', 2, '2015-07-23 17:52:40', 12, '', '2015-07-23'),
(431, 366, 'resume received for job. unable to get him on phone. will call back again.', 2, '2015-07-23 18:13:18', 12, '', '2015-07-23'),
(432, 344, '', 2, '2015-07-23 18:17:17', 1, '', '2015-07-23'),
(433, 368, 'Int in Embedded.Given all the details said will visit the center tomorrow and buy the application.', 0, '2015-07-23 18:26:05', 14, '', '2015-07-24'),
(434, 369, 'We are doing all types of Interior Designing with International Standard Quality. We will be completing all the interior projects before TAT.  Kindly give us an opportunity to associate with you and please call us for any clarification\r\nThis is marketing add of an interior designing co. not an eligible candidate.', 2, '2015-07-23 18:26:06', 10, '', '2015-07-23'),
(435, 370, 'comments : Regarding internship\r\n\r\nhe is interested in taking m tech internship. yesterday he met Mr Kamath also. \r\nHe is awaiting his NOC form the college HOD.\r\n', 2, '2015-07-23 18:33:48', 1, '', '2015-07-28'),
(436, 371, 'Dear Sir, I am Prakash from Pondicherry. I need to upgrade my knowledge in VLSI design,the course which is offered in your institute. Actually i am experience in the field of Electronics Manufacturing and Service.I have seen your website for VLSI studies. I think some batches is started in your institute.So i like to do course in your institute.I completed my B.Tech ECE four years back and now i am new to vlsi,But i am having more interest in persuing vlsi course now only i got time to do so.i need your help to perform this course.kindly revert me after seeing this message.  Thank you, R.Prakash\r\n----------------------\r\nsent mail without bank details.', 2, '2015-07-23 19:11:26', 1, '', '2015-07-27'),
(437, 346, 'called said he is interested to buy the application for FE.asked to send the account details account details sent.', 3, '2015-07-24 10:36:39', 1, '', '2015-07-25'),
(438, 366, 'Spoke to Jagadeesh, he is interested to take the PD vlsi course. \r\nwants to buy the application. he has requested for the bank details to buy the application.\r\nmail sent today with bank details.', 2, '2015-07-24 11:55:25', 1, '', '2015-07-28'),
(439, 372, 'Hello Sir i am pursuing my electronics and communication engineering at NIT Durgapur, currently studying in 5th semester. i have an interest in the VLSI and Chip design Domain.  I would love to inquire does RV VLSI provide the training course during the winter break in the above mentioned domain Hoping for a quick reply Regards Thank you\r\n------------------------------\r\nsounds very interested for the 6 months course. however he still has to finish his engineering to the 6 months in stretch, \r\nhave advised about our basic course and Altera course.  he said he will think about the basic course in the coming summer.', 2, '2015-07-24 13:59:25', 5, '', '2015-07-24'),
(440, 373, 'I am persueing final year mtech\r\nThis is an internship enquiry. she is interested, fees and course details given. she will come back to us after the college provides her with the NOC.', 0, '2015-07-24 15:59:24', 1, '', '2015-07-29'),
(441, 374, 'M Tech internship student, VTU notification,\r\nInterested. needs 2 days, will come back.\r\nshe might have 10 friends coming along.', 2, '2015-07-24 16:04:23', 1, '', '2015-07-29'),
(442, 375, 'info regarding commencement of course and fee structure, received on contact us.\r\nlead attempted, ringing no response.', 2, '2015-07-24 16:10:22', 10, '', '2015-07-27'),
(443, 376, 'Int in Embedded. Given all the details said will give us the confirmation tomorrow.', 0, '2015-07-24 16:41:41', 4, '', '2015-07-25'),
(444, 377, 'rnr', 3, '2015-07-24 16:43:06', 10, '', '2015-07-25'),
(445, 378, 'out of reach', 3, '2015-07-24 16:46:47', 12, '', '2015-07-25'),
(446, 379, 'I am Isha Palria, I have completed my M.Tech in Digital communication with from Jodhpur National University. I m searching for job. I want to know about your courses duration and fee structure.\r\nshe was not comfortable give all the info,   however she is badly ineed for a job, she said will get back after checking with her husband.', 2, '2015-07-24 17:01:27', 7, '', '2015-07-24'),
(447, 381, 'Int in Embedded.Given all the details.Informed him abt the seats availability said will buy the application tomorrow\r\n', 3, '2015-07-24 17:34:11', 1, '', '2015-07-25'),
(448, 377, 'Not Interested\r\n', 3, '2015-07-24 17:36:32', 3, 'already joined Emertxe institute for Embedded course', '2015-07-24'),
(449, 382, 'I am doing vlsi placement conform\r\nwants to do vlsi course, cannot spk english, wants placement assistance, financial concern\r\n\r\n\r\n', 0, '2015-07-24 17:46:16', 3, 'cannot at all spk english.', '2015-07-24'),
(450, 381, '', 3, '2015-07-24 18:00:52', 1, '', '2015-07-24'),
(451, 383, 'sir i want to know is there center of rv vlsi in delhi. What is the fee for different different program in rv vlsi.When next batch will start of ECE branch\r\nVery interested, want to do full custom course. Is coming to blr in the 1st week of Aug, will come to us and buy the app.', 2, '2015-07-24 18:17:19', 1, '', '2015-08-03'),
(452, 384, 'I would like to know whether part time embedded system courses are available\r\nwas speaking to Sudhakar, his line got disconnected, his mobile not reachable.\r\nhe seems interested. will need to call back tom.', 2, '2015-07-24 18:52:48', 12, '', '2015-07-27'),
(453, 385, 'PLEASE LET ME KNOW THE COURSE FEE FOR Advanced Diploma in ASIC Design\r\nhe says he has changed his mind and does not want to do any training course.\r\ndoes not have job. have advised him about the placement assistance that we provide.', 2, '2015-07-24 19:03:19', 6, '', '2015-07-24'),
(454, 386, 'I have completed maters in microelectronics . I need information regarding course related to vlsi and placements which you offer with respect to .\r\n', 2, '2015-07-24 19:09:18', 1, '', '2015-07-24'),
(455, 388, 'sir, i as mentiond above need to know the fees structures for vlsi as well as for embedded cources.\r\nHe checked for the full details of physical design full time course.\r\nafter understanding the course fee, he said he will think and get back.\r\nwill need to call him after some time.', 2, '2015-07-27 13:18:01', 5, '', '2015-08-02'),
(456, 389, 'Hello sir,     I am looking for internship programme in VLSI and Embedded systems,I need some more details regarding RV VLSI center.kindly contact me via email.thank you,  Neetha, 8050193936.\r\nshe is in 4th sem of M tech and says wants to do an internship for job placements. explained about the M tech 3rd sem intership.\r\nshe said she will call us for the course once she finished her m tech.', 2, '2015-07-27 14:14:01', 6, '', '2015-07-27'),
(457, 390, 'I want to do embedded course.\r\nAkshata will call', 2, '2015-07-27 14:21:09', 7, '', '2015-07-27'),
(458, 391, 'I want to info related VLSI design course.\r\n', 2, '2015-07-27 14:31:41', 10, '', '2015-07-27'),
(459, 392, 'Has 3 yrs exp in SP Robotics pvt ltd as PCB design Engg. Int in Embedded.he wants to shift his domain to Embedded.Given all the details.clearly informed only placement assistance no commitments.said will visit the center.he has 1 month notice period.', 0, '2015-07-27 15:08:22', 14, '', '2015-07-31'),
(460, 393, 'Disconnected the call', 3, '2015-07-27 15:17:45', 3, 'disconnected the call', '2015-07-27'),
(461, 394, 'rnr', 3, '2015-07-27 15:19:01', 10, '', '2015-07-28'),
(462, 395, '2 yrs I worked as Assistant professor. My passion is to enter core vlsi company so I want to do a course.\r\n\r\nvery much interested, she and her husband will come to the center on this Saturday.', 2, '2015-07-27 15:19:41', 1, '', '2015-08-03'),
(463, 396, 'Got offer for Imphosys in software domain.He wants to do MS as well.Int in Embedded given all the details.said will discuss with his parents and revert back', 3, '2015-07-27 15:55:17', 7, '', '2015-07-31'),
(464, 397, 'Sir I want to know more about your institude. Please mail me details regarding tranining fees, duration for training, admission process of training  and calendar for training .\r\nshe is interested in Front end course. All details given.\r\nmail with bank details sent to pay for the application.', 0, '2015-07-27 16:52:55', 1, '', '2015-08-03'),
(465, 398, 'Resume from NCSPL \r\ni have recently done my b.tech from ELECTRONICS AND COMMUNICATION branch and i have good knowledge of ELECTRONICS and DIGITAL LOGICS.if u have any vacancy please inform me.\r\nexplained to him that we do not have job opportunity for him with us, however we can help him get a job, if he does the course with us. mail sent to him with our address details as per his req.he will come to the center on 29th and buy the app.\r\nadvised him about his 10th percentage being low and that we cannot promise him on the job opportunity.', 0, '2015-07-27 17:51:57', 1, '', '2015-07-29'),
(466, 344, 'Visited the center.Given details on both VLSI and Embedded course. clearly mention only placement assistance no commitment.bought application for Embedded', 3, '2015-07-27 18:18:23', 2, '', '2015-07-27'),
(467, 399, 'M Tech, student for internship\r\nhe said he will walk into the center on 01st of August.', 2, '2015-07-27 19:16:16', 1, '', '2015-08-01'),
(468, 400, 'Resume received for a job on Rv-vlsi.\r\nnot very keen on the course, he said he will need to check with his borther and let us know.', 2, '2015-07-27 19:41:47', 6, '', '2015-07-27'),
(469, 401, 'I Bavusaheb Kunchanur pursuing M.Tech in VLSI and embedded (3ed seem). Me and one my friend are for internship as a part of our course. We are interested in VLSI design and RTL coding. We are interested towards your institute. Please inform me the procedure to join your institute. I attached our CV with this mail please refer and do the need.\r\nspoke to Aruna, \r\nbhuvusaheb and aruna wants  to come to the center on wednesday for further details of the M tech course.\r\n', 2, '2015-07-27 20:03:45', 1, '', '2015-07-29'),
(470, 403, '', 0, '2015-07-29 15:06:49', 1, '', '2015-07-29'),
(471, 403, 'Enquirey for VLSI PD. interested, needs the bank details to buy the application. \r\nmail sent with details', 2, '2015-07-29 16:16:30', 1, '', '2015-08-03'),
(472, 404, '', 2, '2015-07-29 16:34:02', 1, '', '2015-07-29'),
(473, 405, 'Interested in Embedded course, has left his job and come for this. Says he happen to find his school friends on our website testimonial who have got good jobs.\r\nhave forwarded him to Akshata for more technical details.', 2, '2015-07-29 17:19:11', 1, '', '2015-07-31'),
(474, 340, 'Prashanth said he cannot speak now, will need call him again.', 2, '2015-07-29 17:27:14', 1, '', '2015-07-30'),
(475, 339, 'not reachable, only beep sound. Tried 3 diff times during the day.', 2, '2015-07-29 17:32:43', 1, '', '2015-07-29'),
(476, 338, 'still interested, will confirm by tom.', 2, '2015-07-29 17:40:20', 1, '', '2015-07-30'),
(477, 406, 'SHRUTI=4/7/15=is looking for embedded 10=73 12=78 BE=68=2013=ECE through friends came to know about rv-vlsi his friend has taken vlsi programm he will give us confirmation on 10th of july.\r\n\r\nnot interested as he is already working and will not get so many days of leave.', 2, '2015-07-29 17:45:47', 6, '', '2015-07-29'),
(478, 407, 'I would like to know more about the Courses offered ad their relevant fee structures and other Details\r\nwas preparing for gate. he has taken the course details. he needs time to think.', 2, '2015-07-29 19:16:56', 5, '', '2015-08-06'),
(479, 409, 'no response', 2, '2015-07-30 12:05:13', 10, '', '2015-07-31'),
(480, 410, 'Hi I want to know about Advanced Diploma in ASIC Design ADAD  Diploma in VLSI Design and Verification VLSI Front End in detail. Like fees,courseduration,hostel facilities and guidence.\r\n3 attempts made.', 2, '2015-07-30 12:32:51', 12, '', '2015-07-30'),
(481, 411, 'no query recorded.\r\nHari requested a call back later as he unable to spk now.', 2, '2015-07-30 12:38:41', 5, '', '2015-07-31'),
(482, 412, 'want to know course detail and fee structure.\r\nno switched off.', 2, '2015-07-30 12:43:03', 11, '', '2015-07-31'),
(483, 413, 'how much is the fees\r\nonly wanted the fees, persueing mtech, no keen giving any personal info.\r\nno interest shown, follow up not required.', 2, '2015-07-30 12:51:01', 5, '', '2015-07-30'),
(484, 414, 'disconnected the call', 3, '2015-07-30 12:52:59', 6, '', '2015-07-31'),
(485, 415, 'Hearing Rv-VLSI he disconnected the call', 3, '2015-07-30 12:55:47', 6, '', '2015-07-30'),
(486, 416, 'like to enhance my career through core industry\r\nSowmya not at home , to call after 30 minutes. spoke to the father.\r\n', 2, '2015-07-30 12:58:17', 10, '', '2015-07-31'),
(487, 417, 'not connecting', 3, '2015-07-30 13:01:00', 12, '', '2015-07-31'),
(488, 418, 'I WANT TO JOIN YOU COURSE FOR EMBEDDED AND VLSI. WHICH IS START FROM AUGUST 2015. IS THERE ANY COURSE STARTS FROM SEPTEMBER 2015 WHICH IS PREFERABLE FOR ME.I SO THEN CONTACT ME AS SOON AS POSSIBLE PLEASE.\r\nRNR', 2, '2015-07-30 13:04:05', 10, '', '2015-07-31'),
(489, 419, 'said he is busy and he will only call back later', 3, '2015-07-30 13:04:29', 4, '', '2015-07-31'),
(490, 420, 'rnr', 3, '2015-07-30 13:08:48', 10, '', '2015-07-31'),
(491, 421, 'Said will complete his Engg in 2016 and she is looking for July 2016 batch.asked her to call in April for enquiry', 3, '2015-07-30 13:16:30', 1, '', '2015-07-30'),
(492, 422, 'no other info mentioned.\r\nneeds a call after 4 days.', 2, '2015-07-30 13:23:37', 5, '', '2015-07-30'),
(493, 418, 'says,  working as a lecturer, so will resign tom, need to serve one month notice.\r\nwill join after 31st of AUg, i have taken permission from Archana for the same.\r\nhas requested for the bank details to buy teh application.', 2, '2015-07-30 13:50:48', 1, '', '2015-08-04'),
(494, 423, 'Int in Embedded.Given all the details Informed him only placement assistance no commitments.said will think and revet back', 0, '2015-07-30 13:57:35', 5, '', '2015-08-07'),
(495, 424, 'Int in VLSI BE. Given all the details.Clearly informed only placement assistance no commitments.said will think and revert back', 0, '2015-07-30 15:15:21', 5, '', '2015-08-04'),
(496, 425, 'Walk in student.\r\nseems interested, very very anxious, checked info about all coursed, all course fees. \r\nsays she will come back in two days.', 2, '2015-07-30 16:50:54', 5, '', '2015-08-07'),
(497, 426, 'Mtech student, walk in\r\ntaken all the details, said will get the noc and come back.', 2, '2015-07-30 16:55:17', 5, '', '2015-07-30'),
(498, 427, 'Walk in M tech student,\r\nsaid will check with college for NOC and get back.\r\n', 2, '2015-07-30 16:59:45', 5, '', '2015-07-30'),
(499, 428, 'Niranjan (Working in TCS as Software Engg.) inquiring for his cousin Lavanya.Int in VLSI BE.given all the details.said will visit tomorrow. ', 3, '2015-07-31 11:04:06', 14, '', '2015-08-01'),
(500, 429, 'Int in Embedded given all the details said will think and revert back by next week.Informend him abt the seats availability.', 3, '2015-07-31 12:21:46', 5, '', '2015-08-04'),
(501, 391, 'she is very interested, but she seems to have financial problem, she checked on the loan facility. she has requested for a mail with \r\nsyllabus under full custom and PD.\r\nhave advised her to check and details on the website.', 2, '2015-07-31 14:49:20', 5, '', '2015-08-07'),
(502, 416, 'to call her after on  week, to confirm her interest.', 2, '2015-07-31 14:55:40', 5, '', '2015-08-07'),
(503, 410, 'RNR,  voice IVR is in gujrathi\r\n2nd day 2 attempts made.', 2, '2015-07-31 16:22:03', 10, '', '2015-08-03'),
(504, 412, 'spoke to Shravan, he  is still going to do his BE final year.\r\nso he says he  will call after one year. he is only collection information about these coursed at this moment.', 2, '2015-07-31 16:29:21', 3, 'reject for now, he is not still a BE graduate, he will come us after 1 year.', '2015-07-31'),
(505, 430, 'i want to join the embedded training.so please give me all the the details of new batch.\r\nthis no does not get connected. \r\nIVR says this call cannot be completed.', 2, '2015-07-31 17:34:23', 12, '', '2015-08-03'),
(506, 431, 'I want to knw more about the admission procedure.\r\nvlsi-front end,  finance is a concern, she said we can call her in sep 2015.', 2, '2015-07-31 18:15:15', 5, '', '2015-09-02'),
(507, 410, 'Interested in VLSI PD, wants to discuss with her parents. she is from BURUCH in Gujrat.', 2, '2015-07-31 18:35:12', 7, '', '2015-08-07'),
(508, 432, 'Has 1 yr exp in Next Generation technologies, Hyb as Hardware design Engg.Int in VLSI PD.Given all the details.informed him abt the seats availability.said will think and revert back tomorrow', 3, '2015-07-31 18:58:21', 1, '', '2015-08-01'),
(509, 65, 'spoke to Swetha, interested, wants to buy the application, \r\nmail sent with bank details.', 2, '2015-07-31 19:12:15', 1, '', '2015-08-05'),
(510, 433, 'M Tech internship student, not very interested, more keen on the project. will get back if interested.', 0, '2015-08-03 12:56:33', 5, '', '2015-08-05'),
(511, 434, 'M Tec Student, Walked in for internship.\r\ninterested, will check with the parents  and the college for NOC and come back', 2, '2015-08-03 13:26:00', 5, '', '2015-08-05'),
(512, 435, 'M tech internship student, walk in,  she is from Hubli, studying in Mangalore,  has come to blr only for her intership.\r\ninterested, needs to discuss with her parents and come back.', 2, '2015-08-03 13:51:41', 7, '', '2015-08-05'),
(513, 436, '', 2, '2015-08-03 14:00:23', 1, '', '2015-08-03'),
(514, 436, 'Walk in for VLSI, interested needs to think and get back. \r\ndisadvantages of 2014 explained as they might not be considered as freshers by the company.', 2, '2015-08-03 14:04:53', 5, '', '2015-08-10'),
(515, 437, 'Information gathering,\r\ncalling from chennai,  a friend who did a  course at MVC referred a few institutes in BLR for VLSI training. \r\nhe took all the information and said he will get back to us if he is interested.', 2, '2015-08-03 14:37:33', 5, '', '2015-08-03'),
(516, 438, 'Query about RvVLSI course details\r\nRNR', 2, '2015-08-03 14:42:19', 10, '', '2015-08-03'),
(517, 438, 'RNR, 2 attempts made.', 2, '2015-08-03 15:27:14', 10, '', '2015-08-04'),
(518, 439, 'No message\r\nRNR, 2 attempts made. will again later', 2, '2015-08-03 15:41:51', 10, '', '2015-08-03'),
(519, 440, 'Studying mtech in vlsi and embedded systems\r\nMTech internship, interested, needs to arrange for funds. he will think and come back.', 2, '2015-08-03 15:52:52', 9, '', '2015-08-03'),
(520, 441, 'I am an e.c.e student of 2015 passed out with agreegate of 73 percent.\r\n\r\nher husband has already bought the application, she is preparing for the entrance test which is on this thursday.', 2, '2015-08-03 16:51:00', 2, '', '2015-08-03'),
(521, 442, 'interested  for internship, will check with the college for NOC and get back.', 2, '2015-08-03 17:33:21', 5, '', '2015-08-07'),
(522, 443, 'interested, need to check for NOC and get back to us.\r\n', 2, '2015-08-03 17:37:12', 5, '', '2015-08-07'),
(523, 444, 'interested, need to check for NOC and get back to us.\r\n', 2, '2015-08-03 17:41:50', 5, '', '2015-08-07'),
(524, 445, 'To know about the fee structure and when the next batch starts\r\ngave her all the details. seems like a finance issue. she said she will check and get back.\r\n', 2, '2015-08-03 18:43:32', 5, '', '2015-08-07'),
(525, 446, 'interested in VLSI, will come to the center on Saturday to buy the application.', 2, '2015-08-03 19:15:48', 1, '', '2015-08-08'),
(526, 447, 'gave her the course details. int in VLSI, needs to discuss with the family.', 2, '2015-08-04 11:53:19', 5, '', '2015-08-10'),
(527, 448, 'interested bought the application.\r\nfor VLSI PD.', 0, '2015-08-04 14:11:21', 2, '', '2015-08-04'),
(528, 449, 'has bought an application, has given the entrance test today, has scored 25 of 40 in written test, Faculty Priya has done the technical round and he has been asked to come on Friday the 7th August for the re test.', 2, '2015-08-04 15:35:16', 2, '', '2015-08-07'),
(529, 450, 'Anurag Ujjwal walked into the center on 30th june, today he came and bought the application. he will come for the entrance test on 6th August at 11.00 tomorrow.', 2, '2015-08-04 15:49:57', 2, '', '2015-08-06');

-- --------------------------------------------------------

--
-- Table structure for table `tbl_settings`
--

CREATE TABLE IF NOT EXISTS `tbl_settings` (
  `idsettings` bigint(20) NOT NULL AUTO_INCREMENT,
  `welcomepage` text,
  `profileinformationpage` text,
  `academicqualificationpage` text,
  `beprojectspage` text,
  `traininginstitutepage` text,
  `companypage` text,
  `otherdetailpage` text,
  `thankyoupage` varchar(500) DEFAULT NULL,
  PRIMARY KEY (`idsettings`)
) ENGINE=InnoDB  DEFAULT CHARSET=latin1 AUTO_INCREMENT=2 ;

--
-- Dumping data for table `tbl_settings`
--

INSERT INTO `tbl_settings` (`idsettings`, `welcomepage`, `profileinformationpage`, `academicqualificationpage`, `beprojectspage`, `traininginstitutepage`, `companypage`, `otherdetailpage`, `thankyoupage`) VALUES
(1, 'Welcome to Nanochip resume builder page\r\n', 'Welcome to the Resume builder section. The builder consist of five sections. Please fill all sections for your resume to be successfully submitted to the database.', 'Please fill all the sections as applicable to you.', 'Please fill the key contributions made by you towards academic Projects', 'If you have taken any specialized skill development course fill this section', 'Please fill this section by clicking on the Add Project button, This page can be skipped if you do not have Industry experience.', 'Please fill all the relevant fields with Information that will help shortlist your resume by prospective employer.', 'Thank you for Submitting your resume,  your resume successfully in the database,  You can edit this resume anytime by logging back in.');

-- --------------------------------------------------------

--
-- Table structure for table `tbl_student`
--

CREATE TABLE IF NOT EXISTS `tbl_student` (
  `idstudent` bigint(20) NOT NULL AUTO_INCREMENT,
  `firstname` varchar(50) DEFAULT NULL,
  `lastname` varchar(50) DEFAULT NULL,
  `email` varchar(255) DEFAULT NULL,
  `mobile` varchar(50) DEFAULT NULL,
  `city` varchar(50) DEFAULT NULL,
  `pincode` varchar(50) DEFAULT NULL,
  `country` varchar(100) DEFAULT NULL,
  `state` varchar(100) DEFAULT NULL,
  `dob` date DEFAULT NULL,
  `fathername` varchar(100) DEFAULT NULL,
  `gender` varchar(50) DEFAULT NULL,
  `languages` varchar(1000) DEFAULT NULL,
  `nationality` varchar(500) DEFAULT NULL,
  `sslc_passoutyear` varchar(10) DEFAULT NULL,
  `sslc_percentagetype` varchar(10) DEFAULT NULL,
  `sslc_percentage` varchar(10) DEFAULT NULL,
  `sslc_schoolname` varchar(1000) DEFAULT NULL,
  `puc_passoutyear` varchar(10) DEFAULT NULL,
  `puc_percentagetype` varchar(10) DEFAULT NULL,
  `puc_percentage` varchar(10) DEFAULT NULL,
  `puc_schoolname` varchar(1000) DEFAULT NULL,
  `deg_passoutyear` varchar(10) DEFAULT NULL,
  `deg_percentagetype` varchar(10) DEFAULT NULL,
  `deg_schoolname` varchar(1000) DEFAULT NULL,
  `deg_percentage` varchar(10) DEFAULT NULL,
  `deg_university` varchar(255) DEFAULT NULL,
  `pg_percentagetype` varchar(10) DEFAULT NULL,
  `pg_schoolname` varchar(1000) DEFAULT NULL,
  `pg_percentage` varchar(10) DEFAULT '0',
  `pg_passoutyear` varchar(10) DEFAULT NULL,
  `pg_university` varchar(1000) DEFAULT NULL,
  `address` text,
  `pgdip_percentagetype` varchar(10) DEFAULT NULL,
  `pgdip_schoolname` varchar(255) DEFAULT '0',
  `pgdip_percentage` varchar(10) DEFAULT '0',
  `pgdip_passoutyear` varchar(5) DEFAULT NULL,
  `pgdip_university` varchar(255) DEFAULT NULL,
  `deg_department` bigint(20) DEFAULT NULL,
  `pg_department` bigint(20) DEFAULT NULL,
  `password` varchar(255) DEFAULT NULL,
  `career_objective` text NOT NULL,
  `phd_percentagetype` varchar(255) NOT NULL,
  `phd_schoolname` varchar(255) NOT NULL,
  `phd_percentage` varchar(255) NOT NULL DEFAULT '0',
  `phd_passoutyear` varchar(255) NOT NULL,
  `phd_university` varchar(255) NOT NULL,
  `phd_department` varchar(255) NOT NULL,
  `rvvlsiid` varchar(25) NOT NULL DEFAULT '0',
  `pgdip_coursename` varchar(255) NOT NULL,
  `deg_projectname` varchar(255) DEFAULT NULL,
  `deg_projectdescription` varchar(500) DEFAULT NULL,
  `deg_projecttools` varchar(255) DEFAULT NULL,
  `deg_projectchallenges` varchar(500) DEFAULT NULL,
  `pg_projectname` varchar(255) DEFAULT NULL,
  `pg_projectdescription` varchar(500) DEFAULT NULL,
  `pg_projecttools` varchar(255) DEFAULT NULL,
  `pg_projectchallenges` varchar(500) DEFAULT NULL,
  `resumeid` varchar(255) DEFAULT NULL,
  `pgdip_otherschools` varchar(500) DEFAULT NULL,
  `pgdip_otherschoolscity` varchar(255) DEFAULT NULL,
  `addressdoorno` varchar(500) DEFAULT NULL,
  `addresslineone` varchar(500) DEFAULT NULL,
  `addresslinetwo` varchar(500) DEFAULT NULL,
  `placeofbirth` varchar(150) DEFAULT NULL,
  `eligibleIndianNationality` varchar(10) DEFAULT NULL,
  `phd_state` varchar(50) DEFAULT NULL,
  `pg_state` varchar(50) DEFAULT NULL,
  `deg_state` varchar(50) DEFAULT NULL,
  `pgdip_othercoursename` varchar(100) DEFAULT '0',
  `profilepic` varchar(255) DEFAULT NULL,
  `experience` enum('Fresher','Experience') DEFAULT 'Fresher',
  `experience_years` varchar(2) DEFAULT NULL,
  `status` enum('Active','Inactive') DEFAULT NULL,
  `current_company` varchar(255) DEFAULT NULL,
  `current_designation` varchar(255) DEFAULT NULL,
  `current_salary` varchar(255) DEFAULT NULL,
  `current_location` varchar(255) DEFAULT NULL,
  `expected_designation` varchar(255) DEFAULT NULL,
  `expected_salary` varchar(255) DEFAULT NULL,
  `expected_location` varchar(255) DEFAULT NULL,
  `deg_othercoursename` varchar(255) DEFAULT NULL,
  `pg_othercoursename` varchar(100) DEFAULT NULL,
  `admission` varchar(10) NOT NULL DEFAULT '0',
  `created_date` datetime NOT NULL,
  `updated_date` datetime NOT NULL,
  `previousexp` varchar(5) DEFAULT NULL,
  `placed` enum('No','Yes') NOT NULL DEFAULT 'No',
  `currentcompanyfromyear` varchar(10) DEFAULT NULL,
  `currentcompanyfrommonth` varchar(10) DEFAULT NULL,
  `ttp` varchar(10) DEFAULT NULL,
  PRIMARY KEY (`idstudent`),
  KEY `idstudent` (`idstudent`)
) ENGINE=MyISAM  DEFAULT CHARSET=latin1 AUTO_INCREMENT=2183 ;

--
-- Dumping data for table `tbl_student`
--

INSERT INTO `tbl_student` (`idstudent`, `firstname`, `lastname`, `email`, `mobile`, `city`, `pincode`, `country`, `state`, `dob`, `fathername`, `gender`, `languages`, `nationality`, `sslc_passoutyear`, `sslc_percentagetype`, `sslc_percentage`, `sslc_schoolname`, `puc_passoutyear`, `puc_percentagetype`, `puc_percentage`, `puc_schoolname`, `deg_passoutyear`, `deg_percentagetype`, `deg_schoolname`, `deg_percentage`, `deg_university`, `pg_percentagetype`, `pg_schoolname`, `pg_percentage`, `pg_passoutyear`, `pg_university`, `address`, `pgdip_percentagetype`, `pgdip_schoolname`, `pgdip_percentage`, `pgdip_passoutyear`, `pgdip_university`, `deg_department`, `pg_department`, `password`, `career_objective`, `phd_percentagetype`, `phd_schoolname`, `phd_percentage`, `phd_passoutyear`, `phd_university`, `phd_department`, `rvvlsiid`, `pgdip_coursename`, `deg_projectname`, `deg_projectdescription`, `deg_projecttools`, `deg_projectchallenges`, `pg_projectname`, `pg_projectdescription`, `pg_projecttools`, `pg_projectchallenges`, `resumeid`, `pgdip_otherschools`, `pgdip_otherschoolscity`, `addressdoorno`, `addresslineone`, `addresslinetwo`, `placeofbirth`, `eligibleIndianNationality`, `phd_state`, `pg_state`, `deg_state`, `pgdip_othercoursename`, `profilepic`, `experience`, `experience_years`, `status`, `current_company`, `current_designation`, `current_salary`, `current_location`, `expected_designation`, `expected_salary`, `expected_location`, `deg_othercoursename`, `pg_othercoursename`, `admission`, `created_date`, `updated_date`, `previousexp`, `placed`, `currentcompanyfromyear`, `currentcompanyfrommonth`, `ttp`) VALUES
(13, 'Venky', 'Prasad', 'vprasad@rv-vlsi.com', '9900580442', 'Bangalore', '560041', 'India', 'Karnataka', '1963-03-05', 'V S Prasada', 'Male', '', 'Indian', '1985', 'Percentage', '60', 'SJBHS', '1987', 'Percentage', '88', 'SSMRV', '2015', 'Percentage', 'RVCE', '70', 'Bangalore ', '', '', '0', '', '', '', '', '1', '0', '2015', '07', 3, 0, 'rv-vlsi', 'Looking for a Full Custom job in India', '', '', '0', '', '', '', '01ADADB263360', '4', 'Automatic Voice Recognition', 'Used Sample and Hold circuit\r\n555 TImer\r\nThe project is designed to control the printer and its accessories using a audio signature. ', 'IC 741, S&H 747', 'Retrieval of the digitised signal was a challenge due to mismatch in the comparison algorithim', '', '', '', '', '01ADADB263360', 'Maven Silicon', 'Bangalore', '22', 'GB Road', '', 'Thumkur', 'Yes', 'Karnataka', '', 'Karnataka', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '0', '0000-00-00 00:00:00', '2015-08-01 05:00:00', NULL, 'No', NULL, NULL, NULL),
(25, 'Bhavit', 'Kaushik', 'bhavit.kaushik@gmail.com', '9449569605', 'Bengaluru', '560094', 'India', 'Karnataka', '1988-11-12', 'Somdatt Sharma', 'Male', 'English, Hindi', 'Indian', '2004', 'Percentage', '80.3', 'DAV Public School', '2006', 'Percentage', '75.3', 'DAV Public School', '2010', 'CGPA', 'SRM University', '9.473', 'SRM University', 'CGPA', 'Academy of Scientific and Innovative Research', '9.2', '2013', 'CSIR', '', '', '1', '6', '2015', '6', 2, 6, 'Nehu@2013', 'To work and learn in physical design domain that would enhance my skills and nurture a deep understanding of the art of the chip designing .', '', '', '0', '', '', '', '1ADADB252905', '1', 'Image Compression using Wavelet Transform by SPIHT Algorithm', 'Implementing SPIHT compression algorithm that exploits the inherent similarities across the subbands in a wavelet decomposition of an image.', 'MATLAB', 'Learning Matlab image processing toolset and interfacing camera with system.\r\n', 'FPGA Implementation of Saliency Detection', 'Designed fully pipelined K-mean classifier architecture for color classification and a 15 stage pipeline gaussian filter to filter a macro block of 8x8  and implemented multiplier-less and ROM free DCT/IDCT architecture.', 'Xilinx ISE, VHDL, MATLAB, Virtex II pro', 'Analyzing test image of size 512 X 512 in real time is a challenges. \r\nComputational complexity, speed and use of surplus hardware register logic for storing and processing data.', '1ADADB252905', '', '', 'House No. 6, Second Floor, 1st Main,', 'Anjaneya Temple Street, RMV II Stage', 'New BEL Road', 'Delhi', 'Yes', '', 'Delhi', 'Chennai', '0', '25bhavit_profile pic.JPG', 'Experience', '2', NULL, 'na', 'na', 'na', 'na', 'Physical Design Engineer', '600000', 'Bangalore', ' ', ' Advanced Semiconductor Electronics', '0', '0000-00-00 00:00:00', '2015-08-01 05:00:00', NULL, 'No', NULL, NULL, NULL),
(31, 'ARJUN', 'KRISHNA P R', 'arjunkrishnapr@gmail.com', '8867600644', 'ERNAKULAM', '683112', 'India', 'Kerala', '1990-05-16', 'RADHAKRISHNAN P V', 'Male', 'ENGLISH, MALAYALAM, HINDI', 'Indian', '2006', 'Percentage', '92.60', 'JAWAHAR NAVODAYA VIDYALAYA, ERNAKULAM', '2008', 'Percentage', '91.40', 'JAWAHAR NAVODAYA VIDYALAYA, ERNAKULAM', '2012', 'Percentage', 'MAHATMA GANDHI UNIVERSITY COLLEGE OFENGINEERING', '78.14', 'MAHATMA GA', 'CGPA', 'MANIPAL INSTITUTE OF TECHNOLOGY', '8.00', '2014', 'MANIPAL UNIVERSITY', '', '', '1', '5', '2015', '6', 3, 6, 'apotef40', 'TO BE PART OF A SUCCESSFUL ORGANIZATION WHERE I CAN WORK, LEARN, IMPROVE MYSELF AND BRING ABOUT A WORTHY CHANGE TO THE SOCIETY', '', '', '0', '', '', '', '1ADADB252903', '1', 'Simulink Model of a Semiconductor H-Bridge Connection to Avoid Saturation of Current Transformers.', 'Modeled a novel promising technique in SIMULINK, using an H-bridge circuit to counter CT core saturation which can avoid the need to oversize core.', 'MATLAB/SIMULINK-Control Systems Tool Box', '-Transformer parameter collection, on field (at 220kV PGCIL substation)\r\n-Modelling complex Transformer Protection System involving Current Transformers in SIMULINK', 'Mininet Tool as a Development Platform for Software Defined Networking (SDN)', 'Modified the virtual networking tool, Mininet  to be used as a development platform for SDN. SDN is a new type of network that can be programmed by a software controller according to various needs and purposes without actually modifying the hardware.', '1. Mininet\r\n2. Oracle Virtual Box', '-Deploying different hosts in different namespaces.\r\n-Implementing Openflow protocol alongside the simulation-engine host "Simhost".', '1ADADB252903', '', '', 'KEERAMATHU PULLATTU HOUSE', 'ERUMATHALA P O, KEEZHMADU', 'ALWAYE', 'ERNAKULAM', 'Yes', '', 'KARNATAKA', 'KERALA', '0', '31arjunkrishnapr_photo_nov1.jpg', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' Master of Technology', '0', '0000-00-00 00:00:00', '2015-08-01 05:00:00', NULL, 'No', NULL, NULL, NULL),
(34, 'SAMEER', 'NANDAGAVE', 'nandagavesameer@gmail.com', '9663444706', 'BELGAUM', '591242', 'India', 'Karnataka', '1990-08-24', 'MUBARAK', 'Male', 'English,Hindi,Kannada,Marati,Telugu', 'Indian', '2006', 'Percentage', '67.3', 'JAWAHAR NAVODAYA VIDYALAYA, BELGAUM', '2008', 'Percentage', '80.33', 'SHIVANAND COLLEGE, KAGWAD', '2012', 'Percentage', 'Gogte Institute of Technology', '76.7', 'VTU', 'CGPA', 'VIT University', '8.9', '2015', 'VIT University', '', '', '1', '-', '2015', '4 months', 2, 999, 'guddi123~', 'To face new challenges in the field of physical design engineering which will truly test my skills and help myself and the organization to flourish.', '', '', '0', '', '', '', '1ADPDB250101', '8', 'LOW COMPLEXITY HARDWARE SHARING ARCHITECTURE OF DEBLOCKING FILTER  FOR VP8 AND H.264 VIDEO STANDARDS.', 'Reduce the complexity of Deblocking Filter we have derived architecture shared between H.264 and VP8 .', 'Matlab, quartus II, Modelsim', 'Study H.264 and VP8 video compression standard.Implementation in Matlab and check the picture signal to noise ratio (PSNR). Implemented RTL in Verilog and checked the gate count and quality of image ', 'MULTI-STAGE NOISE SHAPING ARCHITECTURE USING A SIGMA-DELTA ADC ', 'The multistage noise shaping modulator which offer least noise is used for the design of sigma delta ADC ', 'Cadence Virtuoso ', 'Design of Two stage operational Amplifier, Summer, integrating-circuitry.\r\nDesign of latched-comparator, 1-bit DAC.\r\nAssembling of all the above component to get Multi Stage Noise shaping Modulator \r\nDesign of sigma delta ADC\r\n', '1ADPDB250101', '', '', '', 'SHIRGUPPI', 'INGALI ROAD', 'JUGUL', 'Yes', '', 'Tamil-Nadu', 'Karnataka', '0', '34256b8d9.jpg', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' VLSI DESIGN', '0', '0000-00-00 00:00:00', '2015-08-01 05:00:00', NULL, 'No', NULL, NULL, NULL),
(36, 'Leesha', 'R', 'leeshamlr@gmail.com', '8123101798', 'Malur', '563130', 'India', 'Karnataka', '1993-03-01', 'Ramachandra T', 'Female', 'English,Kannada,Hindi', 'Indian', '2008', 'Percentage', '82.08%', 'Govt. Pre University College', '2010', 'Percentage', '84.83%', 'JSS Comp PU college', '2014', 'Percentage', 'Atria Institute Of Technology', '67.33%', 'VTU', '', '', '0', '', '', '', '', '1', '6', '2015', '6 months', 2, 0, 'leeshaintel3', 'Seeking a challenging position as a Full Custom Layout Design Engineer where i can deliver high performance Layouts', '', '', '0', '', '', '', '1ADADB252915', '1', 'Automatic Insertion of Dummy Metal, to meet the  Metal Density Requirements for 28nm process (RV-VLSI Design Center, Bangalore â€“ 2014).', 'The code was written by Understanding Calibre SVRF manual for satisfying Metal density criteria and pattern generation technique in the rule deck, which is run on CalibrenmDRC to look for the violation of metal density in the layout. Density violation area is filled with Dummy metal fills.', 'Mentor Graphics, ICstudio - PYXIS layout ,  Calibre nmDRC .', 'Understanding the Calibre SVRF manual to develop algorithm was a challenge. Developing an algorithm which will fill dummy metal efficiently was a challenge.', '', '', '', '', '1ADADB252915', '', '', '163', 'Lakshmi Nivasa , 3rd cross', 'Maruthi Extn', 'Malur', 'Yes', '', '', 'Karnataka', '0', '3620150415_074918-1[1].jpg', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '0000-00-00 00:00:00', '2015-08-01 05:00:00', 'No', 'No', '', ' ', '0'),
(37, 'Tifa', 'A R Tandurkar', 'tifa.thaseen@gmail.com', '8095381284', 'Dandeli', '581325', 'India', 'Karnataka', '1991-07-10', 'Abdul Rasheed Tandurkar', 'Female', 'English,Kannada,Hindi', 'Indian', '2007', 'Percentage', '89.92', 'ST Michael Convent high School,Dandeli', '2009', 'Percentage', '65', 'Bangurnagar Pre-University Junior college,Dandeli', '2013', 'Percentage', 'KLS Vishwanath Rao Deshpande Rural Institute Of Technology, Haliyal-581329', '72.92', 'Viswesvaraya', 'Percentage', 'KLS Vishwanath Rao Deshpande Rural Institute Of Technology, Haliyal-581329', '82.5', '2015', 'Viswesvaraya Technological University', '', '', '1', '6 months', '2015', '6 months', 2, 999, 'tifajunjwadkar', 'To Work in VLSI domain as layout design engineer where performance is rewarded with new responsibilities and to work with knowledgeable environment.', '', '', '0', '', '', '', '1ADADB252927', '1', 'Security Breach Detection and Intimation using GSM. ', 'The objective of this project is to establish a security system to safeguard important articles which detects the intruder over the specified range ', 'Hardware:Power supply unit,Pressure Sensor,PIR Sensor,PIC16F877A,APR module,GSM module.\r\nSoftware: MP LAB IDE.\r\n', 'Initialization of GSM Module in TEXT mode and reception of new messages by deleting all the previous messages present in the SIM card inbox. ', '', '', '', '', '1ADADB252927', '', '', '#1288/B', 'Behind Jamiya Masjid', 'Masjid Galli,  Old-Dandeli', 'Ankola', 'Yes', '', 'Karnataka', 'Karnataka', '0', '37tifa.jpg', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' Industrial Electronics', '0', '0000-00-00 00:00:00', '2015-08-01 05:00:00', 'No', 'No', '', ' ', NULL),
(39, 'Chaitra', 'S V', 'chaitra.virupaksha@gmail.com', '9972676001', 'Bangalore', '560070', 'India', 'Karnataka', '1990-04-05', 'Virupaksha S T', 'Female', '', 'Indian', '2005', 'Percentage', '80.5', 'DVS High School', '2007', 'Percentage', '70.5', 'DVS composite college ', '2011', 'Percentage', 'Jawaharlal Nehru national college of engineering', '73.5', ' Visvesvar', '', '', '0', '', '', '', '', '1', '6', '2015', '6 months', 3, 0, 'Behappy@1990', 'To be an efficient layout design engineer and to enhance my professional skills in a dynamic and stable workplace.', '', '', '0', '', '', '', '1ADADB252907', '1', 'Optimization of usage of energy renewable energy resources using operations research techniques', 'Our project was based on the optimization of energy usages in rural areas using operations research tools and technique.', 'Operations research  was used for calculations purpose.', 'Collecting the data that had to be used for the calculation and optimizing the energy usage and optimizing the available resources for that particular rural area was bit challenging as there are few resources are left to get the energy from.', '', '', '', '', '1ADADB252907', '', '', '#101,vishal classic apts', 'No.11,5th main', 'Banashankari 2nd stage ', 'Shimoga', 'Yes', '', '', 'Karnataka', '0', '', 'Experience', '2', NULL, 'Not Applicable', 'Not Applicable', 'Not Applicable', 'Not Applicable', 'Layout design engineer', '3.5', 'Bangalore', ' ', ' ', '0', '0000-00-00 00:00:00', '2015-08-01 05:00:00', NULL, 'No', NULL, NULL, NULL),
(41, 'Siva kumar', 'Narala', 'sivakumar284@gmail.com', '8861101657', 'chittoor ', '517587', 'India', 'Andra Pradesh', '1992-11-28', 'N.NageswarRao', 'Male', 'English,Telugu,Tamil,Hindi', 'Indian', '2007', 'Percentage', '73.7', 'vivekanada matric. hr. sec. school ,Uthukottai ,Tamil Nadu ', '2009', 'Percentage', '91', 'Sri Chaitanya junior college,Tirupathi, A.P.', '2014', 'Percentage', 'Siddartha institute of science and technology,Puttur,A.P.', '67', 'JNTU Anantapur', '', '', '0', '', '', '', '', '1', '6', '2015', '6', 2, 0, 'nsk13579', 'Willing to work  in Physical Design Engineer in a VLSI company and looking forward to take challenging assignments in related field of industry.', '', '', '0', '', 'University Name', '', '1ADADB252925', '1', 'microcontroller based digital security system using GSM', 'This project includes  micro controller, GSM module,sensors like fire sensor,vibration sensor,u-v rays sensors,magnetic switch, water motor , ALARM.', 'MATLAB', 'while executing this project we have check fire sensor like if any fire accident will occur then by using this sensor it will give ALARM and water motor will switched ON and SMS will sent to owner by using GSM. ', '', '', '', '', '1ADADB252925', '', '', '1-198', 'veluru(vill)&(post)', 'pichatur(mandal),chittoor(dist) ', 'Andhra Pradesh ', 'Yes', 'State Name', '', 'Andhra Pradesh', '0', '', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '0000-00-00 00:00:00', '2015-08-01 05:00:00', NULL, 'No', NULL, NULL, NULL),
(47, 'Vinay', 'Bharadwaj H S', 'hsvinvin@yahoo.com', '9036750060', 'Bangalore', '560061', 'India', 'Karnataka', '1992-03-11', 'Shashikumar H S', 'Male', '', 'Indian', '2008', 'Percentage', '93.12', 'Sree Saraswati Vidya Mandira, Bangalore', '2010', 'Percentage', '81', 'Sri Kumarans Children&#39;s Home PU College,Bangalore', '2014', 'Percentage', 'City Engineering College,Bangalore', '64.13', 'Visvesvaraya Technological University ', '', '', '0', '', '', '', '', '1', '0', '2015', '6 months', 2, 0, 'FRANKLAMPARD', 'A growth oriented career in a company where my skills and knowledge is effectively used and enhanced in this process leading to a successful career. ', '', '', '0', '', '', '', '1ADADB252929', '1', 'Layout Design and physical verification of 1KB 6T-SRAM in 180nm CMOS Technology', 'Layout design of 1KB 6T SRAM in 180nm CMOS technology implementing Butterfly architecture and Partition array optimization techniques. ', 'Tool used for Layout design is ELECTRIC (Layout editor) and LT SPICE IV for simulation in MICROSOFT WINDOWS platform.', ' Designing layout in the given area constraints and implementing butterfly architecture to optimise area.Identifying and rectifying DRC and LVS errors and optimized routing of all the integrated blocks by following standard metal routing techniques. ', '', '', '', '', '1ADADB252929', '', '', '15/1,203 B, 2nd Floor,', 'Sai Krishna Residency, Ankappa Layout,Garden School Road', 'Chikkalsandra', 'Bangalore', 'Yes', '', '', 'Karnataka', '0', '', 'Fresher', '', NULL, 'N/A', 'N/A', 'N/A', 'N/A', 'N/A', 'N/A', 'N/A', ' ', ' ', '0', '0000-00-00 00:00:00', '2015-08-01 05:00:00', NULL, 'No', NULL, NULL, NULL),
(50, 'kartheek', 'B V', 'kartheek033@gmail.com', '9008957749', 'Bangalore', '560068', 'India', 'Karnataka', '1989-11-02', 'Vishwanath B K', 'Male', 'English,Kannada,Hindi,Telugu', 'Indian', '2005', 'Percentage', '81.2', 'Sri vidyaganapathi high school', '2007', 'Percentage', '59.5', 'Govt maharajas pu college, Mysore', '2011', 'Percentage', 'Adhichunchanagiri Institute of Technology (AIT), Chikmagalur  ', '63.4', 'VTU', 'Percentage', 'BGSIT, B G Nagara', '71.6', '2013', 'Visvesvaraya Technological University', '', '', '1', '0', '2015', 'Six months ', 2, 8, '99640meena', 'To become a key technical resource for an organisation, where I am able to explore my full\r\npotential, add to my learning curve, as well as contribute.', '', '', '0', '', '', '', '1ADADB252914', '1', 'Gesture based smart control for Home appliances.', 'This project deals with operation of gesture sensors.Used mercury sensors formeasuring the tilting angle.Based on the angle particular action is taken', 'IF receiver and Transmitter. ', 'Deciding type of sensor,Signal frequency.', 'Design and Implementation of Modified Adaptive Filtering Algorithm For Noise Cancellation in Speech signal on FPGA For minimum resource usage.', 'This project presents the applicability of a FPGA system for speech processing. Here adaptive filtering technique is used for noise cancellation in speech signal using Least Mean Squares (LMS) algorithm.', 'Xilinx ISE 9.1i Simulator', 'Filter co-efficient selection, Algorithm to use, Target board selection.', '1ADADB252914', '', '', '2/2(32)', '2nd cross,2nd main,old madiwala', 'BTM Layout 1st stage', 'Mysore', 'Yes', '', 'Karnataka', 'Karnataka', '0', '50kartheek.jpg', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '0000-00-00 00:00:00', '2015-08-01 05:00:00', NULL, 'No', NULL, NULL, NULL),
(54, 'Mulla Syed', 'Musabbin Ahmed', 'musab47@gmail.com', '7259703393', 'Bangalore', '560032', 'India', 'Karnataka', '1988-09-08', 'Mulla Syed Ahmed Hussain', 'Male', '', 'Indian', '2005', 'Percentage', '78.4', 'Gem English High School', '2007', 'Percentage', '80.83', 'Reva PU College', '2011', 'CGPA', 'Nitte Meenakshi Institute of Technology (NMIT)', '8.6', 'Autonomous', 'Percentage', 'Sir M. Visvesvaraya Institute of Technology (Sir MVIT)', '69.04', '2013', 'Visvesvarya Technological University (VTU)', '', '', '1', '0', '2015', '6 months', 2, 2, 'allahisgreatest', 'To work to the best of my ability and potential in any given environment with fullest sincerity and utmost commitment, to ensure growth of the institution and self growth as well. \r\n', '', '', '0', '', '', '', '1ADADB252917', '1', 'Accident Alert System', 'Accident Alert System using GSM and GPS modules to keep the track of the position of the accident and to inform relatives and nearest hospital.', 'Softwares used are keil micro vision2 IDE and Cx51 cross compiler\r\nHardware used are GPS(SR87),GSM (SIM300),ATMEL microcontroller (AT89C51), MAX232,ADC', 'Since the GSM module has to send the messages to different numbers which are programmed there has to be proper network coverage present  at the time of sending.', 'Design and Implementation of Adaptive Filtering Algorithm for Noise Cancellation in Speech signal on FPGA', 'Speech signal was added with noise and was converted to to text files called withnoise and withoutnoise. later with the help of Adaptive filtering algorithm noise was cancelled and nose free signal was plotted back and played in MATLAB & SNR wasfound', 'Softwares used are MATLAB and Xilinx Platform Studio\r\nhardwares used are FPGA', 'The processing time for the samples of the longer audio signal so obtained was extremely large . ', '1ADADB252917', '', '', '15`', '2nd Main Rahmathnagar, RT Nagar post', 'Bangalore-560032', 'Bangalore', 'Yes', '', 'Karnataka', 'Karnataka', '0', '54277049b.jpg', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '0000-00-00 00:00:00', '2015-08-01 05:00:00', NULL, 'No', NULL, NULL, NULL),
(56, 'Anil', 'S N', 'anil.samprathi92@gmail.com', '9738336147', 'Bangalore', '560076', 'India', 'Karnataka', '1992-10-12', 'Nagendra G', 'Male', '', 'Indian', '2008', 'Percentage', '78', 'Bangalore high school', '2010', 'Percentage', '73', 'Vijaya junior pre university college', '2014', 'Percentage', 'City Engineering college', '67', 'Visvesvaraya Technological University', '', '', '0', '', '', '', '', '1', '0', '2015', '6 months', 2, 0, 'nagendra', 'To be a part of team which gives me chance to enrich my skills in recent technology and thus contribute towards growth of organization.', '', '', '0', '', '', '', '1ADADB252902', '1', 'FPGA Implementation of itterative high speed mitchell logarthmic multipliers for image processing application', 'Pipelined architecture hence,high speed.\r\nHigh accuracy compared to basic mitchell block.\r\nArea reduced by 12.5% compared to basic mitchell block.', 'Software used : Xilinx ISE 14.5,Simulink\r\nHardware used: SPATRAN 6 from Xilinx', '1.Efficient coding in VHDL.\r\n2.Used efficient algorithm for image processing.\r\n3.Used efficient design to create memory array.\r\n4.Used Simulink tool for connection of hardware and system.\r\n', '', '', '', '', '1ADADB252902', '', '', '10/B', 'RSM road new extension', 'hulimavu bannerughatta road', 'Bangalore', 'Yes', '', '', 'Karnataka', '0', '56Copy (2) of R0036a.jpg', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '0000-00-00 00:00:00', '2015-08-01 05:00:00', NULL, 'No', NULL, NULL, NULL),
(57, 'NAVANEETH ', 'C P', 'navaneeth.cp@gmail.com', '8970175255', 'Payyanur', '670327', 'India', 'Kerala', '1990-02-13', 'DIVAKARAN K T V', 'Male', 'English,Malayalam,Hindi', 'Indian', '2005', 'Percentage', '94.87', 'Government Higher Secondary School Kunhimangalam', '2007', 'Percentage', '83.60', 'Kendriya Vidyalaya Payyanur', '2011', 'Percentage', 'Government College Of Engineering Kannur', '73.04', 'Kannur University', 'CGPA', 'MIT Manipal', '8.72', '2014', 'Manipal University', '', '', '1', '-', '2015', '6 Months', 2, 6, '13290@nav', 'To be part of a reputed organization where I can get an opportunity to develop and utilise my potentialities to the maximum extent and to apply my knowledge and skills towards the betterment of organization.', '', '', '0', '', '', '', '1ADADB252918', '1', 'VISION BASED INTELLIGENT AUTOMATIC CAR PARKING SYSTEM', 'Implemented a vision based automatic car parking system by processing input data using image processing technique implemented in C++ under Microsoft Visual Studio using OpenCV and IPL Libraries and PIC16F877A Microcontroller which receives the processed data to drive a display', 'Open CV,PIC16F877A', 'Detection of rectangular edges as top view of car', 'ENHANCING THE TOOL MININET FOR EXPERIMENTATION AND DEVELOPMENT PLATFORM FOR SDN APPLICATIONS BY CREATING AN EMULATED OPENFLOW NETWORK IN VIRTUAL ENVIRONMENT', 'Enhanced the tool Mininet for the time related network and Software Defined Application performance by building a simulation engine between entities and controlling the traffic between them. Enhanced tool can be used for scheduling the packets on a consistent basis among various entities and can be used as a network debugger. Module was tested for different types of topologies.', 'Mininet,Oracle VB', 'Implementation of different hosts in different namespaces.\r\nElimination of duplicate packets', '1ADADB252918', '', '', 'Edat (PO)', 'Payyanur (VIA) , Kannur District', '', 'PAYYANUR', 'Yes', '', 'Karnataka', 'Kerala', '0', '57my photo - Copy.jpg', 'Fresher', '', NULL, '-', '-', '-', '-', '-', '-', '-', ' ', ' ', '0', '0000-00-00 00:00:00', '2015-08-01 05:00:00', NULL, 'No', NULL, NULL, NULL),
(60, 'Adarshkumar', 'Pattanshetty', 'adarsh.bpattanshetty@gmail.com', '9844912268', 'Belgaum', '590006', 'India', 'Karnataka', '1987-10-07', 'Basavaraj Pattanshetty', 'Male', 'English, Kannada, Hindi, Marathi', 'Indian', '2006', 'Percentage', '76.80%', 'Composite Sports English Medium High School, Chandargi', '2009', 'Percentage', '71.07%', 'Gomatesh Polytechnic, Belgaum', '2013', 'CGPA', 'Manipal Institute of Technology, Manipal', '5.98', 'Manipal Un', '', '', '0', '', '', '', '', '1', '11', '2014', '6 Months', 2, 0, 'shonaadu97', 'To contribute my skills sets to the organization to achieve the goals and targets that enhance my professional and personal growth ', '', '', '0', '', '', '', '1ADADB216001', '1', 'â€œ Implementation of fuzzy control system for ankle joint movementsâ€', 'The sensor unit detects the gait phase during walking &the controller controls dorsiflexion & plantar flexion based on the output signals from sensors', 'LabView (Software), NI-DAQ, Gyro Sensor', 'Getting correct signal of  dorsiflexion & plantar flexion while walking\r\nUnderstanding of LabView Software and NI-DAQ system\r\n', '', '', '', '', '1ADADB216001', '', '', '355/A', 'Nehru Road ', 'Tilakwadi', 'Belgaum', 'Yes', '', '', 'Karnataka', '0', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '0', '0000-00-00 00:00:00', '2015-08-01 05:00:00', NULL, 'No', NULL, NULL, NULL),
(2173, 'Sneha ', 'Jujare', 'jujaresneha@gmail.com', '8790358245', 'Hyderabad', '500018', 'India', 'Telangana', '1992-03-14', 'J Janardhan', 'Female', 'English, Hindi', 'Indian', '2007', 'Percentage', '71.33', 'Seven Hills High School', '2009', 'Percentage', '82.8', 'Sri Chaitanya Jr. College', '2013', 'Percentage', 'Geetanjali Institute of Science and Technology', '74.3', 'JNTU Hyderabad', '', '', '0', '', '', '', '', '0', '0', '2015', '', 2, 0, 'sneha475', '', '', '', '0', '', '', '', '', '1', 'Design of Low-Power High-Speed Truncation-Error Tolerant Adder and Its Application In DSP.', 'To reduce the errors by using Error Tolerant Adder with the low power and at high speed.ETA is designed and can be programmed on the ISE ( Xilings).', 'ISE ( Xilings)', 'Executing the program with adders.', '', '', '', '', NULL, '', '', '14-20-72', 'Shivajinagar Borabanda', '', 'Hyderabad', 'Yes', '', '', 'Telangana', '0', '', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-08-04 17:40:55', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '0'),
(62, 'sangeetha', 'c', 'sangeetha.cjune@gmail.com', '7829711489', 'Bangalore', '560018', 'India', 'Karnataka', '2015-06-04', 'cheluvaraj.s', 'Female', 'English and kannada', 'Indian', '2007', 'Percentage', '93.12', 'St.teresa&#39;s girls school.', '2009', 'Percentage', '59.4', 'National college jayanagar bangalore', '2013', 'Percentage', 'ydit', '64%', 'vtu', '', '', '0', '', '', '', '', '1', 'na', '2014', '5months', 2, 0, 'music9494', 'Seeking a challenging and rewarding opportunity with an organization of repute which recognizes and utilises my true potential while nurturing analytical and technical skills.', '', '', '0', '', '', '', '1demsb070806', '2', 'Design and implementation of simplified mix column unit for 802.16m protocol based on  AES Algorithm', 'The project is based on Advanced Encryption standard, which is an approved cryptographic algorithm that can be used to protect electronic data.', 'synthesizing and implementation carried out on XILINX - PROJECT NAVIGATOR,12.3 and also used chipscope designer.', 'The MIX COLUMNS operation was achieved using 3 methods: 1.LUT method 2.SPLITTING method 3.Vedic MATHS method. As per our findings vedic maths method stands out to be the best out of three methods. ', '', '', '', '', '1demsb070806', '', '', '#u-39,1st main road,10th cross', 'chamarajpet', '', 'Bangalore', 'Yes', '', '', 'karnataka', '0', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, ' ', ' ', '0', '0000-00-00 00:00:00', '2015-08-01 05:00:00', NULL, 'No', NULL, NULL, '1'),
(68, 'P', 'Raghavendra gupta', 'ragha.pvrg@gmail.com', '9581232303', 'Rudravaram', '518594', 'India', 'Andra Pradesh', '1993-06-01', 'PV.Subramanyam rao', 'Male', 'English,Telugu,HIndi', 'Indian', '2008', 'Percentage', '71.3', 'Vijayawani Residential school', '2010', 'Percentage', '67.6', 'Rao&#39;s junior college', '2014', 'Percentage', 'Santhiram Engineering College', '60.79', 'JNTU Ananthapur', '', '', '0', '', '', '', '', '1', '0', '2015', '6 months', 2, 0, '123456', 'To become a more challenging fullcustom layout design engineer proficient in effective floor plan and optimized layout designs in future technologies.', '', '', '0', '', '', '', '1ADADB252923', '1', 'Examination room guide using RFID jumbling system', 'Aim of this project is guiding the student at the examination centers. Now a dayâ€™s 99%\r\n\r\nof the exams are held JUMBLING system. ', 'KEIL U VISION 3  ,   PROTEUS', 'Taken the standard design parameters for designing Examination room guide using RFID\r\n\r\njumbling system.', '', '', '', '', '1ADADB252923', '', '', '9-48', 'mainroad, ', '', 'Rudravaram', 'Yes', '', '', 'Andhra pradesh', '0', '68IMG_20140915_204037.jpg', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '0000-00-00 00:00:00', '2015-08-01 05:00:00', NULL, 'No', NULL, NULL, NULL),
(69, 'Kishore', 'Karnekota', 'kishore.karnekota7@gmail.com', '7204440294', 'Bangalore', '560041', 'India', 'Karnataka', '1991-09-25', 'K Rajender', 'Male', 'English,Hindi,Telugu', 'Indian', '2007', 'Percentage', '84.83', 'N P Subba Reddy Central School', '2009', 'Percentage', '90.7', 'TSR National Junior College', '2013', 'Percentage', 'Jawaharal Nehru Institute Of Technology', '79.88', 'JNTU-H', 'Percentage', 'Arjun College Of  Technology and Sciences', 'Pursuing', '2015', 'JNTU-H', '', '', '1', '6', '2015', '6months', 2, 999, 'nakshatra', 'Looking for an opportunity to work as a Physical Design Engineer in a dynamic work environment.', '', '', '0', '', '', '', '1ADADB252911', '1', 'Vehicle Detection And Identification By Using RFID ', 'We developed a hardware circuitry which is capable of detecting the unauthorized vehicles by using Radio Frequency Identification methodology.', 'Keil uVision, 8051 Micro-Controller, Flash Magic', 'Interfacing an LCD with Micro-Controller, Getting the samples from RFID as inputs to the Micro-Controller ', '', '', '', '', '1ADADB252911', '', '', '1239, 26th Main, 32 G&#39;Cross', 'Near Sudarshan Vidya Mandir ', 'Jayanagar 4 T Block', 'Mahabubnagar', 'Yes', '', 'Telangana', 'Telangana', '0', '6920150414_204009-1.jpg', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' VLSI', '0', '0000-00-00 00:00:00', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '1'),
(70, 'Praneeth', 'Vasantham', 'vasantham.praneeth@gmail.com', '8106120743', 'Bengaluru', '560078', 'India', 'Karnataka', '1985-12-05', 'Veera Raghavaiah Vasantham', 'Male', 'ENGLISH,TELUGU', 'Indian', '2001', 'Percentage', '85.5', 'Raghava Vidhya Nilayam', '2003', 'Percentage', '92.8', 'Gowtham junior college', '2014', 'CGPA', 'IIIT Hyderabad', '6.97', 'IIIT Hyder', '', '', '0', '', '', '', '', '1', '6', '2015', '6 months', 2, 0, 'silver', 'I want to mainly work  in Physical Design Domain ,in a challenging environment which provokes continuous learning and improve my skills .', '', '', '0', '', '', '', '1ADADB252922', '1', 'MAC  PROTOCOLS FOR ADHOC WIRELESS NETWORKS', 'Implemented the Mac protocols present through simulation in network simulator. Proposed a new Mac protocol features taken from the existing ones.', 'software - Network simulator, \r\nOS - linux, \r\nlanguage - C.', 'Developing new protocols we have to see all existing ones and observe their features ,implementing them and writing code for these protocols took a lot of time.have to learn the tool network simulator from scratch.', '', '', '', '', '1ADADB252922', '', '', 'flat no 204', 'sairam soudha,298/18,11th B cross,30th main', 'jp nagar  1st phase', 'GUNTUR', 'Yes', '', '', 'Telengana', '0', '70394264_219256704815042_2082152186_n.jpg', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '0000-00-00 00:00:00', '2015-08-01 05:00:00', NULL, 'No', NULL, NULL, NULL),
(73, 'Srinivas', 'Kotha', 'ksrinivasvlsi@gmail.com', '8123419352', 'Bangalore', '560041', 'India', 'Karnataka', '1987-12-01', 'Rajaiah', 'Male', 'English,Telugu,Hindi', 'Indian', '2003', 'Percentage', '82.00', 'Loyola High School', '2005', 'Percentage', '82.40', 'Loyola Junior College', '2009', 'Percentage', 'Sree Chaitanya College of Engineering', '68.23', 'Jawaharlal Nehru Technological University', 'Percentage', 'Aurora&#39;s Technological and Research Institute', '72.56', '2013', 'Jawaharlal Nehru Technological University', '', '', '1', '6', '2015', '6 Months', 2, 999, 'inuneq95', 'Looking for an opportunity to work as a Physical Design Engineer in a dynamic work environment.', '', '', '0', '', '', '', '1ADADB252912', '1', 'SAR Image Compression Based on Discrete Wavelet Transform', 'The main objective of the project is to reduce the cost of data storage and transmission in relatively slow channels.', 'MATLAB', 'Getting the samples of SAR Image.\r\nTexture Analysis of SAR Image.', 'FPGA Based Complex Test Pattern Geneartion for High Speed Fault Diagnosis of FPGA Memory Blocks', 'The objective of the project is to test the working of Block RAMs on FPGA device which is very useful in developing the applications for Defence and Military.', 'Xilinx ISE', 'Analysis of Fault Models.\r\nFinding of efficient algorithms for sensitive blocks like memories.\r\nFault Insertion.\r\n', '1ADADB252912', '', '', '1239', '32 G&#39;Cross, 26 th Main', '4 T Block, Jayanagar', 'Karimnagar', 'Yes', '', 'Telangana', 'Telangana', '0', '73k srinivas.jpg', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' VLSI System Design', '0', '0000-00-00 00:00:00', '2015-08-01 05:00:00', NULL, 'No', NULL, NULL, NULL),
(75, 'PATEL', 'HARSHESH', 'er.harsheshpatel@gmail.com', '8866830236', 'Anand', '388001', 'India', 'Gujarat', '1992-06-05', 'CHANDRAKANT', 'Male', 'English,Gujarati,Hindi', 'Indian', '2009', 'Percentage', '63.23', 'Silverbells high school', '2010', 'Percentage', '45', 'Nelson higher secondary school', '2014', 'CGPA', 'Veerayatan Group of Institutions F.O.E & F.O.M', '7.1', 'Gujarat Technological University', '', '', '0', '', '', '', '', '1', '0', '2015', '6 months', 2, 0, '12469899', 'Looking for a position as an ASIC verification engineer in a prestigious organization.', '', '', '0', '', '', '', '1ADADB252920', '1', 'Harmonic Reduction at the Input of DC UPS Using 12 pulse Topology with Auto-transformer', 'Reduction of THD in DC UPS using 12-pulse topology with auto-transformer, which will reduce the cost and size of the transformer.', 'Matlab-2012b', 'THD calculations were very much complicated.\r\nMatlab simulation was new to me.\r\nThe reduction of THD in simulation was very difficult to get.\r\nI managed to match the theoretical and the simulation values.', '', '', '', '', '1ADADB252920', '', '', 'A-3, palav tenaments', 'opp umang party plot', 'near jashoda chokdi', 'Uganga', 'Yes', '', '', 'Gujarat', '0', '75harshesh.jpg', 'Fresher', '2', NULL, 'current compn', 'current design', 'current package', 'current loc', 'exptected designation', 'expected sal', 'expected loc', ' ', ' ', '0', '0000-00-00 00:00:00', '2015-08-01 05:00:00', 'No', 'No', '2014', '1', '0'),
(81, 'Vignesh', 'S', 'vigneshkleit055@gmail.com', '7259144476', 'Bangalore ', '560078', 'India', 'Karnataka', '1991-04-18', 'S Sridhar', 'Male', 'English, Hindi, Kannada, Tamil', 'Indian', '2006', 'Percentage', '76.64', 'St. Anotny&#39;s Public School', '2008', 'Percentage', '70.00', 'P.C Jabin college', '2012', 'Percentage', 'KLE Institute of Technology', '70.00', 'Visvesvara', 'Percentage', 'PES Institute of Technology', '72.24', '2014', 'Visvesvaraya Technological University', '', '', '1', '0', '2015', '6', 3, 999, 'SUNIL055', 'To be an integral part of a respected organization where I can exploit myself in the field of VLSI and to keep myself updated with emerging technology', '', '', '0', '', '', '', '1ADADB252928', '1', 'Intelligent Irrigation system', 'The project is designed with a concern to save electricity, water and labour.', 'KEIL', 'Interface between microcontroller board and GSM module', 'Stochastic Noise Coefficient estimation of MEMS based Tri-Axial Angular Rate Sensor.', 'The Aim of the project is to calculate the stochastic errors which constitute high random noises  present in the tri-axial Angular rate Sensor. Modelling of these noises are done using Allan Variance, Power Spectral Density, Expectation Maximization', 'Matlab, ADIS16405(gyroscope), ADISUSBZ(Evaluation board)', 'Collecting the data at Zero rate condition. ', '1ADADB252928', '', '', '008 ', '13th main', '17th b cross J.P Nagar 5th phase', 'Bangalore', 'Yes', '', 'Karnataka', 'Karnataka', '0', '', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' Microelectronics and Control systems', '0', '0000-00-00 00:00:00', '2015-08-01 05:00:00', NULL, 'No', NULL, NULL, NULL),
(82, 'Giddi', 'srinivasa rao', 'srinugiddi@gmail.com', '9966470078', ' Vizianagaram.', '535003', 'India', 'Andra Pradesh', '1986-06-15', 'Nageswara rao', 'Male', 'English,Telugu,Hindi', 'Indian', '2001', 'Percentage', '60.33', 'Pragathi Residential High School', '2003', 'Percentage', '76.5', 'M.S.N Junior college', '2007', 'Percentage', 'St Theresa institute of engg. and technology', '58.2', 'JNTU Hyderabad', 'Percentage', 'MVGR  College of  Engg.', '71.20', '2013', 'JNTU Kakinada', '', '', '1', '0', '2015', 'Six months', 2, 999, 'nani220442', 'To prove myself dedicated, worth and energetic as a team engineer in a progressive organization that gives me scope to apply my knowledge and skills.', '', '', '0', '', '', '', '1ADADB252909', '1', 'Hydro Graphic Survey using DGPS.', 'The limitations of GPS can be reduced by using DGPS to get more accurate results advanced systems such as WAAS can be used.', 'Zigbee model.', 'Deciding signal frequency,Area etc', 'Leakage power reduction in cmos circuits using leakage controlled pmos techinqe in nano scale.', 'We propose a technique called LCPMOS for designing CMOS gates which significantly cuts down the leakage current without increasing the dynamic power dissipation.', 'Tanner EDA tools', '1.Reducing area and power for LPCMOS Technique compared to CMOS tecnologies.\r\n2.Reduction of leakage current.', '1ADADB252909', '', '', '8-30-46/2', 'Navya enclave ,Narasimha nagar', 'Totapalem,', 'Vizianagaram', 'Yes', '', 'Andhra pradesh', 'Andhra pradesh', '0', '82srinu.jpg', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', 'VLSI', '0', '0000-00-00 00:00:00', '2015-08-01 05:00:00', NULL, 'No', NULL, NULL, NULL),
(83, 'Ayon', 'Sengupta', 'sengupta.ayon@gmail.com', '9739230414', 'Bangalore', '560094', 'India', 'Karnataka', '1990-03-22', 'Amitav Sengupta', 'Male', 'English, Hindi, Bengali, Assamese.', 'Indian', '2006', 'Percentage', '78', 'Don Bosco High School', '2008', 'Percentage', '59.6', 'Darrang College', '2013', 'Percentage', 'Sri Venkateshwara college of Engineering', '55.7', 'VTU', '', '', '0', '', '', '', '', '1', '0', '2015', '6 Months', 2, 0, 'a2o2sen', 'A challenging and innovative career in Analog Circuit Design and Layout/Semiconductor Devices, Which will allow me to contribute for the advancement of technology for the next generation.', '', '', '0', '', '', '', '1ADADB252904', '1', 'Real Time Traffic Surveillance', 'An efficient embedded system capable of transmitting data to the RTO, as the ignition password is activated.', 'Components required are EPROM, Microprocessor, Transmitter and Receiver.', 'Considered the standard constraints for designing the Real Time Traffic Surveillance system', '', '', '', '', '1ADADB252904', '', '', '31', 'KEB layout, 4th main', 'Sanjay palace appartment.', 'Tezpur', 'Yes', '', '', 'Karnataka', '0', '', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '0000-00-00 00:00:00', '2015-08-01 05:00:00', NULL, 'No', NULL, NULL, NULL),
(84, 'Sudarshan', 'Mankad', 'sudarsahn06@gmail.com', '9538850427', 'Bangalore', '560079', 'India', 'Karnataka', '1989-11-15', 'Shivnaraain', 'Male', 'English,Hindi,Kannada', 'Indian', '2005', 'Percentage', '69', 'S Cadambi Vidya Kendra', '2007', 'Percentage', '76', 'Little Flower Public School', '2011', 'Percentage', 'Dr. Ambedkar institute of technology', '62', 'VTU', 'Percentage', 'RNS institute of technology', '68', '2013', 'VTU', '', '', '1', '0', '2015', '6 months', 3, 8, 'whiplash1981', 'To become a key technical resource for an organisation, where I am able to explore my full potential, add to my learning curve, as well as contribute ', '', '', '0', '', '', '', '1adadb252926', '1', 'Home automation system', 'Complete automation of household lighting and temperature control. Lights go on when anybody enters the room, and they go off when no one is present.', 'PIC microcontroller, partially infra red sensors, embedded programing C', 'To get the sensors to work along as we require.  PIR sensors get affected due to sunlight, in turn, giving rise to a lot of technical issues. ', 'Vocal signal manipulation in mixed music environment using the concept of fundamental frequency. ', 'Fundamental frequency of a vocal signal was extracted and with the help of Ripple Enhanced Power Spectrum(RIPS) and comb filter concept manipulation, like increasing the volume was done.  ', 'Implementation of this project was done using MATLAB. The technology used was Ripple enhanced power spectrum.', 'Extraction of the fundamental frequency from the audio signal. Implementation of RIPS( Ripple enhanced power spectrum).', '1adadb252926', '', '', '102', '3block 3stage ', 'sg halli basweswarnagar', 'Bangalore', 'Yes', '', 'belagaum', 'belagaum', '0', '', 'Experience', '1', NULL, 'RV VLSI Design Center', 'Student', '-', 'Bangalore', 'RTL verification engineer', '3.5', 'Bangalore', ' ', ' M.tech', '0', '0000-00-00 00:00:00', '2015-08-01 05:00:00', NULL, 'No', NULL, NULL, NULL),
(85, 'RAMESH KUMAR', 'BANKAPALLI', 'ramesh.bankapalli@gmail.com', '9493234238', 'Vizianagaram (Dist)', '535527', 'India', 'Andra Pradesh', '1989-07-15', 'Ramakrishna', 'Male', 'English,Telugu', 'Indian', '2004', 'Percentage', '75.50', 'Suresh High school', '2006', 'Percentage', '85.30', 'Narayana Junior College', '2010', 'Percentage', 'Newtonâ€™s Institute of Engineering', '67.56', 'JNTU KAKINADA', 'Percentage', 'MVGR College of Engineering', '72.42', '2013', 'JNTU KAKINADA', '', '', '1', '6', '2015', '6 Months', 2, 999, 'Ramesh7@', 'Looking for an opportunity to work as a physical design engineer in a dynamic work environment.\r\n  \r\n', '', '', '0', '', '', '', '1ADADB252924', '1', 'BUILDING A REMOTE SUPERVISIONARY CONTROL', 'Project demonstrate the application of the zig-bee wireless protocol in controlling of home appliances with the  help of Micro controller.\r\n', ' Microcontroller,  LCD, Power supply, ZIGBEE Protocol, KEIL Compiler.\r\n', 'By using zigbee we can control the home devices (fan, light, AC..etc.,) with wireless.In this project a user interface is designed in C / VB which gives a clear graphical interaction to the user.', 'DESIGN AND SIMULATION OF 64-POINT FFT USING RADIX-4 ALGORITHM', 'Implementation of parallel and pipelined FFT algorithm by Designing a 64 bit FFT processor for wide band signal transmission. \r\n', 'Xilinx ISE 11.1, Model SIM 6.5', 'FFT computes the DFT and produces exactly the same result as evaluating the DFT definition directly  and using radix 4 reduce the number of stages, less voltage, number of complex additions and complex multiplications compared to radix 2 butterfly.', '1ADADB252924', '', '', '2-232', 'Jamadala (Vill & Post)', 'Parvathipuram (mandal)', 'Jamadala', 'Yes', '', 'Andhra Pradesh', 'Andhra Pradesh', '0', '85Ramesh.jpg', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' VLSI ', '0', '0000-00-00 00:00:00', '2015-08-01 05:00:00', 'No', 'No', '', ' ', '6'),
(86, 'kantha', 'Bheemireddygari', 'kantha.ece15@gmail.com', '7795973802', 'Banglore', '560068', 'India', 'Karnataka', '1989-12-24', 'B Mallobi reddy', 'Female', 'English,Hindi,Telugu,Kannada', 'Indian', '2005', 'Percentage', '80', 'Sree vani vidhya nilayam', '2007', 'Percentage', '81.6', 'Narayana junior college', '2012', 'Percentage', 'Maheswara inst of tech', '70.73', 'JNTU Hyder', 'Percentage', 'Vishwabharati college of engineering', '73.5', '2015', 'JNTU HYDERABAD', '', '', '1', '0', '2015', '6', 2, 999, 'mahadeva@2416', 'To use my skills in the best possible way for achieving the company goals.', '', '', '0', '', '', '', '1ADADB252913', '1', 'IMAGE ENCRYPTION USING BINARY KEY IMAGES', 'Image is encrypted means original image is change into some other form using binary key image,used in security purpose multimedia ,medical feild etc.', 'MAT LAB Software', 'Image should be in JPEG ,Image compression ,development of Algorithm,modeling simulation and visualization.', '', '', '', '', '1ADADB252913', '', 'Banglore', '', 'BTM layout 1st stage', 'Behind AXA building', 'ANDHRA PRADESH', 'Yes', '', 'Telangana', 'Andhra pradesh', '0', '86u.jpg', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' VLSI& DESIGN', '0', '0000-00-00 00:00:00', '2015-08-01 05:00:00', 'No', 'No', '', ' ', '0'),
(87, 'Prakash', 'C S', 'prakashsivam100593@gmail.com', '9500165234', 'Chennai', '600028', 'India', 'Tamilnadu', '1993-05-10', 'C Sadasivam', 'Male', 'English,Tamil', 'Indian', '2008', 'Percentage', '88', 'Vidhya Vikaas Matriculation Higher secondary school', '2010', 'Percentage', '91', 'Vidhya Vikaas Matriculation Higher secondary school', '2014', 'CGPA', 'SRR Engineering College', '7.51', 'Anna Unive', '', '', '0', '', '', '', '', '1', '0', '2015', '6 Months', 2, 0, 'Sadayogi123#', 'To Work in a Pragmatic way in an organization where i can  enhance my skills to meet company goals and objectives with full integrity and zest.', '', '', '0', '', '', '', '1ADADB252921', '1', 'HARDWARE OPTIMIZATION FOR   RE-CONFIGURABLE CHANNELIZATION DESIGN IN SOFTWARE  DEFINED RADIO', 'The proposed FB architecture is capable of extracting channels of distinct  bandwidths from the wideband input signal with sharp transitions.', 'The entire architecture is implemented in xillinx and stimulated using modelsim and downloaded to FPGA.', 'Real Challenge is to design a Programmable band pass filter and realizing them using Xillinx ', '', '', '', '', '1ADADB252921', '', '', '49/64', 'Thiruvalluvar Pet', 'Mandaveli', 'Trichy', 'Yes', '', '', 'Tamilnadu', '0', NULL, 'Fresher', NULL, NULL, '', '', '', '', '', '', '', NULL, NULL, '0', '0000-00-00 00:00:00', '2015-08-01 05:00:00', NULL, 'No', NULL, NULL, NULL),
(88, 'Nikhil', 'Reddy', 'nikhiljreddi@gmail.com', '8553382611', 'Tumkur', '572104', 'India', 'Karnataka', '1990-08-19', 'G M Jayachandra Reddy', 'Male', '', 'Indian', '2006', 'Percentage', '92.48', 'Chetana Vidya Mandira,High School', '2008', 'Percentage', '85.5', 'Sarvodaya Pre-University Collage', '2012', 'CGPA', 'Sri Siddartha Institute of Technology', '9.01', 'VTU', 'Percentage', 'PESIT', '70', '2015', 'VTU', '', '', '1', '7', '2015', '6 months', 2, 999, 'vibha1234', 'To work with an organization that offers a responsible, challenging, creative and conductive work culture with continuous learning environment', '', '', '0', '', '', '', '1ADADB252919', '1', 'Redtacton based integrated set of safety devices for car.', 'The project is about using the human body as a medium to transfer the data exploiting the \r\ncharges on the human skin for the purpose of authentication', 'we had used the PCB boards that was done by us.', 'detection of the charges on the human body with a simple and cost effective method.', 'Optimized testing with BILBO designed using the reversible logic method.', 'involves the development of the Built In Logical Block Observer(BILBO) using the reversible logic for the purpose of testing of the reversible combinational designs .', 'Xilinxs ,matlab', 'obtaining the sequential designs using the reversible gates was a issue due to the delays present in each reversible gates.', '1ADADB252919', '', '', '', '6th cross,Krishna ', 'C.M.Extension,Kyathasandra', 'Gowribidanur', 'Yes', '', 'Karnataka', 'Karnataka', '0', '', 'Experience', '1', NULL, 'na', 'na', 'na', 'na', 'na', 'na', 'na', ' ', 'Micro electronics', '0', '0000-00-00 00:00:00', '2015-08-01 05:00:00', NULL, 'No', NULL, NULL, NULL),
(89, 'VENKATA UDAY BHASKAR', 'BONTHALA', 'bonthalauday124@gmail.com', '8892847494', 'Bangalore', '560068', 'India', 'Karnataka', '1992-05-07', 'Sudhakar', 'Male', 'English,Hindi,Telugu', 'Indian', '2008', 'Percentage', '74.66', 'Bhashyam Public School', '2010', 'Percentage', '76.40', 'Sri Chaitanya College', '2014', 'Percentage', 'Vignan University', '64.28', 'Vignan', '', '', '0', '', '', '', '', '1', '6', '2015', '6 Months', 3, 0, '123456', 'To prove myself dedicated, worth and energetic in a progressive organization that gives me scope to apply my knowledge and skills.', '', '', '0', '', '', '', '1ADADB252906', '1', '4 Element Circular Polarized Patch Antenna', 'A circularly polarized dual fed patch antenna is presented. The antenna consists of a stacked structure of almost four square patches', 'Ansys Designer', 'Desiding which type of antenna to be used, selection of signal frequency. ', '', '', '', '', '1ADADB252906', '', '', '2/2(32)', '2nd cross,2nd main,old madiwala', 'BTM Layout 1st stage', 'Markapur', 'Yes', '', '', 'Andhra pradesh', '0', '', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '0000-00-00 00:00:00', '2015-08-01 05:00:00', NULL, 'No', NULL, NULL, NULL);
INSERT INTO `tbl_student` (`idstudent`, `firstname`, `lastname`, `email`, `mobile`, `city`, `pincode`, `country`, `state`, `dob`, `fathername`, `gender`, `languages`, `nationality`, `sslc_passoutyear`, `sslc_percentagetype`, `sslc_percentage`, `sslc_schoolname`, `puc_passoutyear`, `puc_percentagetype`, `puc_percentage`, `puc_schoolname`, `deg_passoutyear`, `deg_percentagetype`, `deg_schoolname`, `deg_percentage`, `deg_university`, `pg_percentagetype`, `pg_schoolname`, `pg_percentage`, `pg_passoutyear`, `pg_university`, `address`, `pgdip_percentagetype`, `pgdip_schoolname`, `pgdip_percentage`, `pgdip_passoutyear`, `pgdip_university`, `deg_department`, `pg_department`, `password`, `career_objective`, `phd_percentagetype`, `phd_schoolname`, `phd_percentage`, `phd_passoutyear`, `phd_university`, `phd_department`, `rvvlsiid`, `pgdip_coursename`, `deg_projectname`, `deg_projectdescription`, `deg_projecttools`, `deg_projectchallenges`, `pg_projectname`, `pg_projectdescription`, `pg_projecttools`, `pg_projectchallenges`, `resumeid`, `pgdip_otherschools`, `pgdip_otherschoolscity`, `addressdoorno`, `addresslineone`, `addresslinetwo`, `placeofbirth`, `eligibleIndianNationality`, `phd_state`, `pg_state`, `deg_state`, `pgdip_othercoursename`, `profilepic`, `experience`, `experience_years`, `status`, `current_company`, `current_designation`, `current_salary`, `current_location`, `expected_designation`, `expected_salary`, `expected_location`, `deg_othercoursename`, `pg_othercoursename`, `admission`, `created_date`, `updated_date`, `previousexp`, `placed`, `currentcompanyfromyear`, `currentcompanyfrommonth`, `ttp`) VALUES
(90, 'GYANARANJAN', 'NAYAK', 'nayak.gyana86@gmail.com', '8904715285', 'ROURKELA', '769005', 'India', 'Odisha', '1986-02-28', 'GAGAN CHANDRA NAYAK', 'Male', 'ENGLISH,ODIYA,HINDI', 'Indian', '2001', 'Percentage', '79%', 'CHINMAYA VIDYALAYA ROURKELA', '2003', 'Percentage', '55%', 'GOVT. COLLEGE ROURKELA', '2009', 'CGPA', 'PADMANAVA COLLEGE OF ENGG ROURKELA', '6.96', 'BIJU PATNAIK UNIVERSITY OF TECHNOLOGY', 'CGPA', 'NATIONAL INSTITUTE OF TECHNOLOGY,ROURKELA', '7.35', '2014', 'DEEMED UNIVERSITY', '', '', '1', 'Result Awa', '2015', '6 MONTHS', 2, 2, '06612474488', 'To become a more challenging full custom layout design engineer proficient in effective floorplan and optimized layout designs in future technologies.', '', '', '0', '', '', '', '1ADADB252910', '1', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '1ADADB252910', '', '', 'PWD/45,SECTOR-19,ROURKELA,', 'SUNDARGARH,', 'ODISHA-769005', 'ROURKELA', 'Yes', '', 'ODISHA', 'ODISHA', '0', '90deepak.jpg', 'Experience', '3', NULL, 'NA', 'NA', 'NA', 'NA', 'NA', 'NA', 'NA', ' ', ' Communication and Networks', '0', '0000-00-00 00:00:00', '2015-08-01 05:00:00', NULL, 'No', NULL, NULL, NULL),
(91, 'Mohammed Mosin A', 'Junjwadkar', 'mohsin.m97@gmail.com', '9916471614', 'Dandeli', '581325', 'India', 'Karnataka', '1990-04-06', 'Abdul Majid K Junjwadkar', 'Male', 'English,Hindi,Kannada', 'Indian', '2006', 'Percentage', '78.72', 'St.Michael&#39;s Convent High School', '2008', 'Percentage', '80.16', 'Bangur Nagar Composite Pre-University College', '2012', 'Percentage', 'JSS Academy of Technical Education Bengaluru', '73.67', 'Visvesvara', 'Percentage', 'KLSVDRIT Haliyal', '76.3', '2014', 'Visvesvaraya Technological University', '', '', '1', '6 months', '2015', '6 months', 2, 999, '9916471614', 'Seeking a Challenging position as a  Engineer that utilizes my proficiency of EDA tools. ', '', '', '0', '', '', '', '1ADADB252916', '1', 'Asynchronous ADC Based on Level Crossing Technique', 'The main objective is to convert the analog signal into digital domain based on irregular sampling of the signal and asynchronous design.', 'Cadence/Virtuso,LT Spice', 'Design of current mirror circuits for current steering DAC,Two stage OpAmp Design,Comparator Design and development  of Successive Approximation Register(SAR) Algorithm.', '', '', '', '', '1ADADB252916', '', '', 'H.no 1785', 'Barchi Road', 'Subhash Nagar', 'Dandeli', 'Yes', '', 'Karnataka', 'Karnataka', '0', '912014-06-20 19.52.29.jpg', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' Industrial Electronics', '0', '0000-00-00 00:00:00', '2015-08-01 05:00:00', 'No', 'No', '', ' ', NULL),
(92, 'chitturi', 'surendranath chowdary', 'surendar.physicaldesign@gmail.com', '9980229345', 'Bangalore', '560029', 'India', 'Karnataka', '1992-05-09', 'Chitturi.Ramamohan rao', 'Male', 'English,Telugu, Tamil', 'Indian', '2007', 'Percentage', '83', 'SASI E/M HIGH SCHOOL', '2009', 'Percentage', '86', 'N.V.R JUNIOR COLLEGE', '2013', 'CGPA', 'SRI CHANDRASEKHARENDRA SARASWATHI VISWA MAHA VIDYALAYA', '7.31', 'SRI CHANDR', '', '', '0', '', '', '', '', '1', '6', '2015', '6 MONTHS', 3, 0, 'Suren@9980', 'Seeking a Challenging position as a Physical Design Engineer that utilizes my proficiency of EDA tools.', '', '', '0', '', '', '', '1ADADB252908', '1', 'DETERMINATION OF POWER SYSTEM VOLTAGE STABILITY BY MODAL ANALYSIS ', ' APC-based â€œpower factoryâ€ software prototype application was developed to assist power system the assessments and analysis or the voltage instability or the power network. In IEEE 14 bus system the modal analysis is to prove the accurate estimate or the system proximity to the voltage stability and correctly predict the critical buses and calculated amount of reactive power required to make the system stable.\r\nThe power system has severe consequences including a voltage instability & low vo', 'powerfactory', 'By devellping the powerfactory software prototype by performing modal analysis the accurate eastimation of system proximity in voltage instability.the eigen values had been after connecting the fact devices(TSC) and thus weak bus had determined.', '', '', '', '', '1ADADB252908', '', '', '#63', '9th T block,BTM layout,Bangalore', '', 'kakinada', 'Yes', '', '', 'TAMILANADU', '0', '92IMG_20131021_110119.jpg', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '0000-00-00 00:00:00', '0000-00-00 00:00:00', 'No', 'No', '', ' ', NULL),
(493, 'MANJUNATH', 'JADHAV', 'jadhavmanju@ymail.com', '9591798192', 'BENGALURU', '560039', 'India', 'Karnataka', '1993-06-05', 'SHAMARAYA', 'Male', '', 'Indian', '2009', 'Percentage', '86.56', 'V Y PATIL HIGH SCHOOL PADANUR', '2012', 'Percentage', '92.72', 'GOVT POLYTECHNIC BAGALKOT', '2015', 'CGPA', '', '8.7', 'VTU', '', '', '0', '', '', '', '', '1', '0', '2015', '6', 2, 0, 'jmanju@1993', 'TO ACHIEVE MY GOAL AND COMPANY GOAL AS WELL ', '', '', '0', '', '', '', '121259', '3', '1.OBSTACLE SENSING ROBOT 2. ACCIDENT DETECTION PREVENTION AND MONITORING SYSTEM 3. SOIL MONITORING SYSTEM', '1. OBJECTIVE IS TO AVOID ACCIDENTS BETWEEN TWO MACHINES IN THE INDUSTRY\r\n2.TO AVOID ACCIDENTS ON ROAD AND MONITORING THE SAME\r\n3. USED TO CHECK THE SOIL', 'MICROCONTROLLER,MATLAB, C', 'SIGNAL DETECTION, CONDITIONING,', '', '', '', '', '121259', '', '', '', 'BHASKAR NILAYA,VINAYAKA LAYOUT,NAYANDAHALLI', '', 'Bangalore', 'Yes', '', '', 'KARNATAKA', '0', '', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', 'NA', '0', '0000-00-00 00:00:00', '2015-08-01 05:00:00', NULL, 'No', NULL, NULL, NULL),
(524, 'Chetan', 'Mudka', 'mudkachetan@gmail.com', '8951156569', 'Bangalore', '560099', 'India', 'Karnataka', '1989-08-25', 'Baswaraj', 'Male', '', 'Indian', '2005', 'Percentage', '77.8', 'Guru Nanak Public School, Bidar', '2007', 'Percentage', '85.67', 'Guru Nanak Ind. PU college, Bidar', '2011', 'Percentage', '', '72', 'Visvesvaraya Technological University', 'CGPA', 'School of Information Sciences', '8.94', '2014', 'Manipal Academy of Higher Education', '', '', '1', '0', '2012', '7', 2, 999, 'tech024global', 'To utilize my knowledge and skills for the organizational development and personal career progression', '', '', '0', '', '', '', '1ADADB155509', '1', 'Voice Mail System in IP PBX', 'The VoIP technology allows the voice information to pass over IP data networks.', 'C, Linux, GNU gcc Compiler, LD linker and gdb source level debugger', 'Establishing the server and client connection and detection of incoming data by the client side.', 'Segmentation Based Serial Parallel Multiplier', 'The segmentation based SPM is efficient in throughput and speed and also minimizes hardware. This proposed architecture is based on a segmentation technique of a simple SPM to blocks of equal bit lengths.', 'verilog, Xilinx ISE Design Suite 13.1', 'Insertion of zeros after each bit operation.', '1ADADB155509', '', '', '#302', 'MIG-B6, Suryanagar 1st phase', 'Anekal Main Road', 'Bidar, Karnataka', 'Yes', '', 'Karnataka', 'Karnataka', '0', '', 'Experience', '1', NULL, 'NA', 'NA', 'NA', 'NA', 'Synthesis and Timing Closure', '3.0', 'Bangalore', ' ', 'VLSI Design', '0', '0000-00-00 00:00:00', '2015-08-01 05:00:00', NULL, 'No', NULL, NULL, NULL),
(634, 'hardik', 'vaghela', 'htvagh@gmail.com', '9780285935', 'bangalore', '560043', 'India', 'Karnataka', '1989-10-22', 'tejabhai', 'Male', 'english, hindi, gujarati', 'Indian', '2005', 'Percentage', '85', 'shishubharti school, una', '2007', 'Percentage', '65', 'Shree P.V. Modi school, Rajkot', '2011', 'Percentage', '', '71', 'Ganpat university', 'CGPA', 'National Institute of Technology, Jalandhar', '8.55', '2015', 'National Institute of Technology, Jalandhar', '', '', '1', '0', '2015', '6', 2, 2, 'hardy@123', 'To obtain a challenging technical position as deemed suitable to my skills and background, to help the organization expand further and to help myself', '', '', '0', '', '', '', '13219009', '999', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '13219009', '', '', 'flat no 2A, TNT platinum', '2nd cross, 3rd main, anjanappa layout', 'horamavu main road, banaswadi', 'una', 'Yes', '', 'Punjab', 'gujarat', '0', '', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', 'VLSI Design', '0', '0000-00-00 00:00:00', '2015-08-01 05:00:00', NULL, 'No', NULL, NULL, NULL),
(713, 'Siva kumar', 'Narala', 'sivakumar284@gmail.com', '8861101657', 'chittoor', '517587', 'India', 'Andra Pradesh', '1990-11-28', 'N.Nageswar Rao', 'Male', 'English,Telugu,Tamil,Hindi', 'Indian', '2007', 'Percentage', '73.7', 'vivekanada matric. hr. sec. school,Uthukottai,Tamil Nadu.', '2009', 'Percentage', '91', 'Sri Chaitanya Junior College,Tirupathi,A.P.', '2014', 'Percentage', '', '66', 'JNTU Anantapur', '', '', '0', '', '', '', '', '1', '0', '2015', '6', 2, 0, 'ksn13579', 'Willing to work in Physical Design Engineer in a VLSI company and looking forward to take challenging assignments in related field of industry.', '', '', '0', '', '', '', '1ADADB252925', '1', 'Microcontroller based digital security system using GSM', 'This project includes micro controller, GSM module,sensors like fire sensor,vibration sensor,u-v rays sensors,magnetic switch, water motor ,ALARM.', 'MATLAB', 'while executing this project we have check fire sensor like if any fire accident will occur then by using this sensor it will give ALARM and water motor will switched ON and SMS will sent to owner by using GSM.', '', '', '', '', '1ADADB252925', '', '', '#1-198', 'veluru(vill)&(post)', 'pichatur(mandal),chittoor(dist)', 'Andhra Pradesh', 'Yes', '', '', 'Andhra Pradesh', '0', '', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', '', '0', '0000-00-00 00:00:00', '2015-08-01 05:00:00', NULL, 'No', NULL, NULL, NULL),
(826, 'Richa', 'Sharma', 'richasharma3123@gmail.com', '9545552986', 'Pune', '411006', 'India', 'Maharashtra', '1990-09-23', 'Davinder K. Sharma', 'Female', 'English, Hindi, Punjabi', 'Indian', '2006', 'Percentage', '87%', 'B.B.M.B.D.A.V Public School', '2008', 'Percentage', '84%', 'B.B.M.B.D.A.V Public School', '2012', 'Percentage', '', '81%', 'Punjab Technical University', 'Percentage', 'CDAC, Mohali', '79%', '2014', '', '', '', '1', '0', '2010', '1.5 ', 2, 8, 'nangalheaven', 'To achieve high carrier growth through a continuous learning process and keep myself dynamic, visionary and competitive with the changing scenario.', '', '', '0', '', '', '', '10-11/ST-VLSI/5861', '4', 'DTMF Based Mobile operated Robot, Temperature controller', 'The movements of the robot is controlled with mobile functions.', 'PIC-16 programmed using codevision AVR in programming C language', 'In relay functioning.', 'HDL Design and FPGA implementation of 32-bit Vedic Arithmetic Unit', 'Designing of the project is done using Verilog Coding language and the implementation is done on FPGA.', 'Verilog language in Xilinx 14.3.', 'To make the delay minimum possible.', '10-11/ST-VLSI/5861', '', '', 'HNo.- 504', 'F2-Building, Hariganga Society', 'Yerwada, Pune', 'Nangal, Punjab', 'Yes', '', 'Punjab', 'Punjab', '0', '826Scanned Photo.jpg', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', 'M.Tech', '0', '0000-00-00 00:00:00', '2015-08-01 05:00:00', NULL, 'No', NULL, NULL, NULL),
(887, 'NEHA ', 'PANDEY', 'neha41pandey@gmail.com', '9994716416', 'VELLORE', '632014', 'India', 'Tamilnadu', '1991-12-04', 'RUPKUMAR PANDEY', 'Female', 'ENGLISH, HINDI, MARATHI, CHHATTISGARH', 'Indian', '2007', 'Percentage', '86.33', 'Saraswati Shishu Mandir H.S. School, Raipur.          ', '2009', 'Percentage', '89.80', 'Saraswati Shishu Mandir H.S. School, Raipur.          ', '2013', 'Percentage', '', '72.48', 'CSVTU BHILAI', 'CGPA', 'VIT UNIVERSITY', '8.24', '2015', 'VIT UNIVERSITY', '', '', '1', '8.5', '2015', '6', 2, 6, '9981634758', 'Intend to build a career with leading corporate of Hi-tech environment with committed & dedicated People, which will help me to explore myself .', '', '', '0', '', '', '', '14MVD0014', '5', 'Frequency Counter Using AT89C2051 Microcontroller', 'Interfacing techniques of various modules with the microcontroller. Programming of microcontroller for proper reliable functioning in practical field.', 'AT89C2051 Microcontroller', 'PCB DESIGNING, SOLDRING', 'Design and Implementation of AMBA AHB protocol on ASIC', 'Designed and implemented using TSMC 90nm technology. The simulation, synthesis and physical design was carried out. In the synthesis the design was optimized for the low power and speed. Also the physical design was carried out using 6 metal layer pr', 'Matlab, Xilinx ISE, Modelsim, Quartus, Cadence, Nclaunch , Atalanta, Silvaco', '', '14MVD0014', '', '', '', 'VIT VELLORE', '', 'RAIPUR', 'Yes', '', 'TAMILNADU', 'CHHATTISGARH', '0', '887NEHA PANDEY VLSI.docx', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', 'VLSI DESIGN', '0', '0000-00-00 00:00:00', '2015-08-01 05:00:00', NULL, 'No', NULL, NULL, NULL),
(1527, 'suganya', 'kamaraj', '%b26_%', '8675866003', 'cuddalore', '608703', 'India', 'Tamilnadu', '1990-04-24', 'kamaraj p', 'Female', 'english,tamil', 'Indian', '2006', 'Percentage', '88', 'D V C Hr Sec School', '2008', 'Percentage', '89', 'D V C Hr Sec School', '2012', 'CGPA', '', '7.89', 'anna university', '', '', '0', '', '', '', '', '1', '0', '2013', '6 ', 2, 0, 'suganyaraj24', '', '', '', '0', '', '', '', '4792', '999', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '4792', '', '', '36-1 south sengunthar street ', 'srimushnam', 'cuddalore', 'srimushnam', 'Yes', '', '', 'tamilnadu', 'PG DIPLOMA IN VLSI & EMBEDDED H/W DESIGN', '1527suganya.jpg', 'Fresher', '', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, ' ', ' ', '0', '2015-07-13 17:12:50', '2015-08-01 05:00:00', NULL, 'No', NULL, NULL, '8'),
(1626, 'sharath', 'N sogi', '%b26_%', '9916258827', 'shimoga', '577201', 'India', 'Karnataka', '1991-05-30', 'shanmukhappa NS ', 'Male', '', 'Indian', '2006', 'Percentage', '79.8', 'D.V.S', '2009', 'Percentage', '69', 'sahyadri polythenic', '2014', 'Percentage', '', '65', 'VTU', '', '', '0', '', '', '', '', '1', '0', '2015', '6', 2, 0, 'suman123', '', '', '', '0', '', '', '', '123', '1', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '123', '', '', '', 'sharavathi nagar shimoga ', '', 'shimoga', 'Yes', '', '', 'Karnataka', '0', '1626pp.jpg', 'Fresher', '', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, ' ', ' ', '0', '2015-07-20 23:04:06', '2015-08-01 05:00:00', NULL, 'No', NULL, NULL, '0'),
(1723, 'Antony', 'I', 'antonyinnasimuthu@gmail.com', '9500577258', 'Bangalore', '560041', 'India', 'Karnataka', '1992-01-12', 'Innasimuthu A', 'Male', 'English,Tamil', 'Indian', '2008', 'Percentage', '80', 'Don Bosco Matriculation Higher Secondary School,Thanjavur', '2010', 'Percentage', '88', 'Vedha Vikass Higher Secoundary School,Salem', '2014', 'Percentage', 'Sri Muthukumaran Institute Of Technology,Chennai', '66', 'Anna university', '', '', '0', '', '', '', '', '1', '0', '2015', '6 ', 2, 0, 'dioraanto04', ' To obtain Physical Design Engineer position that will allow me to utilize my skills and has potential for growth. \r\n', '', '', '0', '', '', '', '1ADADB263504', '1000', 'Road Sign Detection And Alert Using Embedded System', 'The Aim is to reduces accidents in day-to-day life by using cameras in vehicle which can capture the road signs and alerts the drive using voice board', 'Keilu Vision 5,Micro controller 8051', 'Interfacing  lcd to micro controller and  different modules.Initially i try to interface camera but due to limitation of time i gave the road sign image as input without capturing the image by using camera', '', '', '', '', '1ADADB263504', '', '', '1239', '32 G Cross,', '4th T Block,Jayanagar', 'Thanjavur', 'Yes', '', '', 'Tamil nadu', '0', '17236x4====1 (2).JPG', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-07-21 15:54:05', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '0'),
(1724, 'Razeen', 'Raoof', 'razeen.62@gmail.com', '9947271261', 'Palakkad', '678013', 'India', 'Kerala', '1989-06-22', 'Abdul Raoof T.M', 'Male', 'English, Hindi, Malayalam', 'Indian', '2005', 'Percentage', '83.4', 'International Indian School', '2007', 'Percentage', '82', 'Holy Trinity School', '2011', 'CGPA', '', '6.33', 'Anna University', 'CGPA', 'Nehru College of Engineering and Research Centre', '7.2', '2014', 'Calicut University', '', '', '1', '0', '2015', '6', 2, 8, 'aotaz0zi', 'Looking for a responsible position as a VLSI design engineer with a view to utilize and enhance my skills and experience towards professional growth', '', '', '0', '', '', '', '1ADADB263524', '1', 'Emergency Management System using GPS and GSM Technology', 'A module that helps monitoring a vehicle 24X7 and providing exact location at the time of crisis to emergency system', 'Hardware used: LCD display, 8051 microcontroller, vibrator sensor\r\nSoftware used: Keil compiler', 'Understanding about embedded C, interfacing of controller with sensor', 'A Low Computational Complexity based MIMO-OFDM system', 'A low computational algorithm that reduces the iteration time through the sub-channel. An OFDM is included across the transceiver to reduce the high level complexity of the transceiver.', 'Software used: Xilinx ISE 9.1e', 'Interfacing of the MIMO-OFDM module', '1ADADB263524', '', '', '16/307', 'Bhavanagar', 'Kunnathurmedu', 'Kerala', 'Yes', '', 'Kerala', 'Tamil Nadu', '0', '1724RAZEEN RAOOF.jpg', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-07-21 15:57:08', '2015-08-03 00:00:00', 'No', 'No', '', ' ', '0'),
(1728, 'Anukriti', 'Chauhan', 'anukritichauhan@gmail.com', '9008078877', 'Bangalore', '560016', 'India', 'Karnataka', '1986-09-20', 'J. P. Singh', 'Female', '', 'Indian', '2001', 'Percentage', '72', 'Campus School, Pantanagar, Uttarakhand', '2003', 'Percentage', '67', 'Campus School, Pantanagar, Uttarakhand', '2008', 'Percentage', 'Kumaon Engineering College, Dwarahat, Uttarakhand', '76', 'Kumaon University, Nainital, Uttarakhand', 'CGPA', 'Kumaon Engineering College, Dwarahat, Uttarakhand', '9.5', '2014', 'Uttarakhand Technical University, Dehradun, Uttarakhand', '', '', '1', '0', '2015', '6', 2, 999, 'student20', 'To become a skilled physical design engineer while seeking a challenging and rewarding position to grow my technical and management skills.', '', '', '0', '', '', '', '1ADADB263505', '1000', 'Electronic Voting Machine', 'Hardware for counting the number of votes that are being casted for a particular candidate producing a beep sound each time a vote was casted.', 'Main components used were 8085A microprocessor, EEPROM, 82C55 programmable peripheral interface, BCD to 7-segment decoder', 'PCB  Circuit  Layout Designing, Soldering of each componenet properly on the PCB', 'Design and Simulation of Multiband Slotted Microstrip Antenna for Wireless Applications', 'A multiband slotted microstrip antenna with a square ground slot has been designed and simulated. The proposed antenna can be used in various wireless communications applications.', 'Integrated Envioronment for 3D Simulation (IE3D)Software', 'Defining the location of slots.\r\nDefining  shape and size of slots so as to obtain multiband characteristics.\r\nGetting the return loss below -10dB.\r\n', '1ADADB263505', '', '', '38, Sy No 172/1', '3rd Cross, B. K. Abbaiyah Layout,', 'Doorvani Nagar Post,', 'Haldwani', 'Yes', '', 'Uttarakhand', 'Uttarakhand', '0', '1728photo_nishu1.jpg', 'Experience', '5', NULL, 'NA', 'NA', 'NA', 'NA', 'NA', 'NA', 'NA', ' ', ' Digital Communication', '0', '2015-07-21 16:18:03', '2015-08-01 05:00:00', 'Yes', 'No', '2015', '12', '0'),
(1809, 'KISHORE', 'P', 'kishore.p085@gmail.com', '9738738476', 'Chamarajanagar', '571444', 'India', 'Karnataka', '1990-10-01', 'PRABHU SWAMY P', 'Male', 'English, Kannada', 'Indian', '2007', 'Percentage', '81.44', 'Christaraja high school', '2009', 'Percentage', '81.16', 'Nisarga indp PU college', '2013', 'Percentage', 'A.P.S. College of Engineering', '67.63', 'Visvesvaraya Technological University', 'Percentage', 'Bangalore Institute of Technology', '70.19', '2015', 'Visvesvaraya Technological University', '', '', '1', '0', '2015', '6', 2, 8, 'Kishore@085', 'To obtain a position of responsibilities that utilizes my skills and keen to work in an environment where I can enrich my knowledge in Physical Design', '', '', '0', '', '', '', '1ADADB263514', '1000', 'Voice controlled wireless smart home', 'Project involves controlling of home electrical devices like Fan, light etc. using our voice commands. It is also used to control wheel chair.', 'Hardware : Atmega8, Atmega328p, EasyVR, Transceiver module\r\nSoftware : Arduino, EasyVR', 'Understanding EasyVR module', 'Modified microprogrammable FIR filter architecture for ASIC design and FPGA implementation', 'The designing of architecture is divided into two parts. Direct form of FIR filter is designed in datapath unit. The whole operation of datapath unit is controlled with control unit. Hence controllability of the architecture is increased. ', 'Software : Cadence RTL compiler, Xilinx ISE, Matlab\r\nHardware : Spartan - 3 (XC3S400 - PQ208)', 'Designing the ROM for control unit. ', '1ADADB263514', '', '', '164,', 'Krishnamurthi road, Ramapura', 'Kollegal taluk', 'Ramapura, Kollegal, Chamarajanagar', 'Yes', '', 'Karnataka', 'Karnataka', '0', '1809KISHORE.jpg', 'Fresher', '0', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-07-22 10:45:00', '2015-08-01 05:00:00', 'No', 'No', '', ' ', '0'),
(1812, 'V', 'Alok', 'aloamith@gmail.com', '9738493934', 'Bangalore', '560078', 'India', 'Karnataka', '1988-05-17', 'R.Venkatesh', 'Male', 'English,Kannada,Hindi,Telugu,Tamil', 'Indian', '2004', 'Percentage', '65', 'St.Joseph&#39;s Boys&#39; High School', '2006', 'Percentage', '66', 'Christ Junior College', '2010', 'Percentage', 'PES Institute Of Technology, Bangalore', '65', 'Vishveshwarayya Technological University', 'Percentage', 'University Of Salford, Manchester,UK.', '60', '2014', 'University Of Salford, Manchester,UK', '', '', '1', '0', '2015', '6', 10, 10, 'alokitsme', 'Seeking a career in physical design, in a stable environment that emphasizes professional growth, creativity, analytical thinking and freedom to think', '', '', '0', '', '', '', '1ADADB263533', '1000', 'Global Positioning System', 'The project was to track an object of importance under any defined environment.  \r\nThis project replicates a working model of the Local positioning system (LPS). \r\nThe basic understanding of the project came from GPS communication and how they work. But LPS, unlike GPS, can produce exact results based on the location determination and signal strength accuracy of the object of importance. Although the horizons are wider in this case, our project was limited to track the object through mobile comm', 'Mobile device.\r\nCustom made IR transmitters and receivers.\r\nZigbee device', 'Design of IR transmitter and receivers.\r\nImplementation of Zigbee protocol.', 'Wireless Sensor Networks : effects of mobility on the performance of AODV and DSR protocols in MANETs', 'The research was to study the effects of mobility on the performance of AODV and DSR protocols in MANETs. \r\nThe thesis is a beginnerâ€™s guide to the work on MANET routing protocols. The goal was to study and understand the effects of mobility on the performance routing protocols such as AODV and DSR in mobile ad-hoc networks (MANETs). \r\nAODV- Adhoc on demand distance vector is one of the efficient protocols used in MANETs. DSR, also known as Dynamic Source routing is also widely used in other w', 'Qualnet Simulator 5.0', 'the research topic was an on going research, so not many articles were related to the topic.\r\nAll my research results were purely simulation based.', '1ADADB263533', '', '', '', '#1570, 16th &#39;A&#39; Main,', '2nd Phase J.P.Nagar', 'Bangalore', 'Yes', '', 'United Kingdom', 'Karnataka', '0', '1812Untitled.jpg', 'Experience', '2', NULL, 'RV VLSI Design Center', 'Physical Design Trainee', 'N.A.', 'Bangalore', 'Physical Design Engineer', '4.0', 'Bangalore', ' ', ' ', '0', '2015-07-22 11:04:29', '2015-08-02 00:00:00', 'Yes', 'No', '2015', '3', '0'),
(1828, 'Rajesh Babu', 'Sanaka', 'rajeshbabusanaka@gmail.com', '9738557977', 'Bengaluru', '560041', 'India', 'Karnataka', '1993-10-05', 'Gopala Rao Sanaka', 'Male', 'English', 'Indian', '2008', 'Percentage', '76.6', 'Nava Jeevan High School', '2010', 'Percentage', '81.5', 'Narayana Junior College', '2014', 'Percentage', 'Sunflower College Of Enginnering&Technology', '66', 'Joharlal Nehru Technological Universuty Kakinada [JNTUK]', '', '', '0', '', '', '', '', '1', '0', '2015', '6', 3, 0, '9014098201', 'To obtain the good position in the organisation where i can acquire new skills and also effectively contribute my skills. ', '', '', '0', '', '', '', '1ADADB263523', '1', 'Performance of Voltage and Frequency Controller in Isolated Wind Power Generation For a Three-Phase Four-Wire System', 'It  deals with a new control algorithm for a voltage and and frequency controller (VFC) of an isolated wind energy conversion system (IWECS)', 'MATLAB', 'Understanding  the performance of wind power generation system ', '', '', '', '', '1ADADB263523', '', '', '1239', '32nd G cross', 'Jayanagar (4th T-block)', 'Andhra Pradesh', 'Yes', '', '', 'Andhra Pradesh', '0', '1828Untitled-1.jpg', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-07-22 14:30:48', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '0'),
(1829, 'AKSHAY', 'P', '%b26_%', '8197963944', 'BANGALORE', '560085', 'India', 'Karnataka', '1990-08-10', 'S PRAKASH', 'Male', '', 'Indian', '2006', 'Percentage', '94', 'LFPS', '2008', 'Percentage', '92', 'PES PU COLLEGE', '2012', 'Percentage', '', '67', 'VTU', 'Percentage', 'PESIT SOUTH CAMPUS', '77', '2014', 'VTU', '', '', '1', '0', '2015', '6', 2, 8, 'king2004mirka', 'TO WORK IN THE SEMICONDUCTOR  INDUSTRY AND EXTEND MY LIMITS OF ACHIEVMENT.', '', '', '0', '', '', '', '1ADADB263501', '1', 'MATLAB IMPLEMENTATION OF WIMAX TRANSCEIVER', 'IMPLEMENTATION OF ALL THE BLOCKS OF TRANSCEIVER.', 'MATLAB', 'CODING INBUILT FUNCTIONS OF MATLAB.', 'IMPLEMENTATION OF 64 BIT MULTIPLIER USING VEDIC SUTRA', 'IMPLEMENT A FASTER MULTIPLIER COMPARED TO CONVENTIONAL ARCHITECTURES.', 'XILINX\r\nMODELSIM', 'CHOICE OF ADDERS AND EXTENDING THE ALGORITHM TO 64 BIT.', '1ADADB263501', '', '', '363', '4TH B CROSS 2ND MAIN 5TH BLOCK', 'BANASHANKARI 3RD STAGE 3RD PHASE', 'BANGALORE', 'Yes', '', 'KARNATAKA', 'KARNATAKA', '0', '', 'Fresher', '0', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-07-22 14:33:29', '2015-08-01 05:00:00', 'No', 'No', '', ' ', '0'),
(1831, 'Pradeep', 'Tawade', '%b26_%', '8548849705', 'BANGALORE', '560036', 'India', 'Karnataka', '1988-06-05', 'BHARAT', 'Male', '', 'Indian', '2004', 'Percentage', '76.13', 'lbsv udgir', '2008', 'Percentage', '61.13', 'GOVT POLYTECHNIC LATUR', '2011', 'Percentage', '', '66.73', 'Dr. BAMU Aurangabad', 'CGPA', 'VELLOR INSTITUTE OF TECHNOLOGY VELLOR', '7.23', '2015', 'VIT UNIVERSITY', '', '', '1', '0', '2015', '2 YEAR', 2, 8, 'pradeep', 'To seek a technical position in a VLSI sector for utilizing and upgrading technical skills towards the achievement in organizational goals.', '', '', '0', '', '', '', '13MVD1059', '8', 'RFID based Toll Plaza system', 'Modern fully automated Toll Plaza system employ wireless use of RF electromagnetic field to transfer data. Data is fetched from electronic RFID tag by', 'Microcontroller', '1) Avoid the fuel loss.\r\n2) Saving of time in collecting toll.\r\n3) Avoid financial loss.\r\n3)To monitor the traffic.', 'Area and Time Efficient FFT Architecture Using CORDIC Algorithm.', 'This research work presents the novel method for realization of area and power efficient FFT computation using CORDIC algorithm. Reduction in the area of the FFT is achieved by the pre shifted bi-rotation CORDIC algorithm used in barrel-shifter. Numb', '1) Cadence EDA Tools:\r\nïƒ˜ ASIC Design Tools\r\nï‚· NC Sim\r\nï‚· Encounter RTL Compiler\r\nï‚· Encounter Digital Implementation\r\nïƒ˜ Full Custom Design Tools\r\nï‚· Virtuoso ADE\r\nï‚· Spectre Circuit Simulator\r\nï‚· Layout GXL\r\nï‚· Assura DRC, LVS and QRC', 'Design Radix-2 FFT architecture using CORDIC (Co-ordinates Rotation Digital computer).', '13MVD1059', '', '', 'KUNDHALLI GATE', 'GAUTHEM PG', 'BANGALORE', 'bangalore', 'Yes', '', 'TAMILNADU', 'Maharashtra', '0', '1831Resume_Pradeep_MTECH_VLSI DESIGN.pdf', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-07-22 14:45:53', '2015-08-01 05:00:00', 'No', 'No', '', ' ', '0'),
(1860, 'Chandan', 'Merwade', 'chandanmerwade@gmail.com', '9632548572', 'Gadag-betgeri', '582101', 'India', 'Karnataka', '1991-10-25', 'Raghunathsa G Merwade', 'Male', 'English,kannada,Hindi', 'Indian', '2008', 'Percentage', '60.5', 'Sri Rajrajeshwari Vidyaniketan Hulkoti', '2010', 'Percentage', '55.6', 'Smt.Parvathamma shamanur shivashankrarappa college Davangere', '2014', 'Percentage', 'Basveshwar engineering college bagalkot', '61.2', 'Autonomous under Visvesvaraya Techonological University', '', '', '0', '', '', '', '', '1', '0', '2015', '6', 2, 0, 'wakemepassword', 'To achieve a position in which I can utilize my skills of Physical design to boost the progressive track for the growth of an organisation .', '', '', '0', '', '', '', '1ADADB263508', '1000', 'Multisensor Image Fusion by combining Wavelet (idwt) and PCA ', ' The image fusion is done between different  blur images,using the combination of WAVELET(idwt) and PCA(principal component analysis)', 'MATLAB', 'creation of methodology of IMAGE FUSION by combining the PCA and WAVELET. \r\n', '', '', '', '', '1ADADB263508', '', '', '', 'TKM building ', 'Kurahatti peta', 'Gadag', 'Yes', '', '', 'KARNATAKA', '0', '1860A65-11 copy.jpg', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-07-22 22:33:08', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '0'),
(1895, 'Pratyush', 'Anand', 'talktomepratyush@gmail.com', '8147409645', 'Patna', '800020', 'India', 'Bihar', '1991-08-25', 'Anil Kumar Verma', 'Male', 'English,Hindi', 'Indian', '2006', 'Percentage', '77', 'D.A.V Public School Khagaul ', '2009', 'Percentage', '72.8', 'Shivam School', '2014', 'Percentage', 'Sapthagiri College of Engineering', '75.23', 'Visvesvaraya Technological University', '', '', '0', '', '', '', '', '1', '0', '2015', '6', 2, 0, 'archanaanil', 'To obtain a position as a Physical Design Engineer which emphasizes on  growth and inspires creativity and analytical thinking. ', '', '', '0', '', '', '', '1ADADB263521', '1000', 'Android Based Control System using Bluetooth and CPLD', 'This project implemented low cost remote control system to control electronic devices while retaining the existing electrical switches.', 'Android SDK,MPLAB,XILINX ISE Bluetooth Module,PIC Microcontroller,Zero Crossing Detector,Isolation Circuit,Relays, ULN 2003 and Regulator Circuit.', 'Development of the app which provided interface to all the functionality of the design.\r\nGeneration of PWM wave for light intensity operation.\r\nUnderstanding the interface of various devices to ensure proper working of the overall system.', '', '', '', '', '1ADADB263521', '', '', 'Flat No 102 Nutan Vihar Complex', 'Doctors Colony Kankarbagh ', '', 'Patna', 'Yes', '', '', 'Karnataka', '0', '', 'Experience', '1', NULL, 'NA', 'NA', 'NA', 'NA', 'NA', 'NA', 'NA', ' ', ' ', '0', '2015-07-23 22:54:11', '2015-08-03 00:00:00', 'Yes', 'No', '', ' ', '0'),
(1897, 'Priyanka', 'S', 'jpriyankasm@gmail.com', '8884895875', 'Chikkabalapur', '563125', 'India', 'Karnataka', '1990-09-07', 'Sathyanarayana.G', 'Female', 'English, Kannada, Telugu', 'Indian', '2005', 'Percentage', '76', 'Sri Raghavendra Educational Trust, Chintamani', '2007', 'Percentage', '74', 'Royal Composite PU College,Chintamani', '2012', 'Percentage', 'PES Institute Of Technology, Bangalore', '62.5', 'Vishveshwarayya Technological Institute', 'Percentage', 'T John Institute Of Technology, Bangalore', '80', '2014', 'Vishveshwarayya Technological Institute', '', '', '1', '0', '2015', '6', 10, 8, 'padmavath', 'Seeking a position as a full-custom layout design engineer, in an environment that offers to showcase acquired skills so as to have a continued growth', '', '', '0', '', '', '', '1ADADB263522', '1', 'Zigbee Based On Drip Irrigation System', 'To develop and to test an automation system having a low cost\r\nequipment and feedback type controller for site-specific management of irrigation system', 'Zigbee, Wireless Sensor Networks\r\nEmbedded C.', 'To understand the complete working of Drip Irrigation System.\r\nZigbee Wireless Sensor Networks.\r\nProgramming with Embedded C.', 'Large Data Acquisition And Synchronization using NTP ', '1)	Development of VIâ€™s for AIT-429,NI-8431/16 ports,NI-6511 and NI-6363.\r\n2)	Involved in Test case, Test Script development.\r\n3)	HSI testing with respect to the high-level requirements in compliance\r\n', 'Labview', '', '1ADADB263522', '', '', '', '#741, KGN High School Road', 'Chintamani Taluk', 'Chinatamani', 'Yes', '', 'karnataka', 'karnataka', '0', '', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-07-24 00:18:01', '2015-08-02 00:00:00', 'No', 'No', '', ' ', '0'),
(1916, 'Vijay C', 'Panchakattimath', 'vijaycpbe@gmail.com', '9535843009', 'Mudhol', '587313', 'India', 'Karnataka', '1991-06-20', 'Chandrayya Panchakattimath', 'Male', '', 'Indian', '2006', 'Percentage', '73.12', 'RMG High school, Mudhol', '2008', 'Percentage', '64.2', 'RMG PU college, Mudhol', '2012', 'Percentage', 'SJMIT Chitradurga', '66.89', 'VTU Belagaum', 'Percentage', 'BVBCET, HUBLI', '79.02', '2014', 'VTU Belagaum', '', '', '1', '0', '2015', '6', 2, 999, 'vijay17!', 'To work in an organization in order to acquire new knowledge and sharpen my skills for the development of both the organization and myself.\r\n', '', '', '0', '', '', '', '1ADADB263535', '1000', 'Anti petrol mafia', 'We developed this project to avoid the breaking of the petrol tank cap opening and if someone tries to break it, it will inform to client and owner.', ' Keil', 'Faced problems while handling IR sensor', 'Study and Design of Physical layer used in USB3.0 in Verilog ', 'Implement the physical layer used in USB3.0, with a DC balanced 8B/10B encoding.', 'Xilinx ISE 14.4', 'The concept of DC balance in 8B/10B encoding.\r\n', '1ADADB263535', '', '', '', 'Basava nagar', '', 'Chitradurga', 'Yes', '', 'Karnataka', 'Karnataka', '0', '1916DSC_0458_1.jpg', 'Fresher', '0', NULL, '', '', '', '', '', '', '', ' ', 'Vlsi design and testing', '0', '2015-07-24 13:25:44', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '0'),
(2152, 'Imran', 'Makandar', 'makandar.imran@gmail.com', '9035138637', 'Vasco', '403726', 'India', 'Goa', '1989-01-11', 'Usman Ali', 'Male', '', 'Indian', '2006', 'Percentage', '77.76', 'Mansoora English Medium High School', '2008', 'Percentage', '58.5', 'M.E.S HSS', '2012', 'Percentage', 'VDRIT, Haliyal', '66.65', 'VTU, Belgaum', 'Percentage', 'R V College of Engineering', '68.33', '2015', 'VTU, Belgaum', '', '', '0', '0', '2015', '', 2, 8, 'imran_123', '', '', '', '0', '', '', '', '', '1', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '', '', '#12/4/1', 'upper orchid, M.E.S college road,', 'Zuarinagar', 'Vasco, Goa', 'Yes', '', 'Karnataka', 'Karnataka', '0', '', 'Fresher', '', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, ' ', ' ', '0', '2015-08-03 19:36:31', '0000-00-00 00:00:00', NULL, 'No', NULL, NULL, '0'),
(2153, 'Badarinath', 'Gopalakrishna', 'badari259@gmail.com', '9535218094', 'Bangalore', '560082', 'India', 'Karnataka', '1993-09-25', 'B N Gopalakrishna', 'Male', 'Kannada, English, Hindi', 'Indian', '2009', 'Percentage', '79.04', 'Bangalore Higher Secondary School', '2011', 'Percentage', '56', 'Vijaya Pre-University College', '2015', 'Percentage', 'Nandi Institute of Technology and Management Sciences', '63', 'Visvesvaraya Technological University', '', '', '0', '', '', '', '', '1', '0', '2015', '6', 2, 0, 'badari259clicker', 'Secure a challenging career in the design & implementation of VLSI circuits leveraging a strong background in electronics', '', '', '0', '', '', '', 'b27_badrinath', '1', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '', '', '176', '24th cross,', '6th block, Jayanagar', 'Thane', 'Yes', '', '', 'Karnataka', '0', '', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-08-03 19:45:28', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '0'),
(2154, 'Shwetha', 'M', 'shwetha.m1691@gmail.com', '9448770935', 'Mangalore', '574239', 'India', 'Karnataka', '1991-02-16', 'Govardhana M', 'Female', '', 'Indian', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '0', NULL, NULL, '', NULL, '0', '0', NULL, NULL, NULL, NULL, 'shwetham', '', '', '', '0', '', '', '', '0', '', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, 'Shree Durga ', 'Near Govt. Junior College', 'Sullia', 'Mangalore', 'Yes', NULL, NULL, NULL, '0', '2154gate (2).jpg', 'Fresher', '', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '0', '2015-08-03 19:48:05', '0000-00-00 00:00:00', NULL, 'No', NULL, NULL, NULL),
(2155, 'SURAJIT', 'MAL', 'surajit3855@gmail.com', '9932230551', 'Bangalore', '560037', 'India', 'Karnataka', '1991-05-23', 'SOUMEN MAL', 'Male', 'English, Hindi, Bengali', 'Indian', '2006', 'Percentage', '721.3', 'Nayabasat P.M Siksha Niketan', '2008', 'Percentage', '73.4', 'Chandrakona Road S.M. High School', '2012', 'CGPA', 'Haldia Institute of Technology', '8.22', 'West Bengal University of Technology', 'CGPA', 'National Institute Of Technology', '9.49', '2015', 'Deemed University', '', '', '2', 'A', '2011', '2', 2, 6, 'NIT@dgp605', 'To be a part of an organization where I can utilize my inherent talent, to contribute my skills to the organizationâ€™s vision and mission.', '', '', '0', '', '', '', '', '999', 'Implementation of 8 Bit unsigned & signed Array Multiplier using Verilog, VHDL and Tanner Tool.', '1.Designed 8-bit array multiplier using Verilog - VHDL code, Tanner tool & CMOS logic.\r\n2.Estimated the propagation delay & power consumption of array ', 'Verilog, VHDL, Tanner EDA, Matlab, CPLD kit ', 'Large die area, Hardware is undersigned.', 'Design & Testing of a 5 bit low noised VCO based ADC', '1.Studied the different types of noise parameters of VCO i.e phase noise, sensitivity, noise power, noise floor etc.\r\n2.Designed & developed the basic building block of ADC using verilog.\r\n3.Estimated the static & dynamic parameters of ADC. \r\n', 'Verilog, C++, Cadence 5.1.41,  Matlab', '1.Frequency mismatch due to parasitic capacitance effect.\r\n2.ENOB performance is very poor, Phase noise is high.\r\n3.Die area is large, Power dissipation is high.\r\n', NULL, 'Micropro', 'Kolkata', '#104, SGR Dental College Road', 'Chandra Layout, Marathahalli', 'Lane Beside Staples, Munnekolala', 'Kolkata', 'Yes', '', 'West Bengal', 'West Bengal', 'Microcontroller', '', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-08-03 20:00:38', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '0'),
(2156, 'Shilpa', 'Patil', 'shilpamp29@gmail.com', '8277534870', 'Dharwad', '580008', 'India', 'Karnataka', '1993-01-29', 'Mallikarjun patil', 'Female', '', 'Indian', '2009', 'Percentage', '87.32', 'Presentation Girls High School ', '2011', 'Percentage', '77.42', 'Kitten Science College', '2015', 'Percentage', 'Kls, s Vdrit Haliyal', '66.52', 'VTU Belgaum', '', '', '0', '', '', '', '', '0', '0', '2015', '', 2, 0, 'cricket95', '', '', '', '0', '', '', '', '', '1', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '', '', '', '3rd cross much polar compound', 'Behind J.D.office belgaum road Dharwad', 'Dharwad', 'Yes', '', '', 'Karnataka', '0', '', 'Fresher', '', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, ' ', ' ', '0', '2015-08-03 20:37:30', '0000-00-00 00:00:00', NULL, 'No', NULL, NULL, '0'),
(2157, 'karthiga', 'karthiga', 'gkarthiga1994@gmail.com', '9786275663', 'thiruvallur', '601103', 'India', 'Tamilnadu', '1994-06-26', 'gunasekaran', 'Female', 'english,tamil', 'Indian', '2009', 'Percentage', '82', 'drbccc school', '2011', 'Percentage', '72', 'drbccc school', '2015', 'CGPA', 'magna college of engineering', '7.41', 'anna university', '', '', '0', '', '', '', '', '0', '0', '2015', '', 2, 0, 'madhankarthi', 'to become a digital or vlsi engineering', '', '', '0', '', '', '', '', '1', '                  AN INTELLIGENT LOCALIZATION OF MARITIME BOUNDARY AND RECOVERY USING RSSI', 'in our project to protect the fishermen in borders.', 'embedded c,micro controller', 'distanc', '', '', '', '', NULL, '', '', '64', 'nethaji st,kalpattu(post),', 'malandur', 'malandur', 'Yes', '', '', 'Tamilnadu', '0', '2157HARD RESUME.docx', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-08-03 21:07:57', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '0'),
(2158, 'anirban', 'mishra', 'anirbanmishra01@gmail.com', '8123203438', 'banagalore', '560036', 'India', 'Karnataka', '1994-04-20', 'Ambuj Kumar Mishra', 'Male', 'English,Hindi,Bemgali', 'Indian', '2009', 'Percentage', '78', 'Para Shiv Narayan High (H.S) School', '2011', 'Percentage', '74.2', 'D.A.V.Public school, Bokaro', '2015', 'CGPA', 'Lovely Professional University', '7.78', 'Lovely Professional University', '', '', '0', '', '', '', '', '0', '0', '2015', '', 2, 0, 'ATB007@g', 'To succeed an environment of growth and excellence and earn a job which provides me satisfactions, and help me to achieve personal goal.', '', '', '0', '', '', '', '', '4', 'Design and optimization of Booth multiplier.', 'Design the schematic of Booth Multiplier in Cadence Virtuoso and verify its output and also power and delay optimization of the circuit.', 'Cadence Virtuoso, Xilinx, Artix-7 FPGA kit', 'Draw the simplified schematic of individual circuit used in it.\r\nPower and Delay calculation of the individual circuit as well as final Booth Multiplier circuit.', '', '', '', '', NULL, '', '', '8', '5th cross, bosco nagar', 'T.C. Palya', 'purulia', 'Yes', '', '', 'Punjab', '0', '2158Untitled-7 copy.jpg', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-08-03 21:15:42', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '0'),
(2159, 'Rahul ', 'Iyengar', '560rahul@gmail.com', '8971485681', 'Bangalore', '560061', 'India', 'Karnataka', '1993-06-05', 'Ramesh Iyengar', 'Male', '', 'Indian', '2009', 'Percentage', '81.85%', 'Acharya Pathsala Public School', '2011', 'Percentage', '73%', 'Sri Bhagawan Mahaveer Jain College , V.V Puram', '2015', 'Percentage', 'BNM Institute of Technology', '60%', 'Visveswaraya Technological University', '', '', '0', '', '', '', '', '0', '0', '2015', '', 2, 0, 'fbsatanmymastero', 'To work in an organization where I can work on the areas that are specific to my interest and gain more knowledge and simultaneously grow within.', '', '', '0', '', '', '', '', '1', 'Two Dimensonal Dynamic Stabilizer for a Lunar Rover', 'Auto Stabilizing mechanism when kept on uneven surfaces', 'Arduino Mega , ADXL335 Accelerometer , Servo Motors(x4) , Step down voltage regulators , Lithiuim Polymer battery , LEDs(x25) , Image Processing', 'Servo motor failure  , Faulty Power distribution , Overheating , LED malfunction', '', '', '', '', NULL, '', '', 'Block 1, 103, Om Sri Residency', 'Opposite Corporation Bank', 'Uttarahalli Main Road', 'Maharashtra', 'Yes', '', '', 'Karnataka', '0', '', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-08-03 21:20:37', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '0'),
(2160, 'ANAND', 'c', 'anandadthu@gmail.com', '9686328637', 'BANGALORE', '560075', 'India', 'Karnataka', '1993-10-04', 'CHINNASAMY', 'Male', '', 'Indian', '2009', 'Percentage', '87', 'VIVEKAM.MATRIC.HR.SEC.SCHOOL', '2011', 'Percentage', '83', 'VIVEKAM.MATRIC.HR.SEC.SCHOOL', '2015', 'Percentage', 'INFO INSTITUTE OF ENGINEERING', '6.3', 'ANNA UNIVERSITY', '', '', '0', '', '', '', '', '0', '0', '2015', '', 2, 0, 'sweetfriend', '', '', '', '0', '', '', '', '', '1', 'CONVERGENCE OF IPV6 THROUGH IPV4 NETWORK', 'THE MAIN AIM OF THE  PROJECT IS TO SATISFY THE CUSTOMER OR USERS AND TO PROVIDE LARGE NUMBER OF IP ADDRESS.\r\n                                         ', 'GRAPHICAL NETWORK SIMULATOR(GNS)', 'NIL', '', '', '', '', NULL, '', '', '', 'THIPPASANDRA,BANGALORE', '', 'coimbatore', 'Yes', '', '', '', '0', '', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-08-03 22:32:13', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '0'),
(2161, 'Pushkar', 'Dhamale', 'pushkardhamale@gmail.com', '9892922185', 'Kalyan', '421102', 'India', 'Maharashtra', '1970-01-01', 'Avinash Dhamale', 'Male', 'English ,Hindi', 'Indian', '2009', 'Percentage', '80.46', 'N.R.C. School', '2011', 'Percentage', '78.5', 'R.K.T College ', '2015', 'Percentage', 'Lokmanya Tilak College of Engineering', '65.55', 'Mumbai University', '', '', '0', '', '', '', '', '0', '0', '2015', '', 999, 0, 'Push@9892922185', 'To gain more technical knowledge from experienced professional and use my full potential for Organization development.', '', '', '0', '', '', '', '', '1', 'PLC based industrial bottle filling and packaging system ', 'Project is application of PLC which make whole process automatic .Our project explain you about how complex process of bottle filing in industry can be made simple using PLC, sensor & hardware along with software and done in continuous & in prefect way always.', 'Schneider PLC, valves , motor , conveyor belt ,pipes. ', 'Making Our own conveyor. Making System work in coordinated manner.', '', '', '', '', NULL, '', '', '205, A-wing', 'Gurudev Park', 'Yadavnagar Road ', 'Kalyan', 'Yes', '', '', 'Maharashtra', '0', '2161Photo.jpg', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' Electronics', ' ', '0', '2015-08-03 22:49:22', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '0'),
(2162, 'Mayank', 'Saini', 'mayanksaini1001@gmail.com', '9458551139', 'Modinagar', '201204', 'India', 'Uttar Pradesh', '1993-07-16', 'Kuldeep Saini', 'Male', 'English,Hindi', 'Indian', '2008', 'Percentage', '90.2', 'GREEN LAND ACADEMY , MODINAGAR', '2010', 'Percentage', '81.6', 'CHHAYA PUBLIC SCHOOL , MODINAGAR', '2015', 'Percentage', 'AJAY KUMAR GARG ENGINEERIN COLLEGE, GHAZIABAD', '73.54', 'UPTU', '', '', '0', '', '', '', '', '0', '0', '2015', '', 2, 0, 'Mayank@ncs1216', 'To achieve professional excellence in work through learning and become an asset for the organisation by utilizing my talent and hardworking skills.', '', '', '0', '', '', '', '', '1', 'VOICE CONTROLLED ROBOT', 'It is a robot, with an arm, working on voice commands namely left,right,forward,backward,grip,free,stop,exit.', 'Power Supply,PIC,RF Tx/ Rx,Voice module,Encoder/Decoder IC,Motor Driver IC, DC MOTORS,LED,Diodes,Capacitors,Resistors,Keil Compiler,Visual Studio ', 'Surrounding noises, range etc. were challenges faced initially. These challenges were removed by using filters and high range Tx/Rx.', '', '', '', '', NULL, '', '', 'C-454', 'Modipon Colony', '', 'Modinagar', 'Yes', '', '', 'UTTAR PRADESH', '0', '', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-08-04 02:35:52', '2015-08-04 00:00:00', 'No', 'No', '', ' ', '0');
INSERT INTO `tbl_student` (`idstudent`, `firstname`, `lastname`, `email`, `mobile`, `city`, `pincode`, `country`, `state`, `dob`, `fathername`, `gender`, `languages`, `nationality`, `sslc_passoutyear`, `sslc_percentagetype`, `sslc_percentage`, `sslc_schoolname`, `puc_passoutyear`, `puc_percentagetype`, `puc_percentage`, `puc_schoolname`, `deg_passoutyear`, `deg_percentagetype`, `deg_schoolname`, `deg_percentage`, `deg_university`, `pg_percentagetype`, `pg_schoolname`, `pg_percentage`, `pg_passoutyear`, `pg_university`, `address`, `pgdip_percentagetype`, `pgdip_schoolname`, `pgdip_percentage`, `pgdip_passoutyear`, `pgdip_university`, `deg_department`, `pg_department`, `password`, `career_objective`, `phd_percentagetype`, `phd_schoolname`, `phd_percentage`, `phd_passoutyear`, `phd_university`, `phd_department`, `rvvlsiid`, `pgdip_coursename`, `deg_projectname`, `deg_projectdescription`, `deg_projecttools`, `deg_projectchallenges`, `pg_projectname`, `pg_projectdescription`, `pg_projecttools`, `pg_projectchallenges`, `resumeid`, `pgdip_otherschools`, `pgdip_otherschoolscity`, `addressdoorno`, `addresslineone`, `addresslinetwo`, `placeofbirth`, `eligibleIndianNationality`, `phd_state`, `pg_state`, `deg_state`, `pgdip_othercoursename`, `profilepic`, `experience`, `experience_years`, `status`, `current_company`, `current_designation`, `current_salary`, `current_location`, `expected_designation`, `expected_salary`, `expected_location`, `deg_othercoursename`, `pg_othercoursename`, `admission`, `created_date`, `updated_date`, `previousexp`, `placed`, `currentcompanyfromyear`, `currentcompanyfrommonth`, `ttp`) VALUES
(2163, 'siddhardha', 'sidhardhp79@gmail.com', 'sidhardhp79@gmail.com', '8892604190', 'nellore', '524001', 'India', 'Andra Pradesh', '1990-11-08', 'Venugopal', 'Male', 'Telugu,English,Hindi', 'Indian', '2006', 'Percentage', '84.16', 'Vasista high school', '2008', 'Percentage', '91.3', 'sree chaitanya junior college', '2012', 'Percentage', 'sree vidyanikethan engineering college', '66.43', 'JNTU Ananthapur', 'CGPA', 'NIT Rourkela', '8.73', '2015', 'NIT Rourkela', '', '', '0', '0', '2015', '', 2, 8, 'mybmw320@79', 'To pursue a highly rewarding career by utilizing my skills and become a good VLSI design designer which helps in the development of the organization.', '', '', '0', '', '', '', '', '1', 'Generation and testing of generalized Orthogonal codes for spread spectrum applications.', 'To avoid the drawbacks of synchronous CDMA system by converting it into quasi-synchronous CDMA system by generating orthogonal codes.', 'Matlab', 'plotting and finding of Bit error rate(BER)', 'FPGA implementation of Network on chip(NOC)', 'NOC establishes effective communication between the processing elements of system on chip. It consists of Network Interface and on chip routers. Four\r\ndifferent types of routers were designed and a 2*2 NOC is implemented on FPGA', 'VERILOG, SYNOPSYS, SPARTAN 3e FPGA board', 'Avoiding deadlocks and Head of Line blocking.', NULL, '', '', '28-5-118', 'simhapuri colony', 'kisan nagar', 'Nellore', 'Yes', '', 'odisha', 'Andhra pradesh', '0', '', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-08-04 08:42:50', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '0'),
(2164, 'Naveen', 'Ramaiah', 'naveengowda7690@gmail.com', '9164672198', 'Bangalore', '560040', 'India', 'Karnataka', '1990-06-07', 'C.Ramaiah', 'Male', 'English, kannada,hindi', 'Indian', '2006', 'Percentage', '70.24', 'M.E.S kishora kendra', '2008', 'Percentage', '54', 'Seshadripuram Pre-university main college', '2013', 'Percentage', 'Vivekananda Institute of Technology', '56', 'Vishweswaraya Technological University', 'Percentage', 'M.S ramaiah School of Advanced studies', '53', '2015', 'Coventry University', '', '', '0', '0', '2015', '', 10, 12, 'prathiml', '', '', '', '0', '', '', '', '', '1', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '', '', '1944/41', '2nd main', 'm.c layout vijayanagar', 'Bangalore', 'Yes', '', 'London', 'Karnataka', '0', '2164DSC_0749.jpg', 'Fresher', '', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, ' ', ' ', '0', '2015-08-04 09:15:26', '0000-00-00 00:00:00', NULL, 'No', NULL, NULL, '0'),
(2165, 'Anshu', 'Kumari', 'anshuk0107@gmail.com', '9739464865', 'Bangalore', '560103', 'India', 'Karnataka', '1992-07-01', 'VIJOY KUMAR PANDEY', 'Female', 'English, hindi', 'Indian', '2007', 'Percentage', '82.4', 'APS, Ramgarh Cantt', '2009', 'Percentage', '80', 'APS, Ramgarh Cantt', '2014', 'CGPA', 'BPPIMT, Kolkata', '7.9', 'WBUT', '', '', '0', '', '', '', '', '0', '0', '2015', '', 2, 0, 'Amazinglife1', '', '', '', '0', '', '', '', '', '1', 'Microcontroller Based Digital Code Lock', 'Door lock opens with a password having password reset settings.', '8051 microcontroller chip used.', 'Building the code in C language, had to learn C completely.', '', '', '', '', NULL, '', '', '', 'outer ring road, bellandur', '', 'jharkhand', 'Yes', '', '', 'West Bengal', '0', '', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-08-04 09:44:07', '0000-00-00 00:00:00', 'Yes', 'No', '', ' ', '0'),
(2166, 'APURVA', 'BAKSHI', 'apurva.bakshi1@gmail.com', '9096457103', 'Yavatmal', '445001', 'India', 'Maharashtra', '1991-02-09', 'ARUN VASANTRAO BAKSHI', 'Female', 'English,Hindi,Marathi', 'Indian', '2006', 'Percentage', '79.60', 'Rani Laxmi Bai Mahavidyalaya Yavatmal', '2008', 'Percentage', '76.67', 'Amolakchand Mahavidyala,Yavatmal', '2012', 'Percentage', 'J.D.I.E.T YAVATMAL', '68.77', 'Amaravati University', '', '', '0', '', '', '', '', '0', '0', '2015', '', 2, 0, 'prathamesh1', 'To secure a challenging position where I can make a valued contribution of my skills and technical knowledge for the growth of organization.', '', '', '0', '', '', '', '', '1', '1.Shift register (3rd year) â€“ My Role-Group leader   2. 	Content Based Video Indexing and Retrieval (8th semester)', '- Description- Visual media requires large amounts of storage and processing so there is a  need to efficiently index, store, and retrieve the visual information from multimedia database. For retrieving desired information from video we have efficiently implemented the Template Matching algorithm by using MATLAB. Template matching technique compares query image with all other video frames and retrieve desired part of video.', '1.Shift Register D-Flipflop(Ic 7474),NOT Gate ic AND Led for indicating outputs.\r\n2.Content base video Indexing And Retrieval- MATLAB', 'As Project is based on image processing so we had to choose Image processing as our final year elective subject. For the project we had to learn image processing theory as well as  basics of MATLAB executing   image processing Algorithm.', '', '', '', '', NULL, '', '', '39', 'Gurumauli society,Umarsara,Yavatmal', '', 'Yavatmal', 'Yes', '', '', 'Maharashtra', '0', '', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-08-04 09:53:59', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '0'),
(2167, 'Ankit ', 'Suthar', 'ankit.suthar.ece13@iitbhu.ac.in', '8874707563', 'Visnagar', '384315', 'India', 'Gujarat', '1988-07-08', 'Dasharathlal Suthar', 'Male', 'Gujarati , Hindi , English', 'Indian', '2004', 'Percentage', '82.14', 'N.M.Nootan Sarva Vidhyalay, Visnagar', '2006', 'Percentage', '80.00', 'N.M.Nootan Sarva Vidhyalay, Visnagar', '2010', 'Percentage', 'Govt. Engg. College,Patan', '64.41', 'Hemchandracharya North Gujarat University', 'CGPA', 'Indian Institute of Technology (BHU),Varanasi', '7.95', '2015', 'Indian Institute of Technology (BHU),Varanasi', '', '', '0', '0', '2015', '', 2, 3, 'LOVEabc96243#', 'Want to contribute my knowledge to build worldâ€™s efficient technology, which can make peopleâ€™s life easier, smarter and economical.', '', '', '0', '', '', '', '', '1', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '', '', '24', 'Vishwakarma Society', '', 'Visnagar', 'Yes', '', 'Uttar Pradesh', 'Gujarat', '0', '21671.png', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-08-04 10:32:28', '0000-00-00 00:00:00', 'Yes', 'No', '', ' ', '0'),
(2169, 'AARADH KUMAR', 'M', 'aaradhkumarm@gmail.com', '8907536064', 'KOLLAM', '691583', 'India', 'Kerala', '1991-02-26', 'K MURALIDHARAN PILLAI', 'Male', '', 'Indian', '2006', 'Percentage', '79.2', 'SREE BUDDHA CENTRAL SCHOOL', '2008', 'Percentage', '77.2', 'SREE BUDDHA CENTRAL SCHOOL', '2012', 'CGPA', 'TRAVANCORE ENGINEERING COLLEGE', '7.15', 'KERALA UNIVERSITY', 'CGPA', 'Govt MODEL ENGINEERING COLLEGE', '7.45', '2015', 'CUSAT', '', '', '0', '0', '2015', '', 2, 8, 'Aaradh@007', 'To work with some esteemed firms in vlsi field and thus building my career in this field', '', '', '0', '', '', '', '', '1', 'GSM based energy meter reading', 'The project is a remote monitoring and control of domestic energy meter', 'microcontroller 8051 and C programming', 'GSm interfacing', 'Secure Advanced LSB Audio Steganography over VoIP Communication', 'The project aims at implementing an steganography algorithm in speech data over VOIP communication', 'Beagle board single board computer was used with android OS and android application developed', 'Real time execution of the steganography  in voip', NULL, '', '', 'AARADH BHVAN', 'THOTTINUVADAKKU', 'CHVARA', 'KOLLAM', 'Yes', '', 'KERALA', 'KERALA', '0', '2169AARADH MEC.jpg', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-08-04 12:30:57', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '0'),
(2170, 'madhu', 'madhupyramid', 'madhupyramid@gmail.com', '9916083133', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '0', NULL, NULL, NULL, NULL, '0', '0', NULL, NULL, NULL, NULL, '9916083133', '', '', '', '0', '', '', '', '0', '', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '0', NULL, 'Fresher', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '0', '2015-08-04 13:39:16', '0000-00-00 00:00:00', NULL, 'No', NULL, NULL, NULL),
(2171, 'vivek', 'vivek', 'vs.vivek@yahoo.com', '8722416847', 'banagalore', '560018', 'India', 'Karnataka', '1989-09-21', 'v shashidhara', 'Male', 'English, Kannada,Tamil and Telgu', 'Indian', '2008', 'Percentage', '65', 'ST. JOSEPHS HIGH SCHOOL ', '2009', 'Percentage', '82', 'diploma in electronic and comm', '2012', 'Percentage', 'sri ventakeswara collage of engg', '65', 'V T U ', 'Percentage', 'MS RAMAIAH UNVERSITY OF APPLIED SCIENCE', '60', '2014', 'MS RAMAIAH UNVERSITY ', '', '', '0', '0', '2015', '', 2, 8, '1ve09ec1989', '', '', '', '0', '', '', '', '', '1', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '', '', '49', '6th main road', 'chamarajpet', 'bangalore', 'Yes', '', 'karanataka', 'karanataka', '0', '', 'Fresher', '', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, ' ', ' ', '0', '2015-08-04 13:40:31', '0000-00-00 00:00:00', NULL, 'No', NULL, NULL, '0'),
(2172, 'vidhya', 'chandran', '', '8867416826', 'bangalore', '560035', 'India', 'Karnataka', '1989-10-19', 'chandran p', 'Female', 'English, Hindi, Tamil, Telugu, Malayalam', 'Indian', '2005', 'Percentage', '78.2', 'Government Girls High School, Wadakkancherry', '2007', 'Percentage', '70.2', 'Ansar English School, Perumpilavu', '2011', 'Percentage', 'Royal College of Engineering & Technology', '69.02', 'Calicut University', 'CGPA', 'Amrita School of Engineering , Bangalore', '7.86', '2015', 'Amrita Viswavidyapitheem University', '', '', '0', '0', '2015', '', 2, 12, '', '', '', '', '0', '', '', '', '', '1', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '', '', 'Ayush bhavan', 'Near chaithanya public school, Munnekolala', 'Marathahalli', 'Guntur', 'Yes', '', 'karnataka', 'Kerala', '0', '2172scan0008.jpg', 'Fresher', '', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, ' ', ' ', '0', '2015-08-04 15:13:07', '0000-00-00 00:00:00', NULL, 'No', NULL, NULL, '0'),
(1938, 'TONY', 'MATHEW', 'tony.mathew016@gmail.com', '9400852129', 'KOTTAYAM', '686571', 'India', 'Kerala', '1991-07-13', 'M T MATHEW', 'Male', 'ENGLISH,MALAYALAM', 'Indian', '2007', 'Percentage', '92', 'ST. ANTONY&#39;S HIGH SCHOOL ,KADAPLAMATTOM', '2009', 'Percentage', '84.5', 'OUR LADY OF LOURDES HIGHER SECONDARY SCHOOL,UZHAVOOR', '2014', 'CGPA', 'SREE NARAYANA GURUKULAM COLLEGE OF ENGINEERING,KOLENCHERY', '7.25', 'MAHATMA GANDHI UNIVERSITY,KOTTAYAM', '', '', '0', '', '', '', '', '1', '0', '2015', '6', 2, 0, 'home252129', 'To work in VLSI Domain where performance is rewarded with new responsibilities and to grow along with the organization', '', '', '0', '', '', '', '1ADADB263530', '1', 'Wireless Energy Meter', 'wireless transmission of data helps to automate the present  energy meter reading system and can regulate the energy consumption during peak hours', ' MP LAB software for coding, Hi-Tech C Compiler for code compiling. Hardware used : PIC 16F884,energy meter,Zig Bee module,LCD Display,RTC DS1307', 'microcontroller coding for the design was a big challenge for me as the controller needed to control the energy consumption based on i/p data and also to find the total meter reading  in a month for sending that data to the base station. ', '', '', '', '', '1ADADB263530', '', '', '', 'MANNATHUMAKIYIL', 'KADAPLAMATTOM P O', 'ARPOOKARA', 'Yes', '', '', 'KERALA', '0', '1938Tony-mathew-New.jpg', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-07-25 10:31:10', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '0'),
(1973, 'Amogh', 'Jayraj', 'amogh.jh@gmail.com', '9900423657', 'Bangalore', '560098', 'India', 'Karnataka', '1990-05-22', 'Jayraj C Hubli', 'Male', '', 'Indian', '2006', 'Percentage', '72 %', 'Sri Jnanakshi Vidyaniketan (CBSE Board)', '2008', 'Percentage', '74.9 %', 'Sri Kumarans Composite PU College (Karnataka State Board)', '2012', 'CGPA', 'PESIT (Now PES University)', '5.46', 'Autonomous under VTU', '', '', '0', '', '', '', '', '1', '0', '2015', '6', 2, 0, 'Amg9900', 'My objective is to work on the design and development of a wide range of VLSI back-end and front-end IPs.', '', '', '0', '', '', '', '1ADADB263502', '1', 'GSM based Home Automation and Rover Control', 'These were two separate projects. The Home Automation phase was completed in the 7th semester and the Rover phase was completed in the 8th semester.', 'Micro-controller, GSM Transceiver and a Dual Tone Multi-Frequency Detector.', 'The first project required us to build the GSM and DTMF structure which was also implemented on the second phase.\r\nThe second phase involved the construction of a four wheel buggy that would be compatible with the H-Bridge rover control mechanism.', '', '', '', '', '1ADADB263502', '', '', '1029, 7th main, 2nd cross, ', 'BEML 3rd stage, ', 'Rajarajeshwari Nagar', 'Bagalkot', 'Yes', '', '', 'Karnataka', '0', '', 'Experience', '1', NULL, 'RV VLSI Design Center', 'Physical Design Trainee Engineer', 'not applicable', 'Bangalore', 'VLSI Design Engineer', 'CTC as per market', 'India / Overseas.', ' ', ' ', '0', '2015-07-26 20:46:52', '2015-08-04 00:00:00', 'Yes', 'No', '2015', '4', '0'),
(1999, 'Naga Sai Rajesh', 'Anumalasetty', 'ansrrajesh472@gmail.com', '9642023943', 'Bangalore', '560069', 'India', 'Karnataka', '1994-04-23', 'Anumalasetty Venkateswarlu', 'Male', 'English,Telugu', 'Indian', '2009', 'Percentage', '76.3', 'LOYOLA PUBLIC SCHOOL', '2011', 'Percentage', '89.8', 'NARAYANA JUNIOR COLLEGE', '2015', 'Percentage', 'E.V.M COLLEGE OF ENGINEERING AND TECHNOLOGY', '72', 'J.N.T.U KAKINADA', '', '', '0', '', '', '', '', '1', '0', '2015', '4', 2, 0, 'lakshmisasi', 'I aspire for a challenging position in an Organization where I can enhance my skills and strengthen them in conjunction with Organization goals.', '', '', '0', '', '', '', '1ADEMSB090804', '2', 'Design of fault coverage circuit for testing applicaions', 'We use Built In Self Test to test the circuit with different  inputs and the output is compared with reference output to know the faults in circuit.', 'Xilinx,model sim', 'The implementation of BIST(Built In Self Test) in the circuit ,generating different inputs using  Linear Feedback Shift Register,', '', '', '', '', '1ADEMSB090804', '', '', '48/b', '37th cross', 'East end main road, jayanagar 9th block', 'Guntur', 'Yes', '', '', 'ANDHRA PRADESH', '0', '1999photo.jpg', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-07-27 21:05:29', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '0'),
(2116, 'PRAMOD ', 'BHOSALE ', 'bhosale.pramod51@gmail.com', '8792397218', 'Belgaum ', '591113', 'India', 'Karnataka', '2015-08-09', 'RAJENDRA ', '', 'English, Marathi, Kannada, Hindi .', 'Indian', '2009', 'Percentage', '71.68', 'Maratha Mandal Kakati High School. ', '2012', 'Percentage', '73.115', 'Motichand Lengde Bharatesh Polytechnic,belgaum ', '2015', 'Percentage', 'Jain College of Engineering, belgaum ', '65', 'Visvesvaraya Technological University', '', '', '0', '', '', '', '', '0', '0', '2015', '', 2, 0, 'raj@pramod', 'To excel through creative ideas and smart\r\nwork and attain a respected position in an\r\norganization with growth opportunity in\r\nElectronics & communication.', '', '', '0', '', '', '', '', '1', 'Designing of 64- bit Sleepy SRAM', 'we designed a memory that is 10T 64-bit Sleepy SRAM.  It contains 10 transistor that is 2 pass transistor, 4 Sleepy transistor, and 2 inverter which contains 2 transistor each.\r\nour main moto or aim is to reduce the power consumption and speed up the memory.  By using this design we reduced approximately 50% power than what normal SRAM and also increased the speed.', 'The software used for this is\r\nmicrowind. ', '> Firstly it difficult to design a memory that consumes low power.\r\n> After designing ti get the exact output what we accepting. ', '', '', '', '', NULL, '', '', 'Door No :- 2031/1', 'Laxmi Narag 2nd cross, Kakati ', 'Tq/Dist :- Belgaum,  KARNATAKA ', 'Mungurawadi, gadhinglaj,maharatra.', 'Yes', '', '', 'Karnataka ', '0', '2116PRAMOD BHOSALE .jpg', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-08-02 10:13:16', '2015-08-01 05:00:00', 'No', 'No', '', ' ', '0'),
(2117, 'KUMAR', 'SUDHANSHU', 'krsudhanshu16@gmail.com', '9471453852', 'BANGALORE', '560068', 'India', 'Karnataka', '1991-05-04', 'ramhit pandit', 'Male', 'english,hindi,punjabi', 'Indian', '2007', 'Percentage', '88', 'LOYOLA HIGH SCHOOL', '2009', 'Percentage', '83', 'LOYOLA HIGH SCHOOL', '2014', 'Percentage', 'IITT COLLEGE OF ENGINEERING', '79.75', 'PUNJAB TECHNICAL UNIVERSITY', '', '', '0', '', '', '', '', '2', '0', '2014', '6', 2, 0, 'sudhanshu2616', '', '', '', '0', '', '', '', '', '999', 'ADVANCE MICRO-CONTROLLER BUS ARCHITECTURE', ' It is the advanced microcontroller bus architecture in which  I basically worked on AHB Bus. ', 'XILINX,MODEL-SIM,FPGA', 'as it is a high clock rate architecture ,so i have to use each clock pulse and also the architecture of the amba. The problem came is to understand the architecture  and then how to slave will respond on the signals of master without wasting clock.', '', '', '', '', NULL, 'DKOP PVT LTD', 'NOIDA', '', '18TH CROSS ROAD, 3RD MAIN,NEAR SAI TEMPLE, NEAR REDDY SCHOOL. RUPENA AGRAHARA', '', 'patna', 'Yes', '', '', 'PUNJAB', 'INDUSTRIAL TRAINING IN VLSI DESIGN', '2117sudhanshu.JPG', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-08-02 10:14:17', '2015-08-01 05:00:00', 'No', 'No', '', ' ', '0'),
(1979, 'Ritenkumar', 'Patel', 'ritenpatel.rcp@gmail.com', '9738672979', 'surat', '395008', 'India', 'Gujarat', '1989-12-07', 'Rajnikant', 'Male', 'English , Hindi , Gujarati', 'Indian', '2004', 'Percentage', '82.00', 'Saraswati Vidhyalaya , Surat  (Gujarat)', '2006', 'Percentage', '66.00', 'R.P.T.P. Science School , V. V. nagar , Anand (Gujarat)', '2011', 'Percentage', 'C.K. pithawala College of engineering , Surat  (Gujarat)', '73.33', 'Veer Narmad South Gujarat University', 'Percentage', 'Parul Institute Of Engineering and Technology , Vadodara  (Gujarat)', '76.60', '2013', 'Gujarat Technological University', '', '', '1', '0', '2015', '6', 2, 2, 'paek4ai5', 'Seeking an entry level position in ASIC Physical Design domain which allow me to exercise & expand my skills and exposure to advance technologies. ', '', '', '0', '', '', '', '1ADADB263519', '1000', 'Study & Design of 8 - bit Microcontroller using VHDL and Implementation on FPGA (Spartan-3E) board.', 'Design & implementation of 8-bit processor having  specification of 8 bit ALU, 4KB ROM , 128 bytes of RAM with Instruction decoder and control unit .', 'Xilinx 12.4 (RTL design ),\r\nModel sim 6.3f & Isim (inbuilt simulator in Xilinx 12.4),\r\nFPGA Spartan (xc3s500fg320) Board.', 'To design clock divider block during RTL design phase and its interface with the rest of the design \r\nDesign core logic for control unit and instruction decoder  \r\nDuring FPGA implemenation phase : dumping individual module on fpga board with clock syn', 'Comparative Study of Speech Recognition system using HMM & GMM model', 'Speech recognition engine using HMM  and GMM models in which training and testing has been done by using a database of 20 words spoken by 80 different speakers , which was  implemented on TMS320C6713 DSK board. ', 'MATLAB simulator,\r\nCCS studio for DSP processor,\r\nTMS320C6713 DSK board.', 'To design MFCC module for extracting vocal information in post HMM and GMM phase \r\nDesigning a statistical model which discards silence or pause part and allow only voice samples for extraction \r\nDumping DSP processor board for real time implementation', '1ADADB263519', '', '', '202', 'B-1 nand park apartment', 'ankur society , A.K. Road ', 'Gujarat', 'Yes', '', 'Gujarat', 'Gujarat', '0', '1979DSC_0261nnnnnn(1).jpg', 'Experience', '1', NULL, 'RV-VLSI Design Center , Bangalore ', 'Trainee - ASIC Physical Design Engineer ', 'NA', 'Bangalore', 'Physical Design Engineer ', 'As Per Market', 'India , USA', ' ', ' ', '0', '2015-07-27 11:16:07', '0000-00-00 00:00:00', 'Yes', 'No', '2015', '3', '0'),
(1983, 'Siddheswar', 'Jamkhandi', 'sidnikj@gmail.com', '9844460366', 'Belgaum', '590016', 'India', 'Karnataka', '1990-04-18', 'Malappa', 'Male', 'English, Kannada, Hindi, Marathi', 'Indian', '2006', 'Percentage', '89.6', 'St. Xavier&#39;s High School Belagum', '2008', 'Percentage', '87.5', 'Raja Lakhamangouda PU College Belgaum', '2012', 'Percentage', 'KLS Gogte Institute of Technology Belgaum', '71.48', 'Visvesvaraya Technological University Belgaum', '', '', '0', '', '', '', '', '1', '0', '2015', '6', 2, 0, 'ohcieth9', 'Looking for an opportunity to work as a physical design engineer to improve my current skills and challenge my abilities in ASIC Physical Design Field', '', '', '0', '', '', '', '1ADADB263528', '1', 'Basic infrastructure for implementation of Common Mobility Card using mbed technology', 'Using mbed microcontrollers (NXP LPC 1768) and  RFID tags to swipe in and out of stations at entrance and exit barricades, making it cashless.', 'Microcontroller (NXP LPC 1768)  Ethernet protocol and  RFID tags. Maintained a database for storing transactions by users using MYSQL.', 'Providing solutions to all possible usage factors and potential loop holes', '', '', '', '', '1ADADB263528', '', '', 'Plot no : 1465', 'Near Uday School', 'Ramtirth Nagar', 'Belgaum', 'Yes', '', '', 'Karnataka', '0', '', 'Fresher', '', NULL, 'NA', 'NA', 'NA', 'NA', 'NA', 'NA', 'NA', ' ', ' ', '0', '2015-07-27 14:37:05', '0000-00-00 00:00:00', 'Yes', 'No', '', ' ', '0'),
(1984, 'Mrinal ', 'Pandey', 'mrinalpandey11@gmail.com', '8123113413', 'Bangalore', '560102', 'India', 'Karnataka', '1990-07-07', 'Dr. P C Pandey', 'Female', 'English,Hindi', 'Indian', '2005', 'Percentage', '74.2', 'Maria Assumpta Convent School, Kashipur, Uttarakhand', '2007', 'Percentage', '83.2', 'Maria Assumpta Convent School, Kashipur, Uttarakhand', '2011', 'Percentage', 'Graphic Era Institute of Technology, Dehradun', '70.78', 'Uttarakhand Technical University, Dehradun, Uttarakhand', 'Percentage', 'Banasthali Vidyapith, Newai, Rajasthan', '73.4', '2014', 'Banasthali Vidyapith, Jaipur Rajasthan', '', '', '1', '0', '2015', '6 months', 2, 999, 'am89#', 'To work with full dedication and to attain a responsible position in a professionally driven organization in the field of VLSI design.', '', '', '0', '', '', '', '1ADADB263518', '1', 'Radio Frequency Identification (RFID) based attendance cum security system', 'I', 'yet', 'yet', 'Design of SPAD (Single Photon Avalanche Diode) based on commercial CMOS process using public domain IC design tool.', 'Performed Layout designing,  Simulation study of various SPAD structures on the IC design tool.\r\nStudy has been carried out with a standard board consisting of THS4303 amplifier to read the SPAD signals.\r\nAchieved an optical gain maximum of ~(4x10e+4).', 'Public domain IC design tool in standard 0.35 um CMOS technology.', 'The highest electric field present at the peripheral of the junction instead of the active area of the device.\r\nAchieving a sharp transition in reverse I-V characteristic of the device.\r\nThe gain of device was not enough for single photon detection.', '1ADADB263518', '', '', 'B-104', 'ND OLIVA Apartment', 'Somsundrapalya HSR Layout Sector-2', 'Bageshwar, Uttarakhand', 'Yes', '', 'Rajasthan', 'Uttarakhand', '0', '198401.JPG', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' VLSI Design', '0', '2015-07-27 14:52:43', '2015-08-01 05:00:00', 'No', 'No', '', ' ', '0'),
(1986, 'Komal', 'Patidar', 'komalpatidar79@gmail.com', '7795524767', ' Hyderabad', '502032', 'India', 'Telangana', '1990-02-07', 'Sunil Patel', 'Female', 'English, Hindi, Marathi, Gujarathi', 'Indian', '2006', 'Percentage', '68.26', 'New English Medium School Jalgaon', '2009', 'Percentage', '73.09', 'Shri. Gulabrao Deokar College of Polytechnic, Jalgaon', '2012', 'Percentage', 'Khandesh College of Engineeirng', '62.13', 'North Maharashtra University, Jalgaon', '', '', '0', '', '', '', '', '1', '0', '2015', '19th march 2015 - 19th september 2015', 2, 0, 'matoshree07', 'Seeking challenging assignments in a  VLSI company where the best of my abilities are used for meeting professionals as well as personal goals. ', '', '', '0', '', '', '', '1ADADB263515', '1000', 'Virtual Mouse', 'The proposed project to design a glove that allows a user to control the mouse pointer on a Windows XP personal computer with simple finger movements', 'Microsoft Visual Studio', 'Found difficulty in starting to understand the Visual Basic coding.\r\nFacing problems while minimizing the area size of circuit.\r\n', '', '', '', '', '1ADADB263515', '', '', 'House no. 487', '3rd floor, Old MIG, Phase 1, BHEL', '', 'Jalgaon', 'Yes', '', '', 'Maharashtra', '0', '', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-07-27 15:22:03', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '0'),
(1989, 'Pavithra', 'S', 'pvtra.s@gmail.com', '8050077997', 'bangalore ', '560034', 'India', 'Karnataka', '1988-05-26', 'Shankraiah', 'Female', '', 'Indian', '2003', 'Percentage', '85.76', 'Sri Adichunchanagiri English High School', '2005', 'Percentage', '87.83', 'Jagadguru Sri Kodimutt Pre University College ', '2009', 'Percentage', 'Dr.Ambedkar Institute of Technology', '70.6', 'VTU', 'CGPA', 'National Institute of Technology Karnataka - Surathkal', '7.06', '2011', 'NITK', '', '', '1', '0', '2015', '6 months', 2, 2, 'aenoo4vu', 'Looking for a job opportunity as a physical design engineer, that allow me to work for latest technology nodes.', '', '', '0', '', '', '', '1ADADB263520', '1', 'Designing and Implementation of DCTQ processor on FPGA', 'In this Project, the Discrete Cosine Transform and quantization (DCTQ) algorithm was developed in verilog language and implemented on FPGA.', 'Xilinx, Modelsim', 'understanding DCTQ algorithm\r\nlearning Verilog coding', 'Forward Backwards adaptive predictors and its application in Active Noise Control.', 'developed a novel structure for feedback active noise control using forward backward adaptive predictors', 'MATLAB', 'understanding the concept of Active Noise Control\r\nunderstanding adaptive algorithms ', '1ADADB263520', '', '', '', 'H.no. 604, 2nd cross, ', '16th main, 3rd block, kormangala', 'Arsikere', 'Yes', '', 'Karnataka', 'Karnataka', '0', '', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-07-27 16:50:18', '2015-08-04 00:00:00', 'Yes', 'No', '', ' ', '0'),
(1990, 'byna', 'kaushik', '%b26_%', '9791207923', 'hyderabad', '524121', 'India', 'Andra Pradesh', '1992-06-25', 'B.Mallikarjunarao', 'Male', 'English, Tamil, Telugu', 'Indian', '2008', 'Percentage', '65', 'RAVINDHRA BHARATHI', '2010', 'Percentage', '78', 'KRISHNA CHAITANYA JUNIOR COLLEGE', '2015', 'CGPA', 'JAYA ENGINEERING COLLEGE', '6.3', 'ANNA UNIVERSITY', '', '', '0', '', '', '', '', '1', '0', '2015', '6', 2, 0, 'kaushik@b', 'As a fresher, my objective is to join a reputed organization to use my knowledge and skills for the growth of the organization and enhance my skills.', '', '', '0', '', '', '', '1ADADB263507', '1000', 'Network Time Display', 'The project is to hold time and reduce the timing losses while transferring network packet distributed by Timing Station from one location to another ', 'Using C Concepts in a microcontroller ', 'Learning c and c++  from scratch,Understanding programs in the script ', '', '', '', '', '1ADADB263507', '', '', 'D2-42, DRDL colony,', 'sullurpeta, nellore', '', 'nellore', 'Yes', '', '', 'TAMIL NADU', '0', '', 'Fresher', '0', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-07-27 16:50:28', '2015-08-01 05:00:00', 'No', 'No', '', ' ', '0'),
(1991, 'Anjana', 'N S', 'anjana.murthy89@gmail.com', '9538315239', 'Bangalore ', '560061', 'India', 'Karnataka', '1989-10-19', 'N. Sathyanarayana Murthy', 'Female', '', 'Indian', '2005', 'Percentage', '90.24', 'Sri Vani Education Center', '2007', 'Percentage', '72.3', 'Karnataka Lingayat Education Society', '2011', 'CGPA', 'Nitte Meenakshi Institute Of Technology', '8.06', 'Affilated to VTU', 'CGPA', 'Amrita College Of Engineering', '6.9', '2013', 'Amrita Vishwavidhyapeetam', '', '', '1', '0', '2015', '6', 2, 999, 'anj!@#$ana', 'To apply the skills attained in VLSI domain to achieve the business goals, to acquire knowledge  and gain experience to face new technical challenges.', '', '', '0', '', '', '', '1ADADB263503', '1', 'Synchronous Design of Additional Pulse Command Logic using FPGAs for Space Craft Applications ', 'Capturing design requirements, implementing synchronous FPGA design using VHDL coding and simulation on Modelsim\r\nCreating Test Bench for the DUT and porting the design to FPGA and testing the logic design card.\r\n', 'Modlsim \r\nXilinx ISE was used for synthesis\r\nAltera FPGA was used', 'After synthesis challenges were found while testing the design on a FPGA', 'Unified Systolic Array Architecture of 1D DFT and 2D DFT for Signal/Image Processing Applications', 'Using the triple matrix product algorithm,1D-DFT and 2D-DFT systolic architecture has been developed. N-point can be a non power of 2.\r\n\r\nBoth the structures have been mapped on a single architecture to form a unified systolic architecture which gives both 1D DFT and 2D DFT at the output according to the requirement of the application.\r\n\r\nSimulation results of proposed 1D-DFT and 2D-DFT architecture were obtained as using Model-Sim.\r\n\r\n Synthesis results have been obtained using device Vertex-5(', 'ModelSim was used for simulation\r\nXilinx ISE was used for synthesis', 'Challenges were encountered while optimizing the design i.e recoding for the design and choosing a better FPGA in Xilinx which uses the less number of resources', '1ADADB263503', '', '', '#53,  Savithru Krupa, ', '5th Main, Opposite Patallamma Temple ', 'BSK 5th Stage, Uttarahalli Kengeri Main Road', 'Bangalore ', 'Yes', '', 'Tamil Nadu', 'Karnataka', '0', '1991DSC_1301-3.JPG', 'Fresher', '1', NULL, '-', '-', '-', '-', '-', '-', '-', ' ', ' VLSI DESIGN', '0', '2015-07-27 16:51:03', '0000-00-00 00:00:00', 'Yes', 'No', '2013', '9', '0'),
(1992, 'SANTHOSH ', 'A V', 'avsanthosh16@gmail.com', '9567256365', 'KANNUR', '670307', 'India', 'Kerala', '1990-11-03', 'M P KARUNAKARAN  NAMBIAR', 'Male', 'ENGLISH,MALAYALAM,HINDI', 'Indian', '2005', 'Percentage', '71.31', 'GOVT. HIGH SCHOOL KOROM', '2007', 'Percentage', '64.33', 'GOVT. HIGHER SECONDARY SCHOOL KOROM', '2014', 'Percentage', 'SREE NARAYANA GURUKULAM COLLEGE OF ENGINEERING', '62', 'MAHATHMA GANDHI UNIVERSITY', '', '', '0', '', '', '', '', '1', '0', '2015', '6 months', 2, 0, '9387167206', 'To work in VLSI Domain where performance is rewarded with new responsibilities and to grow along with the organization', '', '', '0', '', '', '', '1ADADB263526', '1', 'Wireless Energy Meter', 'Wireless transmission of data helps to automate the present energy meter reading and can regulate the energy consumption during peak hours.', 'MP LAB software for coding, Hi-Tech C Compiler for code compiling. Hardware used : PIC 16F884,energy meter,Zig Bee module,LCD display,RTL DC 1307.', 'Microcontroller coding for the design was a big challenge for me.', '', '', '', '', '1ADADB263526', '', '', '', 'MUTHIYALAM,KOROM (P.O)', 'PAYYANUR (VIA)', 'PAYYANUR', 'Yes', '', '', 'KERALA', '0', '1992my photo.jpg', 'Fresher', '0', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-07-27 16:52:53', '2015-08-03 00:00:00', 'No', 'No', '', ' ', '0'),
(1993, 'Pusapati', 'Sruthi', 'sru11293@gmail.com', '9916439847', 'Bangalore-71', '560071', 'India', 'Karnataka', '1993-02-11', 'P.Srinivasa Rao', 'Female', 'English.Telugu,Hindi,Kanada', 'Indian', '2008', 'Percentage', '68(CBSE)', 'KV NAL', '2010', 'Percentage', '73(CBSE)', 'KV NAL', '2014', 'Percentage', 'South East Asian college of engineering and technology', '68', 'Vishvesvaraya Technological University', '', '', '0', '', '', '', '', '1', '0', '2015', '6', 2, 0, 'sruthisru', 'To become one of the best full custom layout engineers working on present as well as advanced process nodes.', '', '', '0', '', '', '', '1ADADB263529', '1001', 'DESIGN TO TEST SUBSYSTEM OF DATA HANDLING REMOTE TERMINAL (DHRT) USING FPGA WITH THE IMPLEMENTATION OF MIL STD 1553B INTERFACE.', 'It is working reference for testing of subsystems( telemetry, telecommanding,BDH signals,AOCE) of satellite using fpga which is configured using VHDL.', 'Software tool used was Modelsim from Mentor Graphics for VHDL programming ', 'Generation of 40KHz clock was little challenging for storage and playback subsystem.', '', '', '', '', '1ADADB263529', '', '', '1E-201', 'ISRO DOS Quaters', 'Domlur', 'Kavali,AP,India', 'Yes', '', '', 'Karnataka', '0', '', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-07-27 17:30:03', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '0'),
(1994, 'USHA', 'KALLANAGOUDAR', 'ushakallanagoudar@gmail.com', '9480180600', 'Hubli', '580031', 'India', 'Karnataka', '1990-06-21', 'KALLANAGOUDA', 'Female', '', 'Indian', '2006', 'Percentage', '79.2', 'Kittur rani chennamma residential school for girls, Kittur', '2008', 'Percentage', '52', 'Shree Manjunatheshwara  pre-University science College,Dharwad ', '2012', 'CGPA', 'B.V.Bhoomaraddi college of Engineering & Technology,Hubli', '7.43', 'Visvesvaraya technological university,Belgaum', 'CGPA', 'B.V.Bhoomaraddi college of Engineering & Technology,Hubli', '8.79', '2014', 'Visvesvaraya technological university,Belgaum', '', '', '1', '0', '2015', '6 Months', 7, 999, 'intel', 'To work in VLSI Domain where performance is rewarded with new responsibilities with knowledgeable environment and to grow along with the organization ', '', '', '0', '', '', '', '1ADADB263531', '1001', 'GPS & GSM based vehicle tracking system.', 'The key feature of the project is to locate the position of the vehicle in terms of lattitude and send SMS to the user upon request.   ', 'GPS & GSM  Modems,Microcontroller(8051), MAX232 serial communication,LCD display.\r\nKeil,Google Earth.', 'Understanding the functional operation of GPS and GSM Modems.', 'Design of 10 bit current steering Digital to analog converter with segmented architecture & differential current outputs using 0.6um CMOS Technology.', 'Current steering DAC sums current from current sources according to digital input and they are connected to output node via MOS switches which intern are controlled by binary inputs. ', 'Cadence:Virtuoso schematic and layout editor, Spectre simulator.', '1.Designing the Bandgap reference circuit with temperature coefficient of 11ppm/degree centigrade.\r\n2.Making the BGR stable to drive large load.\r\n3.Integrating 256 current cells into single block called current cell Matrix.', '1ADADB263531', '', '', '41/A,Ramakrishna housing society,', 'Shirur park,1st phase,', 'Vidya Nagar,', 'GADAG', 'Yes', '', 'karnataka', 'karnataka', '0', '1994image4.jpg', 'Fresher', '0', NULL, '', '', '', '', '', '', '', ' ', 'VLSI Design & Testing', '0', '2015-07-27 17:37:54', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '0'),
(2115, 'SIDDARTH ', 'M', 'siddarthm.128@gmail.com', '9481830699', 'Mysuru', '570017', 'India', 'Karnataka', '1992-08-12', 'K MURALIMOHAN', 'Male', '', 'Indian', '2008', 'Percentage', '85.2', 'ATOMIC ENERGY CENTRAL SCHOOL', '2010', 'Percentage', '60.8', 'KENDRIYA VIDYALAYA ,MYSORE', '2014', 'Percentage', 'NIE INSTITUTE OF TECHNOLOGY', '63.5', 'VISHVESHRAYA TECHNICAL UNIVERSITY', '', '', '0', '', '', '', '', '1', '0', '2015', '4', 3, 0, 'sidd@125xcd', 'corelate my theoretical knowledge with real time application thus learning as an individual and in turn assisting the organization or company to grow.', '', '', '0', '', '', '', '1ADEMSB090807', '2', 'Design and implementation UAV based explosive detection and surveillance', 'Fast and quick response can be achieved.Not terrain dependent like the present detection euipments.Ease,automated control and large load is possible', 'Arduino programming and boards was used for designing the Unmanned aerial vehicle . Atmega250 microcontroller was used for the detection circuit', 'Physical design of the UAV .Interfacing the flight board and detection circuit .Locating and utilising the resources.Aquiring the required sensor.', '', '', '', '', NULL, '', '', '22', 'RMP Layout Vijaynagar 4th stage 2nd phase', '', 'PALAGHAT', 'Yes', '', '', 'KARNATAKA', '0', '', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-08-02 08:46:34', '2015-08-01 05:00:00', 'No', 'No', '', ' ', '0'),
(2134, 'jyotsna', 'adari', 'jyotsna.adari@gmail.com', '8465968184', 'VISAKHAPATNA', '530009', 'India', 'Andra Pradesh', '1992-01-05', 'A.N.S.Satyanarayana', 'Female', 'ENGLISH,TELUGU,HINDI', 'Indian', '2015', 'Percentage', '89.8', 'RAMAKRISHNA PUBLIC SCHOOL', '2015', 'Percentage', '92.6', 'SRI CHAITANYA ', '2015', 'Percentage', 'VIGNAN&#39;S COLLEGE OF ENGINERING FOR WOMEN', '77.8', 'JNTU KAKINADA', 'CGPA', 'GITAM UNIVERSITY', '8.19', '2015', 'GITAM UNIVERSITY', '', '', '2', 'GITAM UNIV', '2015', '12 MONTHS', 2, 12, '8465968184', '', '', '', '0', '', '', '', '', '4', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, 'DRDO', 'HYDERABAD', '58-16-106', 'AMBEDKARNAGAR', 'N.A.D KOTHA ROAD', 'VISAKHAPATNAM', 'Yes', '', 'ANDHRA PRADESH', 'ANDHRAPRADESH', '0', '2134joshi picoo.jpg', 'Fresher', '', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, ' ', ' ', '0', '2015-08-03 09:47:27', '0000-00-00 00:00:00', NULL, 'No', NULL, NULL, '0'),
(2124, 'PRADEEP', 'T', 'pradeept2203@gmail.com', '9486619011', 'Vellore', '632503', 'India', 'Tamilnadu', '1987-03-22', 'Thangarajan S', 'Male', 'English, Tamil, Kannada', 'Indian', '2002', 'Percentage', '53.45', 'Vedanikethan Matriculation Higher Secondary School', '2004', 'Percentage', '67.41', 'Sri Ramakrishna Matriculation Higher Secondary School', '2008', 'Percentage', 'Arulmigu Meenakshi Amman College of Engineering', '64', 'Anna University Chennai', 'Percentage', 'B.S.A. Crescent Engineering College', '66', '2010', 'Anna University Chennai', '', '', '0', '0', '2015', '', 2, 999, 'thakam@22', '', '', '', '0', '', '', '', '', '1', 'Highway traffic patroller using Embedded System.', 'It measures the speed of the vehicle; Tells the directions of the highway to avoid sudden turnings and makes an alarm.', 'Embedded System', 'speed of the vehicle, sudden turnings', 'Facial recognition using modified PCA algorithm with global and local classifiers', 'It is based on extracting the dominating features of a set of human faces because of the use of the dominant features the recognition accuracy is high and has better discriminatory power. It also recognizes low contrast images.', 'MATLAB', 'Features classification and extraction', NULL, '', '', 'NO.17/2B', 'Jagannatha swami koil st', 'Arcot', 'Bangalore', 'Yes', '', 'Tamilnadu', 'Tamilnadu', '0', '2124Photograph.jpg', 'Experience', '4', NULL, 'Ranippettai Engineering College', 'Assistant Professor', '2.75', 'Vellore', 'Trainee Engineer', '3.5', 'Chennai, Bangalore', ' ', ' Communication Systems', '0', '2015-08-02 18:47:33', '0000-00-00 00:00:00', 'No', 'No', '2011', '3', '0'),
(1996, 'HemaSaranya', 'Sanagavarapu', 'hemasaranya573@gmail.com', '9686753322', 'Bangalore', '560076', 'India', 'Karnataka', '1991-01-02', 'Rambabu S', 'Female', 'English,Telugu,Hindi', 'Indian', '2006', 'Percentage', '72.66', 'Haritha Bala Kuteer', '2008', 'Percentage', '84.50', 'Sri Chaitanya Jr.College', '2012', 'Percentage', 'Kotthamasu sambasivarao and Saraswathamma Women&#39;s Engineering College', '73.39', 'Jawaharlal Nehru Technological University Kakinada', '', '', '0', '', '', '', '', '1', '0', '2015', '6 months', 2, 0, '!meenakshi1', 'To achieve excellence in working as Mask Layout engineer offering technical support and solutions for achieving business results where my challenging quests are used to maximize growth of the organization.', '', '', '0', '', '', '', '1ADADB263516', '1001', 'Radio Frequency Identification (RFID) system BASED ATTENDANCE SYSTEM', 'RF-ID system uses radio waves to retrieve attendance from a device called a tag or transponder produces the attendance reports in required format.\r\n', 'PHILLIPS 8051 micro controller, LCD Display unit, NV memory, RS-232 Serial Communicator, and associated circuitry.\r\nKEIL Compiler Software.\r\n', 'Study of PHILLIPS 8051 micro Controller and understanding its register programming model.\r\nUnderstanding of LCD Display, NV memory, RS 232 Serial Communicator.\r\nStoring the reports into a PC through RS-232 serial port.', '', '', '', '', '1ADADB263516', '', '', '', '#28/A, 5th main , 18th cross', 'NS Palya', 'Machilipatnam,(A.P)', 'Yes', '', '', '', '0', '', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-07-27 18:34:58', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '0'),
(2088, 'NIRMALA', 'B', 'nirmalab18@gmail.com', '9738932076', 'BANGALORE', '560079', 'India', 'Karnataka', '1988-04-18', 'R BALASUBRAMANYA', 'Female', '', 'Indian', '2004', 'Percentage', '87.63', 'St Ann&#39;s High School', '2006', 'Percentage', '69', 'Sheshadripuram Composite Pre University College', '2010', 'Percentage', 'SJBIT', '65.39', 'VTU', '', '', '0', '', '', '', '', '1', '0', '2015', '4', 3, 0, 'nimmuachub', '', '', '', '0', '', '', '', '1ADEMSB090805', '2', 'EVALUATION OF LIGHTNING ARRESTERS', 'Project done at CPRI, BANGALORE.\r\n\r\nEvaluation of performance characteristics of Distribution Class Lightning Arresters by performing various TYPETEST\r\n', 'PSPICE-SOFTWARE USED', 'Simulating the performance characteristics using PSPICE software as it is a little difficult to replicate the exact values obtained during testing.', '', '', '', '', '1ADEMSB090805', '', '', '55', '5th Main, 1st Cross,', 'D R Nilaya, H V R Layout', 'BANGALORE', 'Yes', '', '', 'KARNATAKA', '0', '', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-08-01 11:46:23', '2015-08-01 05:00:00', 'No', 'No', '', ' ', '0'),
(2089, 'Arpitha', 'T C', 'arpithatc@gmail.com', '9742661213', 'Bangalore', '560056', 'India', 'Karnataka', '1990-08-21', 'Chandrshekara T M', 'Female', 'English,Kannada,Hindi,Telugu', 'Indian', '2006', 'Percentage', '90.4', 'Sree Siddaganga High  school ,Davangere', '2008', 'Percentage', '76', 'STJ college,Davangere', '2012', 'Percentage', 'BIET ,Davangere', '75.5', 'VTU,Belgaum', 'Percentage', 'JSSATE,Bangalore', '79', '2014', 'VTU,Belgaum', '', '', '1', '0', '2015', '4', 7, 8, '@ppianibietit06', 'To seek an opportunity in order to gain functional experience, analytical skills and in turn make significant contributions to the organization. ', '', '', '0', '', '', '', '1ADEMSB090801', '2', 'Monitoring and Controlling of Industrial Parameters', 'In industrial machineries, monitoring and controlling the temperature and pressure is a critical task. A prototype model was developed for data acquisition of signals from temperature and pressure sensors. This system with closed loop feedback helps the main control unit to monitor and control the pressure and temperature. Hence assuring safety in the machineries.\r\n', 'Embebbed C', 'asdasd', ' An Android based application to detect Drowsiness and Rash driving ', 'Project deals with the design and development of a real time prototype system used to detect the drowsiness of the driver while driving and also to monitor rash driving. This model can be installed directly into the vehicle. ', 'Cubesuite+,Renesas Flash Programmer,eclipse\r\nRL78 Renesas controller', '', '1ADEMSB090801', '', '', '#144 ,', 'Mallathalli,Nagarbhavi,Bangalore', '', 'chitradurga', 'Yes', '', 'Karnataka', 'Karnataka', '0', '', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-08-01 11:48:17', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '0'),
(2092, 'B Vinutha', 'vinutha', 'bvinuthavinu787@gmail.com', '8050550799', 'Bangalore', '560019', 'India', 'Karnataka', '1988-07-11', 'B Bettaswamy', 'Female', 'English,Kannada', 'Indian', '2005', 'Percentage', '59.52', 'SKCH', '2007', 'Percentage', '43.66', 'Vijaya collage', '2012', 'Percentage', 'VKIT', '52', 'VTU', '', '', '0', '', '', '', '', '1', '0', '2015', 'Four months', 10, 0, 'bswamyvinu', '', '', '', '0', '', '', '', '1ADEMSB090802', '2', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '1ADEMSB090802', '', '', '49', 'First Main road', 'K.G.Nagar', 'Bangalore', 'Yes', '', '', 'Karnataka', '0', '', 'Fresher', '', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, ' ', ' ', '0', '2015-08-01 11:57:11', '2015-08-01 05:00:00', NULL, 'No', NULL, NULL, '0'),
(2001, 'Harshal', 'Sadrani', 'harshal.sadrani@gmail.com', '9066283789', 'bangalore', '560002', 'India', 'Karnataka', '1991-12-28', 'Narendrakumar Sadrani', 'Male', 'English, Hindi, Gujarati', 'Indian', '2007', 'Percentage', '79.60', 'Jawahar Navodaya Vidyalaya, Kodinar(Gujarat)', '2009', 'Percentage', '74.00', 'Jawahar Navodaya Vidyalaya, Kodinar(Gujarat)', '2013', 'CGPA', 'Shantilal Shah Engineering College', '7.26', 'GTU', '', '', '0', '', '', '', '', '1', '0', '2015', '6 months', 2, 0, 'ich8eepe', 'To work as VLSI/ASIC Design Engineer with urge to handle digital field and pursue a challenging career in Semiconductor development.', '', '', '0', '', '', '', '1ADADB263511', '1000', 'Implementation of software replaces mouse functionality with color markers and webcam', 'It can detect the hand gesture of user with color markers.', 'MATLAB and Opencv(with C++)', 'The challenge in proving the threshold color to the Opencv tool and to detect different users hand gesture. ', '', '', '', '', '1ADADB263511', '', '', '19, 2nd floor', '25th main, 3rd C cross', 'BTM 2nd stage ', 'Chalala, Gujarat', 'Yes', '', '', 'Gujarat', '0', '', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-07-27 21:25:55', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '0'),
(2002, 'Archana', 'Gowda', 'archanagowda27@gmail.com', '7259307711', 'Bangalore', '560095', 'India', 'Karnataka', '1989-07-15', 'Appaji Gowda N.R', 'Female', '', 'Indian', '2005', 'Percentage', '90', 'Poorna Prajna Education Centre', '2007', 'Percentage', '65', 'Aurobindo Pre University', '2011', 'Percentage', 'Adichunchanairi Institute Of Technology', '70', 'Visvesvaraya Technological University', '', '', '0', '', '', '', '', '1', '0', '2015', '6 ', 3, 0, '4ai07ee007', 'To make a career in the field of VLSI that provides the scope for continuous learning, growth, responsibility and ownership.', '', '', '0', '', '', '', '1ADADB263506', '1000', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '1ADADB263506', '', '', '362', ' 2nd B cross, 17th E-main', '5th Block, Koramangala', 'Bhadravathi', 'Yes', '', '', 'Karnataka', '0', '2002Photo.PNG', 'Experience', '3', NULL, 'NA', 'NA', 'NA', 'NA', 'NA', 'NA', 'NA', ' ', ' ', '0', '2015-07-27 21:45:45', '2015-08-03 00:00:00', 'No', 'No', '2015', '3', '0');
INSERT INTO `tbl_student` (`idstudent`, `firstname`, `lastname`, `email`, `mobile`, `city`, `pincode`, `country`, `state`, `dob`, `fathername`, `gender`, `languages`, `nationality`, `sslc_passoutyear`, `sslc_percentagetype`, `sslc_percentage`, `sslc_schoolname`, `puc_passoutyear`, `puc_percentagetype`, `puc_percentage`, `puc_schoolname`, `deg_passoutyear`, `deg_percentagetype`, `deg_schoolname`, `deg_percentage`, `deg_university`, `pg_percentagetype`, `pg_schoolname`, `pg_percentage`, `pg_passoutyear`, `pg_university`, `address`, `pgdip_percentagetype`, `pgdip_schoolname`, `pgdip_percentage`, `pgdip_passoutyear`, `pgdip_university`, `deg_department`, `pg_department`, `password`, `career_objective`, `phd_percentagetype`, `phd_schoolname`, `phd_percentage`, `phd_passoutyear`, `phd_university`, `phd_department`, `rvvlsiid`, `pgdip_coursename`, `deg_projectname`, `deg_projectdescription`, `deg_projecttools`, `deg_projectchallenges`, `pg_projectname`, `pg_projectdescription`, `pg_projecttools`, `pg_projectchallenges`, `resumeid`, `pgdip_otherschools`, `pgdip_otherschoolscity`, `addressdoorno`, `addresslineone`, `addresslinetwo`, `placeofbirth`, `eligibleIndianNationality`, `phd_state`, `pg_state`, `deg_state`, `pgdip_othercoursename`, `profilepic`, `experience`, `experience_years`, `status`, `current_company`, `current_designation`, `current_salary`, `current_location`, `expected_designation`, `expected_salary`, `expected_location`, `deg_othercoursename`, `pg_othercoursename`, `admission`, `created_date`, `updated_date`, `previousexp`, `placed`, `currentcompanyfromyear`, `currentcompanyfrommonth`, `ttp`) VALUES
(2004, 'HIMA ', 'C.V', 'cvhima31@gmail.com', '9488093481', 'Nagercoil', '629161', 'India', 'Tamilnadu', '1991-01-31', 'Vicraman C', 'Female', 'English, Tamil,Malayalam', 'Indian', '2006', 'Percentage', '90.4', 'Government Higher Secondary school, Arumanai', '2008', 'Percentage', '88.3', 'Sree Rama Krishna Bala Vidhya Matriculation Higher Secondary School, Kulasekharam.', '2012', 'CGPA', 'VINS christian college of Engineering, Nagercoil.', '8.44', 'ANNA University', 'CGPA', 'Sri Shakthi Institute of Engineering and Technology, Coimbatore.', '8.43', '2014', 'ANNA University', '', '', '1', '0', '2015', 'six months', 2, 999, 'eech4aw5', 'To obtain a position as a Physical Design Engineer which emphasizes growth, creativity, and analytical thinking. ', '', '', '0', '', '', '', '1ADADB263513', '1', 'Full rank spatial covariance model for reverberant audio source separation', 'Separation of noise signal from the original source signal in a reverberant environment. Accounts highly for echoic signals', ' Matlab 7.14', 'Corrrelating spatial clusters using codes and updating expectation maximization values were the notable challanges faced.', 'Physical design implementation of Leon processor', 'Design has 35k instances , four memory blocks and 1500 IO pins.', ' SoC Encounter', 'Timing closure and how to analyse timing report was the notable challanges faced.', '1ADADB263513', '', '', '9/88 PANCHAVADI', 'Thirparappu', '', 'Trivandrum', 'Yes', '', 'Tamil Nadu', 'Tamil Nadu', '0', '', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' VLSI Design', '0', '2015-07-27 22:14:23', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '0'),
(2022, 'Veerendra Babu', 'Dara', 'veerendra1028@gmail.com', '9640122333', 'Jayanagar,Bangalore,', '560041', 'India', 'Karnataka', '1990-08-28', 'Venkateswara Rao', 'Male', 'English & Telugu', 'Indian', '2005', 'Percentage', '71', 'Jai Hind Montessori (E.M) School', '2008', 'Percentage', '62', 'E.S.C. Govt Polytechnic College', '2011', 'Percentage', 'Mallareddy Institute Of Engineering & Technology', '61', 'Jawaharlal Nehru Technological University Hyderabad', 'Percentage', 'Sri Vasavi Institute of Engineering and Technology', '73', '2015', 'Jawaharlal Nehru Technological University Kakinada', '', '', '1', '0', '2015', '6', 2, 999, '9959921219', 'To build a long-term career with the cutting edge of technologies in VLSI industry as a chip designer.', '', '', '0', '', '', '', '1ADADB263509', '1', 'Design & Implementation of Low Power Tracking System Based on Gps/Gsm/Gprs.', 'An automotive localization and object detection system using GPS and GSM-SMS services.', 'GPS Receiver, GSM Module, PIC 16F877A Controller.', 'GPS Receiver gets the location information from satellites in the form of latitude and longitude. This system can be interconnected with the object. The Microcontroller processes this information and this processed information is sent to the predefined mobile number when an object occurred, as a short message (SMS).', 'Design & Implementation of Galois Field Based on AES-256 Algorithm for Optimized Cryptosystem.', 'It is an optimized composite field arithmetic based S-Box implemented in four stage pipeline SubBytes , Shiftrows, Mixcoloumns and Addround Key. Subbytes and InvSubBytes transformations are merged using composite field arithmetic.', 'ModelSIM & Xilinx ISE Simulator.', 'The implementation of low cost and high throughput AES-256 architecture.', '1ADADB263509', '', '', '1239, 32nd G cross,', 'Jayanagar 4th T block,', 'Near Sudarshan Vidya Mandir,', 'Machilipatnam', 'Yes', '', 'Andhra Pradesh', 'Telangana', '0', '2022veeru_photo.jpg', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' VLSI & SD', '0', '2015-07-28 18:06:09', '2015-08-05 00:00:00', 'No', 'No', '', ' ', '0'),
(2032, 'Sandeep', 'Srinivasa', 'sndps551@gmail.com', '8884691992', 'Bangalore', '560076', 'India', 'Karnataka', '1992-01-06', 'Srinivasa .R', 'Male', 'English,Telugu,Kannada,Hindi', 'Indian', '2008', 'Percentage', '71.4', 'Sindhi High School (C.B.S.E)', '2010', 'Percentage', '64.67', 'St.Joseph&#39;s P.U.College', '2014', 'Percentage', 'C.M.R INSTITUTE OF TECHNOLOGY', '61.21', 'Visvesvaraya Technological University', '', '', '0', '', '', '', '', '1', '0', '2015', '6 months', 3, 0, 'vikas8895', '', '', '', '0', '', '', '', '1ADADB63525', '1', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '1ADADB63525', '', '', 'No:130,Samrudhi', '2nd Stage,Anugraha Layout ', 'Bilkehalli', 'Hindupur', 'Yes', '', '', 'Karnataka', '0', '2032DSC_5097aa.jpg', 'Fresher', '', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, ' ', ' ', '0', '2015-07-29 10:39:34', '0000-00-00 00:00:00', NULL, 'No', NULL, NULL, '0'),
(2033, 'SHRUTHI', 'H', '%b26_%', '9591231032', 'Bengaluru', '560098', 'India', 'Karnataka', '1991-02-05', 'HAMPANNA G', 'Female', '', 'Indian', '2007', 'Percentage', '92.4', 'B.E.T Convent', '2009', 'Percentage', '80.83', 'SRI KUMARAN CHILDREN&#39;S HOME COMPOSITE PRE-UNIVERSITY COLLEGE', '2015', 'Percentage', 'DON BOSCO INSTITUTE OF TECHNOLOGY', '72.4', 'VISVESARAYA TECHNOLOGICAL UNIVERSITY', '', '', '0', '', '', '', '', '1', '0', '2015', '6', 5, 0, 'grin123', '', '', '', '0', '', '', '', '1ADADB263527', '1001', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '1ADADB263527', '', '', '34', '1st main, 3rd Stage, Gattigere Layout,  Near BEML Complex, ', 'Rajarajeshwari Nagar,', 'Davanagere', 'Yes', '', '', 'KARNATAKA', '0', '', 'Fresher', '', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, ' ', ' ', '0', '2015-07-29 10:41:26', '2015-08-01 05:00:00', NULL, 'No', NULL, NULL, '0'),
(2035, 'M', 'GOWTHAMI', 'gowthamisree1994@gmail.com', '9035046219', 'Bangalore', '560072', 'India', 'Karnataka', '1994-05-30', 'C P Muralidhar', 'Female', 'English,Hindi,Kannada', 'Indian', '2008', 'Percentage', '82.33', 'Siddhartha High School', '2010', 'Percentage', '81.5', 'krishna Teja Junior College', '2015', 'Percentage', 'Nandi Institute Of Technology And Management Sciences', '70.55', 'Visvesvaraya Technological University', '', '', '0', '', '', '', '', '1', '0', '2015', '6', 2, 0, 'Ganesha@143', 'Looking forward to work as a Full Custom Layout Engineer in a challenging environment to prove my potential & seeking to work on lower technology node', '', '', '0', '', '', '', '1ADADB263516', '1001', 'Driver Drowsiness Detection And Alerting System', 'The system involves a real-time driver fatigue monitor(RTOS) and had been validated under real life\r\nhuman fatigue conditions. Accident prevention', 'Raspberry Pi board(Model B),Linux OS,OpenCV.', '1.To build a system under Real time operating system.\r\n2.To validate under different real life human fatigue conditions like with/without glasses, with\r\ndifferent ethic backgrounds.\r\n3.To make the system reliable,compact,low cost and user friendly.', '', '', '', '', '1ADADB263516', '', '', '380', '10th Main Road,NGEF Layout,', 'Nagarbhavi', 'Tirupathi', 'Yes', '', '', 'Karnataka', '0', '', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-07-29 11:16:28', '2015-08-01 05:00:00', 'No', 'No', '', ' ', '0'),
(2174, 'MANJEET SINGH', 'SANKHWAR', 'manjeetsinghsankhwar@gmail.com', '8050543242', 'bangalore', '560015', 'India', 'Karnataka', '1986-09-13', 'mr. R.C.Sankhwar', 'Male', '', 'Indian', '2001', 'Percentage', '63.4%', 'Hind Convent higher secondary school bhopal (m.p)', '2003', 'Percentage', '68.2%', 'Hind Convent higher secondary school bhopal (m.p)', '2008', 'Percentage', 'uit-rgpv bhopal', '63.2', 'rgpv bhopal', 'CGPA', 'sgsits indore', '8.3', '2014', 'rgpv bhopal', '', '', '0', '0', '2015', '', 2, 6, 'MANJEETsingh', '', '', '', '0', '', '', '', '', '1', 'TRAIN AUTOMATION SYSTEM', 'IT WILL TELL THE PASSENGER  WHAT IS THE NEXT STATION COMING,,&  TRAIN CURRENT STATUS', '8051 MICRO CONTROLLER,', 'programming', 'The Design of Reversible Multiplier Using Ancient Indian Mathematics in Verilog HDL', '-Vedic multiplier is one such promising solution. Its simple architecture coupled with\r\nincreased speed forms an unparalleled combination for serving any complex multiplication\r\ncomputations. Tagged with these highlights, implementing this with reversi', '', '', NULL, '', '', '', 'jalahalli cross bangalore', '', 'kanpur (u.p.)', 'Yes', '', 'm.p.', 'm.p.', '0', '', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-08-04 19:01:42', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '0'),
(2176, 'pankaj', 'kumar', 'pankaj_kumardhn@yahoo.co.in', '7838425391', 'bangalore', '560078', 'India', 'Karnataka', '1987-12-03', 'late awadh  narayan lal das', 'Male', 'english hindi', 'Indian', '2002', 'Percentage', '45', 'rjhs keoti darbhanga bihar', '2005', 'Percentage', '53', 'mlsm college darbhanga bihar-', '2011', 'Percentage', 'bansal college of engineering', '61', 'rajeev gandhi technical university', '', '', '0', '', '', '', '', '0', '0', '2015', '', 2, 0, 'kuma123', '', '', '', '0', '', '', '', '', '1', 'servellnce system', 'this is major project', 'pcb design, pcb editer', 'hhh', '', '', '', '', NULL, '', '', 'no-123,', 'kadubishanauhalli', 'panthur road', 'darbhanga bihar', 'Yes', '', '', 'bhopal madhya pradesh', '0', '', 'Experience', '1', NULL, 'infosemi technology pvt ltd', 'asic design and verification engineer', '2.1', 'noida', 'verification engineer', '2.5', 'bangaluru', ' ', ' ', '0', '2015-08-04 20:05:40', '0000-00-00 00:00:00', 'No', 'No', '2014', '7', '0'),
(2177, 'sagar', 'patil', 'sagarpatil.558@gmail.com', '9742963199', 'bangalore', '560008', 'India', 'Karnataka', '1993-12-16', 'shrikant patil', 'Male', 'english, kannada, hindi', 'Indian', '2009', 'Percentage', '84', ' K.V MEG AND CENTER', '2011', 'Percentage', '79', 'K V MEG AND CENTER', '2015', 'Percentage', 'DAYANANDA SAGAR ACADEMY OF ECHNOLOGY AND MANAGEMENT', '76', 'VISVESVARAYA TECHNOLOGICAL UNIVERSITY', '', '', '0', '', '', '', '', '0', '0', '2015', '', 2, 0, 'candycrush', 'To jump start the career in an esteemed company where my skills and knowledge will be utilized and recognised.', '', '', '0', '', '', '', '', '1', 'SMART MOTOR CYCLE SECURITY SYSTEM', 'Our proposed system provides safety of the rider as well as security of the motorcycle. This system includes a helmet controlled safety system wherein the motorcycle ignition is enabled only when the helmet is put on and stand is removed. The system features include Global Positioning System, automatic head light control, speed caution and gear shift indicator. Such features serve as rider aids. The GPS tracker used in our system forwards the co-ordinates that indicate the current location of th', 'MPLAB, hercules, pygmap', 'The major challenges faced were\r\n1) Completion of the project within a small time frame.\r\n2) selecting the right components.\r\n3) learning softwares\r\n4) programming ', '', '', '', '', NULL, '', '', '21/2', 'yelamma koil street', '', 'belgaum', 'Yes', '', '', 'Karnataka', '0', '', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-08-04 20:21:38', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '0'),
(2178, 'Thennarasu', 'E', 'thennarasuece25@gmail.com', '8098067101', 'Bangalore', '560037', 'India', 'Karnataka', '1992-03-12', 'Elumalai G', 'Male', 'English,Tamil', 'Indian', '2007', 'Percentage', '68', 'st pauls high school', '2009', 'Percentage', '69', 'VDS Hr Sec School', '2014', 'CGPA', 'SKP Engineering College', '7', 'Anna University', '', '', '0', '', '', '', '', '0', '0', '2015', '', 2, 0, 'arasumsd', '', '', '', '0', '', '', '', '', '1', 'Imperfect Channel State prediction For OFDM System Using pilot symbol', '.    The optimization of pilot symbol parameters can improve the spectral of adaptive modulation for orthogonal frequency division multiplexing (OFDM)', 'Matlab', 'OFDM system for pilot symbol assisted adaptive modulation (PSAAM) technique used and maximizes spectral efficiency & prescribed BER (bit error rate).', '', '', '', '', NULL, '', '', '', 'devarbisnahalli,bangalore', 'Tiruvannamalai,Tamilnadu', 'Tiruvannamalai', 'Yes', '', '', 'Tamil Nadu', '0', '', 'Fresher', '', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, ' ', ' ', '0', '2015-08-04 20:55:49', '0000-00-00 00:00:00', NULL, 'No', NULL, NULL, '0'),
(2179, 'Prathibha ', 'S R', 'prathi52@gmail.com', '8151944422', 'Bengaluru', '560061', 'India', 'Karnataka', '1988-06-14', 'Rangashamaiah', 'Female', '', 'Indian', '2004', 'Percentage', '71.04%', 'M G M Girls High School Madhugiri', '2006', 'Percentage', '68.16%', 'Vivekananda P U College Tumkur', '2010', 'Percentage', 'CIT Gubbi ', '64.16%', 'VTU Belgaum', 'CGPA', 'SSIT Tumkur', '8.92', '2014', 'Siddhartha Academy of Higher Education', '', '', '0', '0', '2015', '', 2, 8, 'manasa1111sudha', 'To constantly progress towards objective-achievement and attain success in the corporate world through hard work, self-belief, and perseverance', '', '', '0', '', '', '', '', '1', 'Automated Petrol Bunk', 'The objective is to provide easy access and save time in the petrol bunk. As like ATM Card customer can use for filling the petrol by self. ', 'Microcontroller Assembly-8051,C / Prepaid Card,LCD,Keypad ', 'Faced challenge in conversion of assembly to C for the same program. ', 'Fully Pipeline Based High Performance Hardware implementation of Run-Time Loadable MIPS Soft-Core Processor', 'Soft core processor designed for real time application,five stage pipelining used to achieve performance like speed and time. Here directly download the machine code to make the run time processor.', 'Verilog, Assembly, PERL,Modelsim 10.c, Xilinx 14.2 / FPGA Spartan3 Kit, Connector', 'Conversion of assembly language into machine code is a challenge. Perl scripting  ', NULL, '', '', 'No. 166 Flat No A2 Thayappa Residency', 'Ashwathkatte Road', 'Opp to St. Dominic School Chikkalsandra', 'Tumkur', 'Yes', '', 'Karnataka', 'Karnataka', '0', '', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-08-04 22:14:10', '2015-08-04 00:00:00', 'No', 'No', '', ' ', '0'),
(2180, 'Jaee', 'Bonde', 'jaee_bonde@yahoo.com', '8275788813', 'Hinganghat', '442301', 'India', 'Maharashtra', '1991-04-21', 'Hemant', 'Female', 'English, Hindi, Marathi', 'Indian', '2007', 'Percentage', '89.38', 'St.John&#39;s High School', '2009', 'Percentage', '83.17', 'G.B M.M Junioe College of Science', '2013', 'Percentage', 'Sipna College of Engineering and Technology', '72.15', 'Sant Gadge Baba Amravati University', 'CGPA', 'Vellore Institute of Technology', '8.02', '', 'VIT University', '', '', '0', '0', '2015', '', 2, 12, 'aimbition', '', '', '', '0', '', '', '', '0', '1', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '', '', '', 'Master colony ', 'Yeshwant nagar', 'Nagpur', 'Yes', '', 'Tamilnadu', 'Maharashtra', '0', '218001 - Copy.jpg', 'Fresher', '', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, ' ', ' ', '0', '2015-08-04 23:22:32', '0000-00-00 00:00:00', NULL, 'No', NULL, NULL, '0'),
(2181, 'Sneha', 'Lanjekar', 'snehalanjekar2512@gmail.com', '8793395898', 'LANJA', '416701', 'India', 'Maharashtra', '1990-12-25', 'Suryakant Nana Lanjekar', 'Female', 'ENGLISH,HINDI,MARATHI', 'Indian', '2006', 'Percentage', '89.2', 'JAWAHAR NAVODAY VIDYALAYA RATNAGIRI', '2008', 'Percentage', '78', 'JAWAHAR NAVODAY VIDYALAYA RATNAGIRI', '2012', 'Percentage', 'RAJENDRA MANE COLLEGE OF ENGG. AND TECHNOLOGY', '71', 'MUMBAI', 'CGPA', 'VISVESVARAYA NATIONAL INSTITUTE OF TECHNOLOGY', '8.43', '2015', 'VNIT', '', '', '0', '0', '2015', '', 2, 12, 'gajvakra', 'To work with a firm wherein my skills would be enhanced and effectively utilized for the betterment of my\r\ncompany, myself and ultimately our society', '', '', '0', '', '', '', '', '1', 'Weather Monitoring using Zigbee Transceiver', 'Temperature, heat and light sensors are used to sense data and transfer the information wirelessly using zigbee transceiver. ', 'Modelsim', 'Weather change cause fluctuations in readings. ', 'Noise Analysis of Low current measurement Unit', 'Noise analysis of current measurement unit developed in our laboratory is done for low range current using different methods like Hidden Markov model and Empirical mode decomposition method.', 'MATLAB, MODEL SIM', 'Main challenge was to decide and estimate the parameters of Hidden Markov model from the measured current data samples collected from the current measurement unit.', NULL, '', '', 'AT/POST/TAL-LANJA', 'HOUSE NO.2434', 'ROHIDASNAGAR', 'Lanja ', 'Yes', '', 'Maharashtra', 'Maharashtra', '0', '', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-08-04 23:43:42', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '0'),
(2182, 'javed', 'qureshi', 'javed.qureshi009@gmail.com', '9602036684', 'Noida', '201301', 'India', 'Uttar Pradesh', '1992-11-22', 'Abdul Majid Qureshi', 'Male', 'English, Hindi', 'Indian', '2007', 'Percentage', '76.33', 'Govt. Sr. Sec. School, Udaipurwati', '2009', 'Percentage', '83.69', 'bhartiya Cent. Academy, Guda Gaurji, Jhunjhunu', '2014', 'Percentage', 'Maharshi Arvind Inst. of Engg. and Tech. Jaipur, Mansrovar', '70', 'Rajasthan Tech. Univ. Kota', '', '', '0', '', '', '', '', '1', '0', '2015', '6', 2, 0, 'javed009', 'To achieve position in organization to utilize my skills for the growth of industry and to enhance my working knowledge in VLSI Domain.', '', '', '0', '', '', '', 'Mohammed Javed Qureshi', '3', '1 Bit Error Detection and Correction through Hamming Code tech. (Using Velilog)', 'Whenever a message is transmitted then there are changes that it get scrambled by noise or data get corrupted then recover data in original form.', 'RTL Coding (Verilog/Verilog/VHDL) and RTL Precession tool', 'Complexity and Reliability', '', '', '', '', NULL, '', '', 'Trimula Apartment,', 'Nawada,Rashulpur', 'sect-62, B- Block', 'Udaipurwati', 'Yes', '', '', 'Rajasthan', '0', '2182PHOTO1.jpg', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-08-05 01:35:38', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '7'),
(2051, 'JITENDRA', 'PAL', 'jiten1113@gmail.com', '8546917150', 'BANGALORE', '560076', 'India', 'Karnataka', '1992-06-13', 'RAJKISHOR C PAL', 'Male', 'ENGLISH,HINDI,GUJARATI.', 'Indian', '2008', 'Percentage', '84.62', 'St BASIL SCHOOL, VADODARA', '2010', 'Percentage', '61.60', 'BARODA HIGH SCHOOL, VADODARA', '2014', 'CGPA', 'Valia Institute Of Technology', '7.69', 'GUJARAT TECHNOLOGICAL UNIVERSITY', '', '', '0', '', '', '', '', '1', '0', '2015', '4 MONTHS', 2, 0, 'jiten88664', 'My objective is to obtain a challenging job which helps me to utilize my skills for the Companyâ€™s profit & its growth.', '', '', '0', '', '', '', '1ADEMSB090803', '2', 'PREVENTION OF AUTOMATED TELLER MACHINE', 'WITH THE USE OF GSM MODULE, MICROCONTROLLER  AND REED SWITCH WE HAD MADE THIS PROJECT TO PREVENT THE ATM MACHINE.', 'KEIL IDE PLATFORM,89S52 MICROCONTROLLER, GSM SIM 300, REED SWITCH.', 'THE INTERFACING  BETWEEN GSM MODULE AND MICROCONTROLLER WAS BIT CHALLENGING.', '', '', '', '', '1ADEMSB090803', '', '', '', 'NEW SAI SAGAR PG 13/14, NEAR SHOOPER&#39;S STOP,', 'B.T.M 2nd STAGE.', 'UNNAO-KANPUR (U.P)', 'Yes', '', '', 'Gujarat', '0', '205185472_2.jpg', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-07-29 22:09:14', '2015-08-01 05:00:00', 'No', 'No', '', ' ', '0'),
(2132, 'Dhiraj', 'Patil', 'pdhiraj4@gmail.com', '9730412155', 'Palghar', '401502', 'India', 'Maharashtra', '1990-08-04', 'Arun', 'Male', 'English, Hindi, Marathi', 'Indian', '2005', 'Percentage', '75.33', 'RHSV Tarapur', '2008', 'Percentage', '78', 'BVP, Vasai', '2011', 'Percentage', 'RCOE', '70', 'Mumbai', 'CGPA', 'VJTI', '8.2', '2015', 'Mumbai', '', '', '0', '0', '2015', '', 2, 2, 'nano@123FUBAIFU', 'I aspire to join as an Engineer where I would be able to have a brilliant professional record and be helpful in the success of the organization.', '', '', '0', '', '', '', '', '1', 'Cell Phone Operated Robot with Device Control & Voice Acknowledgement', 'Cell Phone Operated Robot using DTMF with Device Control features & Voice Acknowledgement feedback', 'Micro-controller 8051 , Assembly , DTMF,  ', 'Micro-controller 8051 programming, Sensor interfacing', 'Design and Implementation of Multi Robot Communication and Trajectory Mapping for SWARM Robotics application', 'design and hardware implementation of robot for SWARM application using Arduino MEGA-2560. Robot follows the wall while continuously sending its co-ordinates to the base station. Base station or map monitor has PC with bluetooth link connected.', 'Arduino, Electronic Components, PCB, Microcontroller, Embedded Systems, Robotics, , Embedded C, I2C, Hardware Networking, Labview, Sensors, Motors, Digital Design, Analog Design, Robotic Painting, Assembly, Communication, Protocols, Zigbee, Bluetooth', 'Arduino, Electronic Components, PCB, Microcontroller, Embedded Systems, Robotics, , Embedded C, I2C, Hardware Networking, Labview, Sensors, Motors, Digital Design, Analog Design, Robotic Painting, Assembly, Communication, Protocols, Zigbee, Bluetooth', NULL, '', '', '336-B', 'Kudan, Panchmarg', 'Boisar (W)', 'Kudan', 'Yes', '', 'Maharashtra', 'Maharashtra', '0', '2132Dhiraj.jpg', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-08-03 00:35:08', '2015-08-03 00:00:00', 'Yes', 'No', '', ' ', '0'),
(2133, 'Amrita', 'Chattopadhyay', 'amrita.chatterjee.94@gmail.com', '7602760279', 'Kolkata', '700032', 'India', 'West Bengal', '1994-09-12', 'Chattopadhyay', 'Female', 'English,Bengali,Hindi', 'Indian', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '0', NULL, NULL, '', NULL, '0', '0', NULL, NULL, NULL, NULL, 'mgatetopper16', '', '', '', '0', '', '', '', '0', '', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '', 'Jadavpur', '', 'Kolkata', 'Yes', NULL, NULL, NULL, '0', '', 'Fresher', '', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '0', '2015-08-03 08:07:39', '0000-00-00 00:00:00', NULL, 'No', NULL, NULL, NULL),
(2135, 'DISHA', 'GOSWAMI', 'disha.goswami91@gmail.com', '9725631143', 'bangalore', '560034', 'India', 'Karnataka', '1991-09-23', 'MANOJ GOSWAMI', 'Female', 'English, Gujarati,Hindi', 'Indian', '2007', 'Percentage', '82.62', 'Durga Higher Secondary School', '2009', 'Percentage', '55.20', 'Durga Higher Secondary School', '2013', 'Percentage', 'Sabar institute of technology for girls', '70.40', 'Gujarat Technological University', 'CGPA', 'GTU PG SCHOOL', '8.10', '2015', 'Gujarat Technological University', '', '', '0', '0', '2015', '', 2, 8, 'Disha@9*90', 'To work as a VLSI / ASIC Verification / Design Engineer in an organization where I can utilize my technical skills for organizational development.', '', '', '0', '', '', '', '', '1', 'Intelligent Energy Saving System', 'To reduce the wastage of electricity ,Intelligent Energy Saving System project was proposed.', 'Keil ', 'Difficulties faced to programme the code .', 'Verification of AHB-DMA interface using SV UVM', 'I Carried out verification of AHB-DMA interface to check correctness of the design. Verification occurs in the early stage of design to ensure the functionality of such designs and time-to-market.', 'Mentor Graphics Questasim 10.0b', 'Make environment of proposed systemverilog environment.', NULL, '', '', '640,', '4th main street,', 'koramangala 3rd block', 'AHMEDABDA', 'Yes', '', 'Gujarat', 'Gujarat', '0', '2135disha.jpg', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-08-03 09:50:37', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '0'),
(2136, 'APARNA', 'GANDLA', 'aparnagandla@yahoo.com', '9490216446', 'secunderabad', '500010', 'India', 'Telangana', '1991-03-05', 'g. mallikarjun', 'Female', '', 'Indian', '2006', 'Percentage', '87', 'st anns high school bolarum', '2008', 'Percentage', '92', 'sri chaithanya jr college, ecil', '2012', 'Percentage', 'bhaskar engineering college', '78', 'jntuh', 'Percentage', 'vasavi engineering colleg3e', '72', '2014', 'osmania university', '', '', '0', '0', '2015', '', 2, 2, 'Jaiambegauri5', '', '', '', '0', '', '', '', '', '1', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '', '', '569 lalitha nilayam', 'sadar bazar', 'bolarum', 'hyderabad', 'Yes', '', 'Telangana', 'Telangana', '0', '2136ap fINE PHOTO.JPG', 'Fresher', '', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, ' ', ' ', '0', '2015-08-03 10:21:26', '0000-00-00 00:00:00', NULL, 'No', NULL, NULL, '0'),
(2168, 'hari', 'prasad', 'hariprasadjoshi15@gmail.com', '9036261048', 'bijapur', '586128', 'India', 'Karnataka', '1991-07-31', 'jagannathrao', 'Male', '', 'Indian', '2007', 'Percentage', '76', 'pscs english  medium school', '2012', 'Percentage', '67', 'bvvs polytechnic,bagalkot', '2015', 'Percentage', 'cambridge institute of technology, banglore', '55', 'VTU', '', '', '0', '', '', '', '', '0', '0', '2015', '', 2, 0, '9036261048', '', '', '', '0', '2015', '', '', '', '1', 'soldier tracking and health indication system using GPS and GSM', 'ensuring security for border and soldiers and also to monitor health condition of soldiers', 'ARM 7 and GSM & GPS moduls', 'exact  location of soldiers', '', '', '', '', NULL, '', '', '3202', 'omshanthi nagar', 'bijapur', 'sindagi', 'Yes', '', '', 'Karnataka', '0', '', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-08-04 11:50:35', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '0'),
(2137, 'dinesh', 'sahu', 'din1992ks@gmail.com', '8109441884', 'Bangalore', '560068', 'India', 'Karnataka', '1992-02-19', 'Nanki Dau Sahu', 'Male', 'English, Hindi', 'Indian', '2007', 'Percentage', '89.3', 'SSM sarsiwan', '2009', 'Percentage', '90.4', 'Shanti Niketan Bilaspur', '2014', 'CGPA', 'NIT Raipur', '9.31', 'NIT', '', '', '0', '', '', '', '', '2', '0', '2013', '2', 2, 0, 'sunshinesoon', '', '', '', '0', '', '', '', '', '999', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, 'IISc Bangalore', 'Bangalore', '', 'Near innovative multiplex', 'marathahalli', 'bhatgaon', 'Yes', '', '', 'chahhtisgarh', 'RTL Coding', '', 'Fresher', '', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, ' ', ' ', '0', '2015-08-03 12:16:44', '0000-00-00 00:00:00', NULL, 'No', NULL, NULL, '0'),
(2138, 'Jeevana', 'B', 'jeevanabg05@gmail.com', '9019156903', 'Bangalore', '560095', 'India', 'Karnataka', '1991-05-01', 'Bhaskar S', 'Female', '', 'Indian', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '0', NULL, NULL, '', NULL, '0', '0', NULL, NULL, NULL, NULL, 'Durga$1masti', '', '', '', '0', '', '', '', '0', '', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '', 'Kormangala', '', 'Shimoga', 'Yes', NULL, NULL, NULL, '0', '', 'Fresher', '', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '0', '2015-08-03 12:35:00', '0000-00-00 00:00:00', NULL, 'No', NULL, NULL, NULL),
(2139, 'SATYAJIT', 'DASH', 'dashsatyajit477@gmail.com', '8763234852', 'KHALLIKOTE', '761030', 'India', 'Odisha', '1994-05-16', 'KHITISH CHANDRA DASH', 'Male', 'English, Hindi, odia', 'Indian', '2009', 'Percentage', '86.5', 'S.M HIGH SCHOOL, KHALLIKOTE ', '2011', 'Percentage', '77.3', 'R.C.M SCIENCE COLLEGE, KHALLIKOTE', '2015', 'CGPA', 'NATIONAL INSTITUTE OF SCIENCE AND TECHNOLOGY, BERHAMPUR', '8.61', 'BIJU PATNAIK UNIVERSITY OF TECHNOLOGY', '', '', '0', '', '', '', '', '2', '90 ', '2015', '1', 2, 0, 'Computer16', 'To work in core company to utilise my knowledge and skills as well as development of the organisation.', '', '', '0', '', '', '', '', '999', 'Charge pump : Modeling and layout', 'Our aim is to design a charge pump using opamp which has a stable output and low power consumption and can be implemented in a PLL circuit.', 'Cadence design tool(software)', 'Minimising number of CMOS devices.\r\nGetting a stable output.\r\nLayout must be optimized.\r\nNo errors in corner analysis and Monte Carlo analysis.\r\nFixing w/l ratio of CMOS device and make sure all the transistors are operating in saturation region.', '', '', '', '', NULL, 'NATIONAL INSTITUTE OF SCIENCE AND TECHNOLOGY, BERHAMPUR', 'BERHAMPUR', '', 'AT RAGHUNATH NAGAR', 'PO KHALLIKOTE', 'KHALLIKOTE , GANJAM', 'Yes', '', '', 'ODISHA', 'Electronic design automation/cadence summer course ', '2139ies.JPG', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-08-03 12:37:06', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '0'),
(2140, 'Advaith ', 'P R', 'ramesh.advaith2@gmail.com', '9972118624', 'Bengaluru', '560097', 'India', 'Karnataka', '1992-01-09', 'Ramesh P G', 'Male', '', 'Indian', '2007', 'Percentage', '86.4%', 'Seshadripuram High School, Yelahanka', '2009', 'Percentage', '72.33%', 'MES BR Subba Rap PU Colege, Vidyaranyapura', '2013', 'Percentage', 'Sri Krishna Institute of Technology, Bengaluru', '73.58%', 'Visvesvaraya Technological University', 'Percentage', 'Nagarjuna College of Engineering and Technology, Bengaluru', '75.8%', '2015', 'Visvesvaraya Technological University', '', '', '0', '0', '2015', '', 3, 8, 'addynanochips92', '', '', '', '0', '', '', '', '', '1', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '', '', '104', '5th cross Maruthi layout MS Palya', 'Singapura main road Vidyaranyapura', 'Ananthapuram, AP', 'Yes', '', 'Karnataka', 'Karnataka', '0', '', 'Fresher', '', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, ' ', ' ', '0', '2015-08-03 12:37:59', '0000-00-00 00:00:00', NULL, 'No', NULL, NULL, '0'),
(2141, 'SWETA', 'BHURSE', 'bhurse.sweta@gmail.com', '9890275683', ' Bangalore', '560037', 'India', 'Karnataka', '1990-07-13', 'SHAMRAO', 'Female', 'ENGLISH, HINDI, MARATHI', 'Indian', '2006', 'Percentage', '90.80', 'JNV TALODHI(BAL.), CHANDRAPUR', '2008', 'Percentage', '89.60', 'JNV TALODHI(BAL.), CHANDRAPUR', '2012', 'Percentage', 'KITS, RAMTEK', '80.01', 'RTMNU', 'CGPA', 'VNIT, NAGPUR', '8.62', '2015', '', '', '', '0', '0', '2015', '', 2, 999, 'sai22301418', 'To work in a professional environment where i can explore and implement my skills and talent for the growth of the organization.', '', '', '0', '', '', '', '', '1', 'Subpower Allocation in OFDMA', 'We studied different algorithms used for sub power allocation in an OFDMA system. The power is distributed to each subcarrier in OFDMA system.', 'MATLAB', 'OFDMA is a multiple access scheme that provides multiplexing operation of data streams for multiple users onto downlink and uplink sub-channels. ', 'Process Simulation of various Gate Lengths Bulk FinFETs', 'The process simulation schemes for various gate length such as 22nm, 14nm, 10nm and 7nm FinFETs on bulk Si substrate are studied, from the viewpoints of device size scalability and short channel effect control.', 'The impact of major device parameters like performance of all gate length 3D Bulk FinFETs are analyzed with synopsys Sentaurus TCAD simulations. ', 'The FINFETs are likely to replace classical MOSFETs as active device in most of the circuits at low dimension regime. Although the unit process steps are same for these devices, process integration issues varies because of three dimensional structure', NULL, '', '', '', 'Nisheetha PG Hostel No 70,R J garden, Anand nagar, opposite to kalamandir ', 'Back side of dominos pizza, marathahalli,', 'MUL', 'Yes', '', 'MAHARASHTRA', 'MAHARASHTRA', '0', '', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' VLSI DESIGN', '0', '2015-08-03 12:43:44', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '0'),
(2142, 'Aman', 'Dalmia', 'amandalmia14@gmail.com', '7278963565', 'Kolkata', '700020', 'India', 'West Bengal', '1993-06-14', 'R.K.Dalmia', 'Male', 'English, Hindi, Bengali', 'Indian', '2009', 'Percentage', '83.4', 'Julien Day School', '2011', 'Percentage', '76', 'Julien Day School', '2015', 'CGPA', 'Haldia Institute of Technology', '8.39', 'West Bengal University of Technology', '', '', '0', '', '', '', '', '0', '0', '2015', '', 2, 0, 'Nirmala12$', 'Seeking a challenging Full-time opportunity that will utilize and enhance my knowledge and skills to solve complex problems in engineering.', '', '', '0', '', '', '', '', '1', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '', '', '', '18/b Ram Mohan Dutta Road', '1st Floor', 'Kolkata', 'Yes', '', '', 'West Bengal', '0', '2142Photo - Copy.bmp', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-08-03 12:57:33', '0000-00-00 00:00:00', 'Yes', 'No', '', ' ', '0'),
(2143, 'Ashok ', 'kumar K', 'kashokkumar3291@gmail.com', '9036117911', 'Bangalore', '560037', 'India', 'Karnataka', '1991-02-03', 'Kamatchi A', 'Male', '', 'Indian', '2006', 'Percentage', '91.8', 'M.S.P.Solai Nadar Memorial Higher Secondary School', '2008', 'Percentage', '80', 'M.S.P.Solai Nadar Memorial Higher Secondary School', '2012', 'CGPA', 'K.S.R.College of Engineering', '7.5', 'Anna University', 'CGPA', 'K.S.R.College of Engineering', '7.53', '2014', 'Anna University', '', '', '0', '0', '2015', '', 2, 2, 'Ashok@123', '', '', '', '0', '', '', '', '', '1', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '', '', '316,8th cross,', 'Sanjay nagar,opp(Brand Factory),', 'Marathahalli', 'Dindigul-Tamil Nadu', 'Yes', '', 'Tamil Nadu', 'Tamil Nadu', '0', '2143Picture 036 (1) - Copy.jpg', 'Fresher', '', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, ' ', ' ', '0', '2015-08-03 13:01:04', '0000-00-00 00:00:00', NULL, 'No', NULL, NULL, '0'),
(2144, 'B V S', 'Raghavendra Sarma', 'bvs.raghavan@gmail.com', '8551935106', 'Bangalore', '560068', 'India', 'Karnataka', '1991-05-21', 'B Venkata Subbaiah Sarma', 'Male', 'English, Telugu, Hindi', 'Indian', '2015', 'Percentage', '88.8', 'Aditya High School', '2015', 'Percentage', '94', 'Sri Chaitanya Junior Kalasala', '2015', 'Percentage', 'D V R College of Engineering and Technology', '79.51', 'JNTU Hyderabad', 'CGPA', 'NIT Surathkal', '8.32', '2014', 'National Institute of Technology Karnataka', '', '', '0', '0', '2015', '', 2, 12, '8551935106', '', '', '', '0', '', '', '', '', '1', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '', '', '', 'V P nilayam', 'maruthinagar 4th cross, madiwala', 'Proddatur', 'Yes', '', 'Karnataka', 'Andhra Pradesh', '0', '', 'Fresher', '', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, ' ', ' ', '0', '2015-08-03 13:32:01', '0000-00-00 00:00:00', NULL, 'No', NULL, NULL, '0'),
(2145, 'p', 'manmitha', 'manumanmitha430@gmail.com', '9014926507', 'pulivendula', '516390', 'India', 'Andra Pradesh', '1994-06-22', 'p ramachandra reddy', 'Female', 'english,hindi,telugu', 'Indian', '2009', 'Percentage', '81', 'gautham talent school,tirupathi.', '2011', 'Percentage', '80.3', 'sri chaitanya junior college,tirupathi.', '2015', 'Percentage', 'modugula kalvathamma institute of technology for women,rajampet', '72', 'jntua', '', '', '0', '', '', '', '', '0', '0', '2015', '', 2, 0, 'saimanu@430', '', '', '', '0', '', '', '', '', '1', 'design & implementation of apb bridge based on AMBA 4.0', '.The Bridge Provides an Interface between the High Performance AXI Bus &low-power APB domain. ', 'xilinx 13.0', 'we have done our project in a local  institute & we didnt got the output exactly.', '', '', '', '', NULL, '', '', '4-8-132/1', 'hp gas line,pulivendula,ysr(d).', '', 'pulivendula', 'Yes', '', '', 'Andra Pradesh', '0', '2145manmithaphoto.png', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-08-03 14:01:16', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '0'),
(2067, 'Mahesh', 'Ishwarappagol', 'maheshai.ece@gmail.com', '8147291060', 'Belgaum', '591243', 'India', 'Karnataka', '1990-07-21', 'Adiveppa', 'Male', '', 'Indian', '2006', 'Percentage', '83.20 %', 'K R Hukkeri high school Ghataprabha, Taluk : Gokak Dist : Belgaum ', '2008', 'Percentage', '64.33 %', 'J S S arts, commerce and science college Gokak, Taluk : Gokak Dist : Belgaum', '2012', 'Percentage', 'S G Balekundri Institute of Technology, Belgaum', '68.42 %', 'Visvesvaraya Technological University â€œJnana Sangamaâ€, Belgaum â€“ 590 018', 'Percentage', 'V.P. Dr.P.G.Halakatti College of Engineering and Technology, Vijayapur', '78.28 %', '2015', 'Visvesvaraya Technological University â€œJnana Sangamaâ€, Belgaum â€“ 590 018', '', '', '1', '0', '2015', '6 months', 2, 999, 'ishawarapplog', '', '', '', '0', '', '', '', '1ADADB263517', '1000', '89C51 based traffic density controller', 'The main aim of the project is to reduce and in fact eliminate the   traffic density problems especially in metropolitan cities during busy hours.', '89C51 microcontroller chip', 'The main aim of the project is to reduce and in fact eliminate the   traffic density problems especially in metropolitan cities during busy hours and development of traffic light control system.', 'An Efficient Design and Implementation of Securable RFID Tag-Reader Mutual Authentication Protocol', 'The main aim of the project is providing strong authentication to RFID systems and also provides more security with high-level privacy protection to the authorised user even though the distance between the tag and reader increases. ', 'Xilinx tool and FPGA board.', 'The main aim of the project is providing strong authentication to RFID systems and also provides more security with high-level privacy protection to the authorised user even though the distance between the tag and reader increases. ', '1ADADB263517', '', '', 'Yamakanmardi police quarters no: 3', 'Hattargi', 'Taluk : Hukkeri', 'Gokak', 'Yes', '', 'Karnataka', 'Karnataka', '0', '', 'Fresher', '', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, ' ', ' Microelectronics and control systems', '0', '2015-07-31 11:48:14', '0000-00-00 00:00:00', NULL, 'No', NULL, NULL, '0'),
(2119, 'AJITH KRISHNAN', 'VA', 'ajithkrishnanva@gmail.com', '9544151441', 'CHERTHALA', '688531', 'India', 'Kerala', '1990-12-02', 'ASHOKAN', 'Male', 'MALAYALAM,ENGLISH,THAMIL,HINDI', 'Indian', '2006', 'Percentage', '80', 'TDHS THURAVOOR', '2008', 'Percentage', '80', 'SCUGVHSS PATTANAKKAD', '2014', 'Percentage', 'GOVT COLLEGE OF ENGINEERING CHERTHALA', '70.28', 'CUSAT', '', '', '0', '', '', '', '', '2', '81.14', '2011', '36', 2, 0, 'morningflower', '', '', '', '0', '', '', '', '', '999', '	ELETRONIC SHELF LABELLING ', 'Electronic Shelf Labels (ESL) based on RF transceivers (TXM-433-KH3) for signal transmission for bi-directional acknowledgement of the price and stock updates were developed.  They are very much useful for the retailers to update the price of goods on shelves through wireless mode. MS Excel sheet with product details was integrated into microcontroller Atmel XMEGA A3BU. This micro controller is programmed in Atmel studio using C language. This simple, discreet, and low maintenance helps to updat', 'Electronic Shelf Labels (ESL) based on RF transceivers (TXM-433-KH3) for signal transmission for bi-directional acknowledgement of the price and stock updates were developed.  They are very much useful for the retailers to update the price of goods on she', 'Electronic Shelf Labels (ESL) based on RF transceivers (TXM-433-KH3) for signal transmission for bi-directional acknowledgement of the price and stock updates were developed.  They are very much useful for the retailers to update the price of goods on shelves through wireless mode. MS Excel sheet with product details was integrated into microcontroller Atmel XMEGA A3BU. This micro controller is programmed in Atmel studio using C language. This simple, discreet, and low maintenance helps to updat', '', '', '', '', NULL, 'GPTC CHERTHALA', 'CHERTHALA', '', 'VELIPARAMBIL', 'PATTANAKKAD PO', 'CHERTHALA', 'Yes', 'KERALA', '', 'KERALA', 'DIPLOMA IN ENGINEERIG(ELECTRONICS PRODUCTION TECHNOLOGY)', '2119mm.jpg', 'Experience', '1', NULL, 'HMT KALAMASSERY', 'GRADUATE TRAINEE ENGINEER', '1', 'CHERTHALA', 'ELECTRONICS ENGINEER', '3', 'COCHIN', ' ', ' ', '0', '2015-08-02 12:22:24', '0000-00-00 00:00:00', 'No', 'No', '2014', '12', '0'),
(2120, 'Riny', 'Joy', 'rinyjoy2@gmail.com', '8903500361', 'bangalore', '560005', 'India', 'Karnataka', '1993-10-02', 'Francis Xavier', 'Male', 'english , tamil', 'Indian', '2015', 'Percentage', '89.9%', 'sacred heart high school,kadiapattanam ,kanyakumari district,tamil nadu.', '2011', 'Percentage', '75.75%', 'Bobuji Memorial Higher secondry school,Manavalakurichi,kanyakumari district,Tamil Nadu', '2015', 'CGPA', 'Dmi Enngineering college,Aralvoimozhi,kamyakumari district,Tamil Nadu.', '7.27', 'Anna university', '', '', '0', '', '', '', '', '0', '0', '2015', '', 2, 0, 'joyxavier49', 'To ensure challenging position in a growing  organization . Where I would be able to utilize my capabilities to the best extened  and to my career', '', '', '0', '', '', '', '', '1', 'Fake biometric detection for application to irish,fingerprint,Face recognition.', 'To ensure the security of biometic systems. Hacker can be easily access the biometric system.so we have enhance the security of biometric system. ', 'Matlab  ', 'It is in non intrusive manner\r\nIt is used for real time application\r\nIt is also used for multiple biometric systems\r\nIntruder does not access depending on the database\r\nSwm classifier is used ', '', '', '', '', NULL, '', '', 'c/o Sr.Victoria, 127 charles campbell road', 'cox town', 'bangalore 560005', 'nagercoil', 'Yes', '', '', 'Tamil Nadu', '0', '', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-08-02 13:02:17', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '0'),
(2121, 'BISWAJIT ', 'DAS', 'das.biswa700@gmail.com', '9854191957', 'BARPETA ROAD', '781315', 'India', 'Assam', '1992-06-12', 'JITENDRA NATH ADAS', 'Male', 'ENGLISH, HINDI,ASSAMESE, BENGALI', 'Indian', '2008', 'Percentage', '78.50', 'ST.MARY&#39;S HIGH SCHOOL', '2010', 'Percentage', '72.20', 'B.H COLLEGE, HOWLY', '2015', 'CGPA', 'CENTRAL INSTITUTE OF TECHNOLOGY, KOKRAJHAR', '7.74', 'GAUHATI UNIVERSITY', '', '', '0', '', '', '', '', '0', '0', '2015', '1', 2, 0, 'dasdasbiswajitt', 'Seeking to introduce new methods to improve the  existing problems in  VLSI  field,to be a leade and to achieve high output for any project assigned.', '', '', '0', '', '', '', '', '999', 'POTENTIAL MODELLING OF JUNCTIONLESS TRANSISTOR(JLT)  AND AN APPLICATION OF JLT', 'FINDING THE POTENTIAL VS CHANNEL LENGTH GRAPH FOR A JUNCTIONLESS TRANSISTOR AND COMPARING IT WITH STANDARD TRANSISTOR. ', 'TCAD, MATLAB', 'FINDING THE CORRECT METHODOLOGY TO IMPLEMENT THE DESIGN WAS TOUGH AS THE EXACT LENGTHS OF GATE, SOURCE, DRAIN AND BODY HAS TO BE CALCULATED PRECISELY, THE NECESSARY CORRECTIONS  TO OBTAIN THE BEST OF THE RESULTS WAS TOUGH BUT ALL ENDED WELL.', '', '', '', '', NULL, '', '', 'WARD NO 8', 'C/O CHHAYA PATHAK, MILAN NAGAR, WARD NO 8', '', 'GUWAHATI', 'Yes', '', '', 'ASSASM', 'VLSI TRAINING AT MSME KOLKATA', '2121GATE PHOTO.jpg', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-08-02 13:02:59', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '0'),
(2122, 'Shruthi', 'H', 'shruthihampanna25@gmail.com', '9591231032', 'Bengaluru', '560098', 'India', 'Karnataka', '1991-05-02', 'Hampanna G', 'Female', '', 'Indian', '2007', 'Percentage', '92.48', 'B.E.T Convent', '2009', 'Percentage', '80.83', 'Sri Kumaranâ€™s Children Home and Composite Pre-University College', '2013', 'Percentage', 'Don Bosco Institute of Technology', '74.50', 'Visvesvaraya Technological University', 'Percentage', 'T John Institute of Technology', '64', '2015', 'Visvesvaraya Technological University', '', '', '1', '0', '2015', '6', 3, 8, 'grin1032', 'To enhance my professional skills as a full custom layout design engineer and to keep up with the cutting edge of technology.', '', '', '0', '', '', '', '1ADADB263527', '1', 'ENERGY MONITORING AND MANAGING SYSTEM FOR ELECTRICAL APPLIANCES USING ZIGBEE TECHNOLOGY', 'Automation of electrical equipments a', 'H/w: Micro Controllera', 'Critical conditiona', 'a', 'a', 'a', 'a', NULL, '', '', '34', ' 1st Main, 3rd Stage, Gattigere Layout, Near BEML Complex, ', 'Rajarajeshwari Nagar', 'Davanagere', 'Yes', '', 'Karnataka', 'Karnataka', '0', '', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-08-02 13:31:17', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '0'),
(2123, 'manju', 'k', 'manjuece09@gmail.com', '9442567751', 'bangalore', '560032', 'India', 'Karnataka', '1990-03-09', 'kuppusamy', 'Female', '', 'Indian', '2006', 'Percentage', '71', 'vaidheeswara vidya mandir matriculation school', '2012', 'Percentage', '95', 'mahendra polytechnic college', '2015', 'CGPA', 'sri krishna college of engineering and technology', '8.01', 'anna university', '', '', '0', '', '', '', '', '0', '0', '2015', '', 2, 0, 'manjuk2209', '', '', '', '0', '', '', '', '', '1', 'automatic room light controller with visitor counter,reducing power consumption and channel aware routing in MANET', 'Using mobile adhoc network to reducing power with its maximum range of transmission', 'network simulator', 'fixed maximum range of transmission', '', '', '', '', NULL, '', '', '706,nagappa reddy building', 'kempana layout,9th cross cholanayak halli,hebbal', '', 'tamilnadu', 'Yes', '', '', 'tamil nadu', '0', '', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-08-02 15:12:32', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '0'),
(2125, 'BHARATH', 'CHANDRA CMK', 'cmkbharathchandra@gmail.com', '9492549490', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '0', NULL, NULL, NULL, NULL, '0', '0', NULL, NULL, NULL, NULL, 'bharath406', '', '', '', '0', '', '', '', '0', '', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '0', NULL, 'Fresher', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '0', '2015-08-02 19:37:15', '0000-00-00 00:00:00', NULL, 'No', NULL, NULL, NULL),
(2126, 'HARIKRISHNAN ', 'T', 'harikrishnan30591@gmail.com', '8593806044', 'Palakkad', '679303', 'India', 'Kerala', '1991-08-11', 'KRISHNAN T', 'Male', 'English, Malayalam, Tamil', 'Indian', '2006', 'Percentage', '83.28', 'Government Higher Secondary School Chathanur', '2008', 'Percentage', '81.16', 'Technical higher Secondary School Vattamkulam', '2012', 'CGPA', 'Dr. N.G.P. Institute of Technology', '7.77', 'Anna University Chennai', 'CGPA', 'Amrita School of Engineering Bangalore', '8.52', '2014', 'Amrita Viswa Vidyapeetham', '', '', '0', '0', '2015', '', 2, 8, 'Saketh1#', 'Seeking a growth oriented, challenging career which can explore my abilities, skills, sense of dedication towards the organization.', '', '', '0', '', '', '', '', '1', 'Application of Wireless Sensor Network in Agriculture Automation', 'Automation of agriculture from various sensors like temperature, pressure, humidity to control the environment present in the field by the fusion of t', 'Keil , Temperature, Pressure, Light sensors, DC Motor, Zibee, PIC16F877A', 'Deviations in the output voltages from sensors, Cost, Errors while writing the assembly language for microcontroller ', 'Efficient Hardware Implementation of Hummingbird Cryptographic algorithm with improved security and throughput using Hash functions', 'Hummingbird is a Lightweight Authenticated Encryption Algorithm targeted for resource constrained devices like RFID tags, Smart cards. I present two different FPGA-based implementations for both throughput-oriented (TO) and area-oriented (AO) Humming', 'Modelsim, Xilinx, DC Compiler, Spartan 3E, Spartan 2E', 'Increased gate count( Trade off with throughput) , Increased area', NULL, '', '', 'Thekkedath Mana', 'Nhangattiri P.O', 'Pattambi ', 'PATTAMBI', 'Yes', '', 'Karnataka', 'Tamil Nadu', '0', '21261383773_609324205806332_1537212168_n.jpg', 'Experience', '1', NULL, 'Cognizant Technology Solutions', 'Programmer Analyst  ', '2.8', 'KOCHI', 'VERIFICATION ENGINEER', '3.2', 'BANGALORE', ' ', ' ', '0', '2015-08-02 19:52:21', '0000-00-00 00:00:00', 'No', 'No', '2014', '9', '0'),
(2127, 'LAVANYA', 'A', 'lavanyaayiraramu@gmail.com', '9952955511', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '0', NULL, NULL, NULL, NULL, '0', '0', NULL, NULL, NULL, NULL, 'electron1cs', '', '', '', '0', '', '', '', '0', '', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '0', NULL, 'Fresher', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '0', '2015-08-02 20:23:41', '0000-00-00 00:00:00', NULL, 'No', NULL, NULL, NULL);
INSERT INTO `tbl_student` (`idstudent`, `firstname`, `lastname`, `email`, `mobile`, `city`, `pincode`, `country`, `state`, `dob`, `fathername`, `gender`, `languages`, `nationality`, `sslc_passoutyear`, `sslc_percentagetype`, `sslc_percentage`, `sslc_schoolname`, `puc_passoutyear`, `puc_percentagetype`, `puc_percentage`, `puc_schoolname`, `deg_passoutyear`, `deg_percentagetype`, `deg_schoolname`, `deg_percentage`, `deg_university`, `pg_percentagetype`, `pg_schoolname`, `pg_percentage`, `pg_passoutyear`, `pg_university`, `address`, `pgdip_percentagetype`, `pgdip_schoolname`, `pgdip_percentage`, `pgdip_passoutyear`, `pgdip_university`, `deg_department`, `pg_department`, `password`, `career_objective`, `phd_percentagetype`, `phd_schoolname`, `phd_percentage`, `phd_passoutyear`, `phd_university`, `phd_department`, `rvvlsiid`, `pgdip_coursename`, `deg_projectname`, `deg_projectdescription`, `deg_projecttools`, `deg_projectchallenges`, `pg_projectname`, `pg_projectdescription`, `pg_projecttools`, `pg_projectchallenges`, `resumeid`, `pgdip_otherschools`, `pgdip_otherschoolscity`, `addressdoorno`, `addresslineone`, `addresslinetwo`, `placeofbirth`, `eligibleIndianNationality`, `phd_state`, `pg_state`, `deg_state`, `pgdip_othercoursename`, `profilepic`, `experience`, `experience_years`, `status`, `current_company`, `current_designation`, `current_salary`, `current_location`, `expected_designation`, `expected_salary`, `expected_location`, `deg_othercoursename`, `pg_othercoursename`, `admission`, `created_date`, `updated_date`, `previousexp`, `placed`, `currentcompanyfromyear`, `currentcompanyfrommonth`, `ttp`) VALUES
(2128, 'shubham', 'shivhare', 'bmkj6162@gmail.com', '9098410984', 'Bhopal', '462038', 'India', 'Madhya Pradesh', '1993-12-17', 'sunil shivhare', 'Male', 'English, hindi', 'Indian', '2009', 'Percentage', '65.16', 'st. george co-ed school', '2011', 'Percentage', '62.6', 'st. george co-ed sschool', '2015', 'CGPA', 'Sagar institute of research & technology excellence.', '7.08', 'Rajiv Gandhi Prodhyogiki vishwavidhyalaya', '', '', '0', '', '', '', '', '0', '0', '2015', '', 2, 0, 'babu003@nano', '', '', '', '0', '', '', '', '', '1', 'wireless charger for low power devices.', 'In our project we uses inductive coupling, resonant inductive coupling, & laser power beaming for charging.', 'copper coils, rectifying circuit, laser light module, led, photovoltaic cell,', 'while  executing project i faced many challenges out of which in resonant inductive coupling  matching resonant was quiet time consuming  but at last i managed somehow  with the help of my guide.', '', '', '', '', NULL, '', '', '1', 'gali no.1, behind shivam traders, bypass road, karond.', '', 'bhopal', 'Yes', '', '', 'Madhya pradesh', '0', '212809232014133140_001.jpg', 'Fresher', '', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, ' ', ' ', '0', '2015-08-02 20:28:10', '0000-00-00 00:00:00', NULL, 'No', NULL, NULL, '0'),
(2129, 'Gautam', 'Hegde', 'goutu.hegde120@gmail.com', '9481459107', 'HUBLI', '580025', 'India', 'Karnataka', '1993-07-07', 'Shridhar Hegde', 'Male', 'English,kannada', 'Indian', '2009', 'Percentage', '73', 'Sirsi lions engish highschool', '2015', 'Percentage', '52', 'Chitanya pu college', '2015', 'Percentage', 'KLS VDRIT', '61', 'VTU', '', '', '0', '', '', '', '', '0', '0', '2015', '', 2, 0, 'ao@13308', 'The main objective of my career is to work for innovative and growth oriented company to best utilize my skills and knowldege', '', '', '0', '', '', '', '', '1', 'Innovative congestion control system for ambulance using zigbee', 'The main theme of this project is to save the patient by helping ambulances to reach in time', 'Embedded C,Microcontroller and zigbee', 'We have faced the problems like interfacing the microcontoller with zigbee module. Zigbee protocol is  very sensitive protocol but finally we have wireless communication between microcontroller and zigbee ', '', '', '', '', NULL, '', '', '125', 'Shiva Prabhe,H.No.125,Nava Nagar,Hubli', '', 'Sirsi', 'Yes', '', '', 'Karnataka', '0', '2129Snapshot_20130325_4.JPG', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-08-02 21:37:05', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '0'),
(2131, 'KANCHAN', 'JOSHI', 'kanchanj14@gmail.com', '9008290630', 'BENGALURU', '560076', 'India', 'Karnataka', '1990-08-20', 'ANANT JOSHI', 'Female', 'ENGLISH,HINDI,KANNADA,MARATHI', 'Indian', '2006', 'Percentage', '90.24', 'SWADHYAY VIDYA MANDIR, BELAGAVI', '2008', 'Percentage', '60', 'GSS COLLEGE, BELAGAVI', '2012', 'Percentage', 'SGBIT BELAGAVI', '69.28', 'VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI', 'Percentage', 'KLE Dr. MSSCET BELAGAVI', '72.56', '2015', 'VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI', '', '', '0', '0', '2015', '', 2, 8, 'nanochip2015', 'To secure a position that will provide a challenging and respectable career as well as a platform for advancement.', '', '', '0', '', '', '', '', '1', 'ANALYSIS AND IMPLEMENTATION OF VEDIC MULTIPLIER ON FPGA USING URDHVATIRYAKABHYAM SUTRA', 'A comparison study of Braun Array & Booth & vedic multiplier to give reduction in delay and reduced power consumption for 8,16 & 32 bit multipliers', 'VERILOG, XILINX, FPGA SPARTAN 3 KIT.', 'POWER CONSUMPTION, EXECUTION SPEED AND AREA ', 'DESIGN AND IMPLEMENTATION OF ARITHMETIC INSTRUCTION SET AND DATAPATH FOR THE KLE PROCESSOR', 'This project work is the design of a 16-bit datapath and 24 instruction set architecture for a processor.the focus of design is at the architectural level where in designing of datapath and controller is taken into consideration.', 'XILINX VERILOG, RTL COMPILER, SOC ENCOUNTER(CADENCE)', 'The design of arithmetic instruction set has been considered in this project work optimizing the code on power dissipation and area. The design is RISC based accumulator architecture.Structural implementation of each operation of the ALU in Verilog.', NULL, '', '', 'A7/202', 'C/O PAWAN JOSHI, PARAMOUNT PILATUS', 'AREKERE,BANNERGHATTA ROAD', 'BELAGAVI', 'Yes', '', 'Karnataka', 'Karnataka', '0', '2131N -6863.jpg', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-08-02 23:30:42', '0000-00-00 00:00:00', 'Yes', 'No', '', ' ', '0'),
(2175, 'sangeetha', 'arumugam', 'sangiece90@gmail.com', '8870641915', 'nagapattinam', '611002', 'India', 'Tamilnadu', '1990-08-14', 'arumugam', 'Female', 'english.tamil,', 'Indian', '2006', 'Percentage', '84', 'national higher secondary school,nagore', '2015', 'Percentage', '', '', '2012', 'CGPA', 'ck engineering and technolgy,cuddalore', '7.9', 'anna university ,chennai ', 'CGPA', 'srv engineering college,vedharanyam', '8.5', '2015', 'anna university,chennai ', '', '', '0', '0', '2015', '', 2, 8, 'SANGEETHA8911', '', '', '', '0', '', '', '', '', '1', 'image forgery detection using PCA-ICA algorithm', 'detect the forgery part of image on merge with original image', 'matlab 7 version', 'pixel range can be vary each and every picture so program line can be vary related pixel value', 'detection of train bearng faults with online weak signal by using sequential algorithm', 'detect the  bearing faults in running frequency usign sequential algorithm ', 'matlab 12 verison \r\natmega 16 microcontroller', 'running speed can be very high\r\nhigh noisy backround so cant hear clear recorded sounds\r\n', NULL, '', '', '13', 'mela street ', 'north pal pannai cherry ,nagore', 'nagappattinam', 'Yes', '', 'tamilnadu', 'tamilnadu', '0', '', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-08-04 19:57:44', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '0'),
(2146, 'bhagawan', 'raju', 'bhagawanrj@gmail.com', '9663670003', 'bangalore', '560040', 'India', 'Karnataka', '1992-12-11', 'krishnamraju', 'Male', 'English, Kannada,Telugu, Hindi', 'Indian', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '0', NULL, NULL, '', NULL, '0', '0', NULL, NULL, NULL, NULL, '9916001060', '', '', '', '0', '', '', '', '0', '', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, 'Door No', '#44,2nd main,4th cross,hosalalli,vijayanagar', 'Address Line Two', 'kampli', '', NULL, NULL, NULL, '0', '2146IMG_20140711_094709.JPG', 'Fresher', '', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '0', '2015-08-03 14:15:52', '0000-00-00 00:00:00', NULL, 'No', NULL, NULL, NULL),
(2147, 'kaushik', 'byna', 'kaushikbyna@gmail.com', '9791207923', 'hyderabad', '524121', 'India', 'Andra Pradesh', '1992-06-25', 'B.Mallikarjuna Rao', 'Male', 'English,Telugu,Tamil', 'Indian', '2008', 'Percentage', '65', 'Ravindhra bharathi', '2010', 'Percentage', '78', 'krishna chaitanya', '2014', 'CGPA', 'Jaya Engineering College', '6.3', 'Anna University', '', '', '0', '', '', '', '', '1', '0', '2015', '6', 2, 0, 'kaushik@b', 'As a fresher, my objective to  join a reputed organization use my knowledge and skills for the growth of the organization and enhance my own skill', '', '', '0', '', '', '', '1ADADB263506', '1', 'Network Time Display', 'Objective is to hold time and reduce the timing losses while transferring network packet distributed by Timing Station from one location to another', 'Using C Concepts in a microcontroller ', 'The entire operation carried out during a launch of a rocket is with respect to Countdown Time sent by Timing Station. All data and information collected by various ground stations are time-tagged for accurate correlation and further analysis', '', '', '', '', NULL, '', '', 'D2-42', 'Pinakini nagar', 'sillurpeta,nellore', 'nellore', 'Yes', '', '', 'Tamilnadu', '0', '', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-08-03 14:35:27', '2015-08-03 00:00:00', 'No', 'No', '', ' ', '0'),
(2148, 'Preethu ', 'C', 'preethushenoy@gmail.com', '9746076888', 'Kayamkulam', '690502', 'India', 'Kerala', '1989-05-20', 'V Chandrababu', 'Female', 'English,Hindi,Konkani,Malayalam,Tamil,Kannada', 'Indian', '2004', 'Percentage', '73', 'SVHS,Kayamkulam', '2006', 'Percentage', '68', 'MSMHSS ,Kayamkulam', '2006', 'Percentage', 'Srinivasan Engineering College', '71', 'Anna University', 'Percentage', 'SIT,Mangalore', '68', '2015', 'VTU', '', '', '2', '81', '2011', '1 year', 2, 8, 'achalkrishna', '', '', '', '0', '', '', '', '', '999', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, 'Keltron', 'Trivandrum', 'Mulluveedu', 'S V Ward', 'Kayamkulam', 'Kayamkulam', 'Yes', '', 'Karnataka', 'Tamilnadu', 'PG Diploma in Adv Embedded System Design', '2148I-198 copy.jpg', 'Fresher', '', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, ' ', ' ', '0', '2015-08-03 15:26:35', '0000-00-00 00:00:00', NULL, 'No', NULL, NULL, '0'),
(2149, 'shubham', 'tunkikar', 'stunkikar@gmail.com', '9407849403', 'bangalore', '560093', 'India', 'Karnataka', '1993-12-29', 'Shri. VILAS TUNKIKAR', 'Male', 'ENGLISH, HINDI, MARATHI', 'Indian', '2009', 'Percentage', '63', 'VIDHYA NIKETAN H.S. SCHOOL', '2011', 'Percentage', '55', 'VIDHYA NIKETAN H.S. SCHOOL', '2015', 'CGPA', 'RADHARAMAN INSTITUTE OF TECHNOLOGY AND SCIENCE', '7.6', 'RAJEEV GANDHI PROUDYOGIKI VISHWA VIDHYALAYA', '', '', '0', '', '', '', '', '2', '72', '2015', '2', 3, 0, 'mP.28S6008', '', '', '', '0', '', '', '', '', '7', 'dual axis solar tracker inverter system', 'Since the sunâ€™s position in the sky changes with the seasons and the time of day, trackers are used to align the collection system to maximize energy ', 'micro controller ATMEGA 16L, LDR, DC MOTORS, INVERTER IC, SOLAR PANEL', 'most complicated task in overall project was the programing part and the adjustmen of refrence voltage for LDR circuit for controlling DC motor movement', '', '', '', '', NULL, 'DRMz TECH pvt. ltd', 'Bhopal', '', '303 gardenview apartment, kaggadaspura, C.V. Raman nagar, bangalore', '169 vivekanand colony chhindwara M.P.', 'CHHINDWARA', 'Yes', 'Madhya Pradesh', '', 'Madhya Pradesh', '0', '2149img636.jpg', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-08-03 15:50:31', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '0'),
(2151, 'ezhil', 'santhya', 'ezhilsanthya29@gmail.com', '9566808487', 'karaikudi', '630001', 'India', 'Tamilnadu', '1991-05-29', 's.amaldass', 'Female', 'english,tamil', 'Indian', '2007', 'Percentage', '90', 'Alagappa matric hr.sec.school', '2009', 'Percentage', '87', 'Alagappa matric hr.sec.school', '2013', 'CGPA', 'Idhaya engineering college for women', '7.0', 'anna university chennai', 'CGPA', 'PSNA college of engineering', '7.5', '2015', 'Anna university chennai', '', '', '0', '0', '2015', '', 2, 12, 'immanuel', '', '', '', '0', '', '', '', '', '1', 'Fair torrent: A Distributed Algorithm To Ensure Fairness In Peer-To-Peer Systems ', 'Constructed a Fair Torrent which paves the way for implementing of more reliable content delivery services over Peer to Peer network.', 'dotnet', 'uploading and downloading a file between two laps using IP address in a fraction of second', 'FPGA Implementation of Human Behaviour Analysis Using Facial Image ', 'To develop an algorithm for extracting the features from the image with human behaviour characteristics such as   anxiety, happiness,   fear etc., Finding better classifiers to identify the human behavior status and finally implementing them in FPGA ', 'Matlab,Xilinx,FPGA', 'status of the human behavior is found exactly', NULL, '', '', '0/2', 'palaniappan street', 'senjai', 'madurai', 'Yes', '', 'Tamilnadu', 'Tamilnadu', '0', '', 'Fresher', '', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, ' ', ' ', '0', '2015-08-03 18:41:53', '0000-00-00 00:00:00', NULL, 'No', NULL, NULL, '0'),
(2150, 'Sasi Kumar ', 'Beerappagari', 'sasi.iitbbsr@gmail.com', '9901197222', 'kalikiri', '517234', 'India', 'Andra Pradesh', '1990-06-10', 'Bhaskara', '', 'English, Hindi, Telugu', 'Indian', '2006', 'Percentage', '94', 'APRSG', '2008', 'Percentage', '94', 'Sri chaitanya jr college', '2013', 'CGPA', 'IIT Bhubaneswar', '7.32', 'IIT Bhubaneswar', '', '', '0', '2013', '', '', '', '0', '0', '2015', '', 3, 0, '09eeb027', '', '', '', '0', '', '', '', '', '1', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '', '', '3-215', 'Kalikiri', '', 'kalikiri', 'Yes', '', '', '', '0', '', 'Experience', '2', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, ' ', ' ', '0', '2015-08-03 18:34:05', '0000-00-00 00:00:00', NULL, 'No', NULL, NULL, '0'),
(2130, 'saidulu', 'usirikayala', 'saidulu438@gmail.com', '9000228418', 'Bangalore', '560041', 'India', 'Karnataka', '1991-06-08', 'RAMALAXMAIAH', 'Male', 'English,Hindi,Telugu', 'Indian', '2006', 'Percentage', '80.3', 'RAVI PUBLIC SCHOOL', '2008', 'Percentage', '90.3', 'SNEHA JR COLLEGE', '2012', 'Percentage', 'JNIT', '80.3', 'JNTUH', 'Percentage', 'JIET', '75.3', '2015', 'JNTUH', '', '', '0', '0', '2015', '', 2, 12, 'superb@123', '', '', '', '0', '', '', '', '', '1', 'DTMF ROBOT', 'Use of a mobile phone for robotic control can overcome these limitations. It provides the advantage of robust control, working range  large .', 'EMBEDDED C', 'Bateery life,load.', '', '', '', '', NULL, '', '', '', '#1239,REDDYS PG', 'Jayanagar 4 T Block', 'vellatoor', 'Yes', '', 'TELANGANA', 'TELANGANA', '0', '2130Picture 025.jpg', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-08-02 22:38:54', '0000-00-00 00:00:00', 'No', 'No', '', ' ', '0'),
(2118, 'VIVITHRA', 'S', 'vivithra@gmail.com', '9659842576', 'COIMBATORE', '641402', 'India', 'Tamilnadu', '1990-07-15', 'SELVAN N', 'Female', 'ENGLISH,TAMIL', 'Indian', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '0', NULL, NULL, '', NULL, '0', '0', NULL, NULL, NULL, NULL, 'nandhupavi', '', '', '', '0', '', '', '', '0', '', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '63/23H,NEHRU NAGER', 'SIRUVANI TANK ROAD', 'SULUR', 'kangayam', 'Yes', NULL, NULL, NULL, '0', '', 'Experience', '3', NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, '0', '2015-08-02 12:09:13', '0000-00-00 00:00:00', NULL, 'No', NULL, NULL, NULL),
(2114, 'Anil Kumar', 'Sharma', 'anilsharma0311@gmail.com', '9456619694', 'Noida', '201301', 'India', 'Uttar Pradesh', '1991-11-03', 'Daya Shankar Sharma', 'Male', 'English, Hindi', 'Indian', '2005', 'Percentage', '73.80', 'M.G. Inter College Hathras', '2007', 'Percentage', '71.40', 'Saraswati Inter College Hathras', '2011', 'Percentage', 'S.I.T. Mathura', '76.58', 'UPTU', 'CGPA', 'Amity School of Engineering and Technology', '8.79', '2014', 'Amity University Noida', '', '', '2', '0', '2015', '2', 2, 12, 'Paru@#12', 'Looking for a career with a company having a global vision, which encourages creativity, offers an opportunity for individuals as professional.', '', '', '0', '', '', '', '', '4', 'Automatic Room Light Controller cum Person Counter', 'This project is made with focus to conserve power consumption. When no one in the room lights get OFF and if someone enter in then light goes ON.', 'Atmel microcontroller AT89c52.', 'To make the efficient hardware to control the switches using controller through IR sensor. Provide the number of person inside the room on Seven-Segment LED.', 'Prepaid Electricity Billing Machine', 'This project is made with focus to provide prepaid facility for electric meter and make secure machine because of VHDL language.', 'Xilinx hardware and Xilinx 13.2v software platform.', 'this provide the user prepaid facility so we are suppose to make very efficient program to provide functions for recharge and deduction in amount for the unit uses.', NULL, 'DKOP Labs', 'Noida', 'N-35', 'sector-12', '', 'Hathras', 'Yes', '', 'UP', 'UP', '0', '2114scan0017 (2).jpg', 'Fresher', '', NULL, '', '', '', '', '', '', '', ' ', ' ', '0', '2015-08-01 22:42:06', '2015-08-01 05:00:00', 'No', 'No', '', ' ', '0');

-- --------------------------------------------------------

--
-- Table structure for table `tbl_studentresumekeywords`
--

CREATE TABLE IF NOT EXISTS `tbl_studentresumekeywords` (
  `idstudentresumekeywords` bigint(20) NOT NULL AUTO_INCREMENT,
  `idstudent` bigint(20) NOT NULL,
  `idresumetype` bigint(20) NOT NULL,
  `noofkeywords` varchar(10) NOT NULL,
  `keywords` text NOT NULL,
  PRIMARY KEY (`idstudentresumekeywords`),
  KEY `idstudent` (`idstudent`),
  KEY `idresumetype` (`idresumetype`)
) ENGINE=InnoDB  DEFAULT CHARSET=latin1 AUTO_INCREMENT=16728 ;

--
-- Dumping data for table `tbl_studentresumekeywords`
--

INSERT INTO `tbl_studentresumekeywords` (`idstudentresumekeywords`, `idstudent`, `idresumetype`, `noofkeywords`, `keywords`) VALUES
(3743, 55, 1, '0', ''),
(3744, 55, 2, '0', ''),
(3745, 55, 3, '0', ''),
(3746, 55, 4, '0', ''),
(7233, 1, 2, '0', ''),
(7234, 1, 3, '1', ' , DRC'),
(7235, 1, 4, '2', ' , drc , macros'),
(7236, 2, 2, '0', ''),
(7237, 2, 3, '0', ''),
(7238, 2, 4, '1', ' , macros'),
(7239, 3, 2, '0', ''),
(7240, 3, 3, '0', ''),
(7241, 3, 4, '1', ' , macros'),
(7242, 4, 2, '1', ' , Perl'),
(7243, 4, 3, '0', ''),
(7244, 4, 4, '3', ' , hold , TCL , macros'),
(7245, 5, 2, '1', ' , Perl'),
(7246, 5, 3, '3', ' , lvs , DRC , LVS'),
(7247, 5, 4, '6', ' , reports , timing reports , drc , lvs , TCL , macros'),
(7248, 6, 2, '3', ' , Timing Violations , debugging , Perl'),
(7249, 6, 3, '0', ''),
(7250, 6, 4, '6', ' , MCMM , reports , fixing timing violations , timing reports , TCL , macros'),
(7251, 7, 2, '2', ' , Timing Violations , debugging'),
(7252, 7, 3, '1', ' , linux'),
(7253, 7, 4, '9', ' , OCV , MCMM , CRPR , reports , timing reports , hold , TCL , linux , macros'),
(7254, 8, 2, '2', ' , debugging , Perl'),
(7255, 8, 3, '0', ''),
(7256, 8, 4, '5', ' , reports , timing reports , hold , TCL , macros'),
(7257, 9, 2, '3', ' , Clock skew , Latch based designs , debugging'),
(7258, 9, 3, '4', ' , effects , DFM , linux , DRC'),
(7259, 9, 4, '9', ' , OCV , reports , effects of clock skew on timing , signal integrity , timing reports , drc , TCL , linux , macros'),
(7260, 10, 2, '1', ' , debugging'),
(7261, 10, 3, '4', ' , effects , DFM , linux , DRC'),
(7262, 10, 4, '8', ' , OCV , MCMM , reports , timing reports , drc , TCL , linux , macros'),
(7263, 11, 2, '2', ' , Clock skew , Perl'),
(7264, 11, 3, '5', ' , layout , effects , lvs , DRC , LVS'),
(7265, 11, 4, '13', ' , timing closure , OCV , MCMM , timing analysis of latches , CRPR , timing driven placement , hold , skew optimization , drc , lvs , SPEF , TCL , macros'),
(7266, 12, 2, '0', ''),
(7267, 12, 3, '0', ''),
(7268, 12, 4, '0', ''),
(7272, 14, 2, '2', ' , Environment , Perl'),
(7273, 14, 3, '2', ' , SRAM , layout'),
(7274, 14, 4, '4', ' , CRPR , signal integrity , SPEF , TCL'),
(7275, 15, 2, '0', ''),
(7276, 15, 3, '0', ''),
(7277, 15, 4, '0', ''),
(7278, 16, 2, '2', ' , Pipelining , Architecture'),
(7279, 16, 3, '2', ' , architecture , DRC'),
(7280, 16, 4, '1', ' , drc'),
(7281, 17, 2, '0', ''),
(7282, 17, 3, '4', ' , SRAM , lvs , linux , LVS'),
(7283, 17, 4, '2', ' , lvs , linux'),
(7284, 18, 2, '0', ''),
(7285, 18, 3, '1', ' , DRC'),
(7286, 18, 4, '1', ' , drc'),
(7287, 19, 2, '0', ''),
(7288, 19, 3, '0', ''),
(7289, 19, 4, '0', ''),
(7290, 20, 2, '0', ''),
(7291, 20, 3, '0', ''),
(7292, 20, 4, '0', ''),
(7293, 21, 2, '0', ''),
(7294, 21, 3, '0', ''),
(7295, 21, 4, '0', ''),
(7296, 22, 2, '0', ''),
(7297, 22, 3, '0', ''),
(7298, 22, 4, '0', ''),
(7299, 23, 2, '0', ''),
(7300, 23, 3, '0', ''),
(7301, 23, 4, '0', ''),
(7302, 24, 2, '0', ''),
(7303, 24, 3, '0', ''),
(7304, 24, 4, '0', ''),
(7308, 26, 2, '0', ''),
(7309, 26, 3, '0', ''),
(7310, 26, 4, '0', ''),
(7311, 27, 2, '0', ''),
(7312, 27, 3, '0', ''),
(7313, 27, 4, '0', ''),
(7314, 28, 2, '0', ''),
(7315, 28, 3, '0', ''),
(7316, 28, 4, '0', ''),
(7317, 29, 2, '0', ''),
(7318, 29, 3, '0', ''),
(7319, 29, 4, '0', ''),
(7326, 32, 2, '1', ' , RTL design and verification'),
(7327, 32, 3, '0', ''),
(7328, 32, 4, '0', ''),
(7329, 33, 2, '0', ''),
(7330, 33, 3, '0', ''),
(7331, 33, 4, '0', ''),
(7335, 35, 2, '0', ''),
(7336, 35, 3, '0', ''),
(7337, 35, 4, '0', ''),
(7344, 38, 2, '0', ''),
(7345, 38, 3, '0', ''),
(7346, 38, 4, '0', ''),
(7356, 42, 2, '0', ''),
(7357, 42, 3, '0', ''),
(7358, 42, 4, '0', ''),
(7359, 43, 2, '0', ''),
(7360, 43, 3, '0', ''),
(7361, 43, 4, '0', ''),
(7362, 44, 2, '0', ''),
(7363, 44, 3, '0', ''),
(7364, 44, 4, '0', ''),
(7365, 45, 2, '0', ''),
(7366, 45, 3, '0', ''),
(7367, 45, 4, '0', ''),
(7368, 46, 2, '0', ''),
(7369, 46, 3, '0', ''),
(7370, 46, 4, '0', ''),
(7374, 48, 2, '0', ''),
(7375, 48, 3, '0', ''),
(7376, 48, 4, '0', ''),
(7377, 49, 2, '0', ''),
(7378, 49, 3, '0', ''),
(7379, 49, 4, '0', ''),
(7383, 51, 2, '0', ''),
(7384, 51, 3, '0', ''),
(7385, 51, 4, '0', ''),
(7389, 53, 2, '0', ''),
(7390, 53, 3, '0', ''),
(7391, 53, 4, '0', ''),
(7401, 58, 2, '0', ''),
(7402, 58, 3, '0', ''),
(7403, 58, 4, '0', ''),
(7404, 59, 2, '0', ''),
(7405, 59, 3, '0', ''),
(7406, 59, 4, '0', ''),
(7410, 61, 2, '0', ''),
(7411, 61, 3, '0', ''),
(7412, 61, 4, '0', ''),
(7416, 63, 2, '0', ''),
(7417, 63, 3, '0', ''),
(7418, 63, 4, '0', ''),
(7419, 64, 2, '0', ''),
(7420, 64, 3, '0', ''),
(7421, 64, 4, '0', ''),
(7422, 65, 2, '0', ''),
(7423, 65, 3, '0', ''),
(7424, 65, 4, '0', ''),
(7425, 66, 2, '0', ''),
(7426, 66, 3, '0', ''),
(7427, 66, 4, '0', ''),
(7428, 67, 2, '0', ''),
(7429, 67, 3, '0', ''),
(7430, 67, 4, '0', ''),
(7443, 72, 2, '0', ''),
(7444, 72, 3, '0', ''),
(7445, 72, 4, '0', ''),
(7449, 74, 2, '0', ''),
(7450, 74, 3, '0', ''),
(7451, 74, 4, '2', ' , macros , clocks'),
(7461, 78, 2, '0', ''),
(7462, 78, 3, '0', ''),
(7463, 78, 4, '0', ''),
(7464, 79, 2, '0', ''),
(7465, 79, 3, '0', ''),
(7466, 79, 4, '0', ''),
(7467, 80, 2, '0', ''),
(7468, 80, 3, '0', ''),
(7469, 80, 4, '0', ''),
(7506, 93, 2, '0', ''),
(7507, 93, 3, '0', ''),
(7508, 93, 4, '0', ''),
(7509, 94, 2, '0', ''),
(7510, 94, 3, '0', ''),
(7511, 94, 4, '0', ''),
(7512, 95, 2, '0', ''),
(7513, 95, 3, '0', ''),
(7514, 95, 4, '0', ''),
(7515, 96, 2, '0', ''),
(7516, 96, 3, '0', ''),
(7517, 96, 4, '0', ''),
(7518, 97, 2, '0', ''),
(7519, 97, 3, '0', ''),
(7520, 97, 4, '0', ''),
(7521, 98, 2, '0', ''),
(7522, 98, 3, '1', ' , SRAM'),
(7523, 98, 4, '0', ''),
(7524, 99, 2, '1', ' , Environment'),
(7525, 99, 3, '0', ''),
(7526, 99, 4, '0', ''),
(7527, 100, 2, '0', ''),
(7528, 100, 3, '0', ''),
(7529, 100, 4, '0', ''),
(7536, 103, 2, '0', ''),
(7537, 103, 3, '0', ''),
(7538, 103, 4, '0', ''),
(7539, 104, 2, '0', ''),
(7540, 104, 3, '0', ''),
(7541, 104, 4, '0', ''),
(7542, 105, 2, '0', ''),
(7543, 105, 3, '0', ''),
(7544, 105, 4, '0', ''),
(7545, 106, 2, '0', ''),
(7546, 106, 3, '1', ' , layout'),
(7547, 106, 4, '0', ''),
(7548, 107, 2, '1', ' , Perl'),
(7549, 107, 3, '0', ''),
(7550, 107, 4, '0', ''),
(7551, 108, 2, '0', ''),
(7552, 108, 3, '0', ''),
(7553, 108, 4, '0', ''),
(7554, 109, 2, '0', ''),
(7555, 109, 3, '0', ''),
(7556, 109, 4, '0', ''),
(7557, 110, 2, '0', ''),
(7558, 110, 3, '0', ''),
(7559, 110, 4, '0', ''),
(7566, 113, 2, '0', ''),
(7567, 113, 3, '0', ''),
(7568, 113, 4, '0', ''),
(7569, 114, 2, '0', ''),
(7570, 114, 3, '0', ''),
(7571, 114, 4, '0', ''),
(7572, 115, 2, '0', ''),
(7573, 115, 3, '0', ''),
(7574, 115, 4, '0', ''),
(7578, 117, 2, '0', ''),
(7579, 117, 3, '0', ''),
(7580, 117, 4, '0', ''),
(7581, 118, 2, '0', ''),
(7582, 118, 3, '0', ''),
(7583, 118, 4, '0', ''),
(7584, 119, 2, '0', ''),
(7585, 119, 3, '0', ''),
(7586, 119, 4, '0', ''),
(7587, 120, 2, '0', ''),
(7588, 120, 3, '0', ''),
(7589, 120, 4, '0', ''),
(7590, 121, 2, '0', ''),
(7591, 121, 3, '0', ''),
(7592, 121, 4, '0', ''),
(7593, 122, 2, '0', ''),
(7594, 122, 3, '0', ''),
(7595, 122, 4, '0', ''),
(7596, 123, 2, '0', ''),
(7597, 123, 3, '0', ''),
(7598, 123, 4, '0', ''),
(7599, 124, 2, '0', ''),
(7600, 124, 3, '0', ''),
(7601, 124, 4, '0', ''),
(7602, 125, 2, '0', ''),
(7603, 125, 3, '0', ''),
(7604, 125, 4, '0', ''),
(7605, 126, 2, '1', ' , Functional Coverage'),
(7606, 126, 3, '0', ''),
(7607, 126, 4, '0', ''),
(7608, 127, 2, '0', ''),
(7609, 127, 3, '0', ''),
(7610, 127, 4, '0', ''),
(7611, 128, 2, '0', ''),
(7612, 128, 3, '0', ''),
(7613, 128, 4, '0', ''),
(7614, 129, 2, '0', ''),
(7615, 129, 3, '0', ''),
(7616, 129, 4, '0', ''),
(7617, 130, 2, '0', ''),
(7618, 130, 3, '0', ''),
(7619, 130, 4, '0', ''),
(7623, 132, 2, '0', ''),
(7624, 132, 3, '0', ''),
(7625, 132, 4, '0', ''),
(7629, 134, 2, '0', ''),
(7630, 134, 3, '0', ''),
(7631, 134, 4, '0', ''),
(7632, 135, 2, '0', ''),
(7633, 135, 3, '0', ''),
(7634, 135, 4, '0', ''),
(7638, 137, 2, '0', ''),
(7639, 137, 3, '0', ''),
(7640, 137, 4, '0', ''),
(7644, 139, 2, '0', ''),
(7645, 139, 3, '0', ''),
(7646, 139, 4, '0', ''),
(7647, 140, 2, '0', ''),
(7648, 140, 3, '0', ''),
(7649, 140, 4, '0', ''),
(7650, 141, 2, '0', ''),
(7651, 141, 3, '0', ''),
(7652, 141, 4, '0', ''),
(7653, 142, 2, '0', ''),
(7654, 142, 3, '0', ''),
(7655, 142, 4, '0', ''),
(7656, 143, 2, '0', ''),
(7657, 143, 3, '0', ''),
(7658, 143, 4, '0', ''),
(7659, 144, 2, '1', ' , RTL design and verification'),
(7660, 144, 3, '0', ''),
(7661, 144, 4, '0', ''),
(7662, 145, 2, '0', ''),
(7663, 145, 3, '0', ''),
(7664, 145, 4, '0', ''),
(7665, 146, 2, '0', ''),
(7666, 146, 3, '0', ''),
(7667, 146, 4, '0', ''),
(7671, 148, 2, '0', ''),
(7672, 148, 3, '1', ' , layout'),
(7673, 148, 4, '0', ''),
(7674, 149, 2, '1', ' , Architecture'),
(7675, 149, 3, '1', ' , architecture'),
(7676, 149, 4, '0', ''),
(7677, 150, 2, '0', ''),
(7678, 150, 3, '0', ''),
(7679, 150, 4, '0', ''),
(7683, 152, 2, '0', ''),
(7684, 152, 3, '0', ''),
(7685, 152, 4, '0', ''),
(7692, 155, 2, '1', ' , Architecture'),
(7693, 155, 3, '1', ' , architecture'),
(7694, 155, 4, '0', ''),
(7695, 156, 2, '0', ''),
(7696, 156, 3, '0', ''),
(7697, 156, 4, '0', ''),
(7701, 158, 2, '0', ''),
(7702, 158, 3, '0', ''),
(7703, 158, 4, '0', ''),
(7704, 159, 2, '0', ''),
(7705, 159, 3, '0', ''),
(7706, 159, 4, '0', ''),
(7710, 161, 2, '0', ''),
(7711, 161, 3, '0', ''),
(7712, 161, 4, '0', ''),
(7713, 162, 2, '0', ''),
(7714, 162, 3, '0', ''),
(7715, 162, 4, '0', ''),
(7719, 164, 2, '0', ''),
(7720, 164, 3, '0', ''),
(7721, 164, 4, '0', ''),
(7725, 166, 2, '0', ''),
(7726, 166, 3, '0', ''),
(7727, 166, 4, '0', ''),
(7731, 168, 2, '0', ''),
(7732, 168, 3, '0', ''),
(7733, 168, 4, '0', ''),
(7734, 169, 2, '0', ''),
(7735, 169, 3, '0', ''),
(7736, 169, 4, '0', ''),
(7737, 170, 2, '0', ''),
(7738, 170, 3, '0', ''),
(7739, 170, 4, '0', ''),
(7740, 171, 2, '0', ''),
(7741, 171, 3, '0', ''),
(7742, 171, 4, '0', ''),
(7743, 172, 2, '0', ''),
(7744, 172, 3, '0', ''),
(7745, 172, 4, '0', ''),
(7746, 173, 2, '0', ''),
(7747, 173, 3, '0', ''),
(7748, 173, 4, '0', ''),
(7749, 174, 2, '1', ' , UVM'),
(7750, 174, 3, '0', ''),
(7751, 174, 4, '0', ''),
(7752, 175, 2, '0', ''),
(7753, 175, 3, '0', ''),
(7754, 175, 4, '0', ''),
(7755, 176, 2, '0', ''),
(7756, 176, 3, '0', ''),
(7757, 176, 4, '0', ''),
(7758, 177, 2, '0', ''),
(7759, 177, 3, '0', ''),
(7760, 177, 4, '0', ''),
(7761, 178, 2, '0', ''),
(7762, 178, 3, '0', ''),
(7763, 178, 4, '0', ''),
(7767, 180, 2, '0', ''),
(7768, 180, 3, '0', ''),
(7769, 180, 4, '0', ''),
(7770, 181, 2, '0', ''),
(7771, 181, 3, '0', ''),
(7772, 181, 4, '0', ''),
(7773, 182, 2, '0', ''),
(7774, 182, 3, '0', ''),
(7775, 182, 4, '0', ''),
(7776, 183, 2, '0', ''),
(7777, 183, 3, '4', ' , layout , lvs , DRC , LVS'),
(7778, 183, 4, '2', ' , drc , lvs'),
(7779, 184, 2, '0', ''),
(7780, 184, 3, '0', ''),
(7781, 184, 4, '0', ''),
(7782, 185, 2, '1', ' , RTL compiler'),
(7783, 185, 3, '3', ' , lvs , DRC , LVS'),
(7784, 185, 4, '2', ' , drc , lvs'),
(7788, 187, 2, '0', ''),
(7789, 187, 3, '0', ''),
(7790, 187, 4, '0', ''),
(7791, 188, 2, '0', ''),
(7792, 188, 3, '0', ''),
(7793, 188, 4, '0', ''),
(7794, 189, 2, '0', ''),
(7795, 189, 3, '0', ''),
(7796, 189, 4, '0', ''),
(7797, 190, 2, '0', ''),
(7798, 190, 3, '0', ''),
(7799, 190, 4, '0', ''),
(7800, 191, 2, '1', ' , Environment'),
(7801, 191, 3, '0', ''),
(7802, 191, 4, '0', ''),
(7803, 192, 2, '0', ''),
(7804, 192, 3, '0', ''),
(7805, 192, 4, '0', ''),
(7806, 193, 2, '0', ''),
(7807, 193, 3, '0', ''),
(7808, 193, 4, '0', ''),
(7815, 196, 2, '0', ''),
(7816, 196, 3, '0', ''),
(7817, 196, 4, '0', ''),
(7821, 198, 2, '0', ''),
(7822, 198, 3, '0', ''),
(7823, 198, 4, '0', ''),
(7824, 199, 2, '0', ''),
(7825, 199, 3, '0', ''),
(7826, 199, 4, '0', ''),
(7827, 200, 2, '0', ''),
(7828, 200, 3, '0', ''),
(7829, 200, 4, '0', ''),
(7836, 203, 2, '0', ''),
(7837, 203, 3, '0', ''),
(7838, 203, 4, '0', ''),
(7839, 204, 2, '0', ''),
(7840, 204, 3, '0', ''),
(7841, 204, 4, '0', ''),
(7845, 206, 2, '0', ''),
(7846, 206, 3, '0', ''),
(7847, 206, 4, '0', ''),
(7848, 207, 2, '0', ''),
(7849, 207, 3, '0', ''),
(7850, 207, 4, '0', ''),
(7851, 208, 2, '0', ''),
(7852, 208, 3, '0', ''),
(7853, 208, 4, '0', ''),
(7854, 209, 2, '0', ''),
(7855, 209, 3, '0', ''),
(7856, 209, 4, '0', ''),
(7857, 210, 2, '0', ''),
(7858, 210, 3, '0', ''),
(7859, 210, 4, '0', ''),
(7860, 211, 2, '0', ''),
(7861, 211, 3, '1', ' , SRAM'),
(7862, 211, 4, '0', ''),
(7863, 212, 2, '0', ''),
(7864, 212, 3, '0', ''),
(7865, 212, 4, '0', ''),
(7875, 216, 2, '0', ''),
(7876, 216, 3, '0', ''),
(7877, 216, 4, '0', ''),
(7878, 217, 2, '0', ''),
(7879, 217, 3, '0', ''),
(7880, 217, 4, '0', ''),
(7881, 218, 2, '0', ''),
(7882, 218, 3, '0', ''),
(7883, 218, 4, '0', ''),
(7887, 220, 2, '0', ''),
(7888, 220, 3, '0', ''),
(7889, 220, 4, '0', ''),
(7890, 221, 2, '0', ''),
(7891, 221, 3, '0', ''),
(7892, 221, 4, '0', ''),
(7893, 222, 2, '0', ''),
(7894, 222, 3, '0', ''),
(7895, 222, 4, '0', ''),
(7896, 223, 2, '0', ''),
(7897, 223, 3, '0', ''),
(7898, 223, 4, '0', ''),
(7899, 224, 2, '0', ''),
(7900, 224, 3, '0', ''),
(7901, 224, 4, '0', ''),
(7905, 226, 2, '0', ''),
(7906, 226, 3, '0', ''),
(7907, 226, 4, '0', ''),
(7908, 227, 2, '0', ''),
(7909, 227, 3, '0', ''),
(7910, 227, 4, '0', ''),
(7911, 228, 2, '0', ''),
(7912, 228, 3, '0', ''),
(7913, 228, 4, '0', ''),
(7914, 229, 2, '0', ''),
(7915, 229, 3, '0', ''),
(7916, 229, 4, '0', ''),
(7923, 232, 2, '0', ''),
(7924, 232, 3, '0', ''),
(7925, 232, 4, '0', ''),
(7926, 233, 2, '0', ''),
(7927, 233, 3, '0', ''),
(7928, 233, 4, '0', ''),
(7932, 235, 2, '0', ''),
(7933, 235, 3, '0', ''),
(7934, 235, 4, '0', ''),
(7935, 236, 2, '0', ''),
(7936, 236, 3, '0', ''),
(7937, 236, 4, '0', ''),
(7938, 237, 2, '0', ''),
(7939, 237, 3, '0', ''),
(7940, 237, 4, '0', ''),
(7944, 239, 2, '0', ''),
(7945, 239, 3, '0', ''),
(7946, 239, 4, '0', ''),
(7950, 241, 2, '0', ''),
(7951, 241, 3, '0', ''),
(7952, 241, 4, '0', ''),
(7953, 242, 2, '0', ''),
(7954, 242, 3, '0', ''),
(7955, 242, 4, '0', ''),
(7962, 245, 2, '0', ''),
(7963, 245, 3, '0', ''),
(7964, 245, 4, '0', ''),
(7968, 247, 2, '0', ''),
(7969, 247, 3, '0', ''),
(7970, 247, 4, '0', ''),
(7971, 248, 2, '0', ''),
(7972, 248, 3, '0', ''),
(7973, 248, 4, '0', ''),
(7974, 249, 2, '0', ''),
(7975, 249, 3, '0', ''),
(7976, 249, 4, '0', ''),
(7980, 251, 2, '0', ''),
(7981, 251, 3, '0', ''),
(7982, 251, 4, '0', ''),
(7986, 253, 2, '0', ''),
(7987, 253, 3, '0', ''),
(7988, 253, 4, '0', ''),
(7989, 254, 2, '0', ''),
(7990, 254, 3, '0', ''),
(7991, 254, 4, '0', ''),
(7995, 256, 2, '0', ''),
(7996, 256, 3, '0', ''),
(7997, 256, 4, '0', ''),
(8001, 258, 2, '0', ''),
(8002, 258, 3, '0', ''),
(8003, 258, 4, '0', ''),
(8004, 259, 2, '0', ''),
(8005, 259, 3, '0', ''),
(8006, 259, 4, '0', ''),
(8013, 262, 2, '0', ''),
(8014, 262, 3, '0', ''),
(8015, 262, 4, '0', ''),
(8016, 263, 2, '0', ''),
(8017, 263, 3, '0', ''),
(8018, 263, 4, '0', ''),
(8019, 264, 2, '0', ''),
(8020, 264, 3, '0', ''),
(8021, 264, 4, '0', ''),
(8025, 266, 2, '0', ''),
(8026, 266, 3, '1', ' , layout'),
(8027, 266, 4, '0', ''),
(8028, 267, 2, '0', ''),
(8029, 267, 3, '0', ''),
(8030, 267, 4, '0', ''),
(8034, 269, 2, '0', ''),
(8035, 269, 3, '0', ''),
(8036, 269, 4, '0', ''),
(8037, 270, 2, '0', ''),
(8038, 270, 3, '0', ''),
(8039, 270, 4, '0', ''),
(8046, 273, 2, '0', ''),
(8047, 273, 3, '0', ''),
(8048, 273, 4, '0', ''),
(8049, 274, 2, '1', ' , Architecture'),
(8050, 274, 3, '2', ' , SRAM , architecture'),
(8051, 274, 4, '0', ''),
(8052, 275, 2, '0', ''),
(8053, 275, 3, '0', ''),
(8054, 275, 4, '0', ''),
(8058, 277, 2, '0', ''),
(8059, 277, 3, '0', ''),
(8060, 277, 4, '0', ''),
(8061, 278, 2, '0', ''),
(8062, 278, 3, '0', ''),
(8063, 278, 4, '0', ''),
(8064, 279, 2, '0', ''),
(8065, 279, 3, '0', ''),
(8066, 279, 4, '0', ''),
(8067, 280, 2, '0', ''),
(8068, 280, 3, '0', ''),
(8069, 280, 4, '0', ''),
(8073, 282, 2, '0', ''),
(8074, 282, 3, '0', ''),
(8075, 282, 4, '0', ''),
(8076, 283, 2, '0', ''),
(8077, 283, 3, '0', ''),
(8078, 283, 4, '0', ''),
(8088, 287, 2, '0', ''),
(8089, 287, 3, '0', ''),
(8090, 287, 4, '0', ''),
(8091, 288, 2, '0', ''),
(8092, 288, 3, '0', ''),
(8093, 288, 4, '0', ''),
(8094, 289, 2, '0', ''),
(8095, 289, 3, '0', ''),
(8096, 289, 4, '0', ''),
(8097, 290, 2, '0', ''),
(8098, 290, 3, '0', ''),
(8099, 290, 4, '0', ''),
(8100, 291, 2, '0', ''),
(8101, 291, 3, '0', ''),
(8102, 291, 4, '0', ''),
(8106, 293, 2, '0', ''),
(8107, 293, 3, '0', ''),
(8108, 293, 4, '0', ''),
(8109, 294, 2, '0', ''),
(8110, 294, 3, '0', ''),
(8111, 294, 4, '0', ''),
(8112, 295, 2, '0', ''),
(8113, 295, 3, '0', ''),
(8114, 295, 4, '0', ''),
(8121, 298, 2, '0', ''),
(8122, 298, 3, '0', ''),
(8123, 298, 4, '0', ''),
(8124, 299, 2, '0', ''),
(8125, 299, 3, '0', ''),
(8126, 299, 4, '0', ''),
(8130, 301, 2, '0', ''),
(8131, 301, 3, '0', ''),
(8132, 301, 4, '0', ''),
(8133, 302, 2, '0', ''),
(8134, 302, 3, '0', ''),
(8135, 302, 4, '0', ''),
(8136, 303, 2, '0', ''),
(8137, 303, 3, '0', ''),
(8138, 303, 4, '0', ''),
(8142, 305, 2, '0', ''),
(8143, 305, 3, '0', ''),
(8144, 305, 4, '0', ''),
(8145, 306, 2, '0', ''),
(8146, 306, 3, '0', ''),
(8147, 306, 4, '0', ''),
(8148, 307, 2, '0', ''),
(8149, 307, 3, '0', ''),
(8150, 307, 4, '0', ''),
(8154, 309, 2, '0', ''),
(8155, 309, 3, '0', ''),
(8156, 309, 4, '0', ''),
(8160, 311, 2, '0', ''),
(8161, 311, 3, '0', ''),
(8162, 311, 4, '0', ''),
(8166, 313, 2, '0', ''),
(8167, 313, 3, '0', ''),
(8168, 313, 4, '0', ''),
(8169, 314, 2, '0', ''),
(8170, 314, 3, '0', ''),
(8171, 314, 4, '0', ''),
(8172, 315, 2, '0', ''),
(8173, 315, 3, '0', ''),
(8174, 315, 4, '0', ''),
(8175, 316, 2, '0', ''),
(8176, 316, 3, '0', ''),
(8177, 316, 4, '0', ''),
(8178, 317, 2, '1', ' , Architecture'),
(8179, 317, 3, '2', ' , SRAM , architecture'),
(8180, 317, 4, '0', ''),
(8184, 319, 2, '0', ''),
(8185, 319, 3, '0', ''),
(8186, 319, 4, '0', ''),
(8187, 320, 2, '0', ''),
(8188, 320, 3, '0', ''),
(8189, 320, 4, '0', ''),
(8190, 321, 2, '0', ''),
(8191, 321, 3, '0', ''),
(8192, 321, 4, '0', ''),
(8193, 322, 2, '0', ''),
(8194, 322, 3, '0', ''),
(8195, 322, 4, '0', ''),
(8196, 323, 2, '0', ''),
(8197, 323, 3, '0', ''),
(8198, 323, 4, '0', ''),
(8202, 325, 2, '0', ''),
(8203, 325, 3, '0', ''),
(8204, 325, 4, '0', ''),
(8205, 326, 2, '0', ''),
(8206, 326, 3, '0', ''),
(8207, 326, 4, '0', ''),
(8208, 327, 2, '0', ''),
(8209, 327, 3, '0', ''),
(8210, 327, 4, '0', ''),
(8211, 328, 2, '0', ''),
(8212, 328, 3, '0', ''),
(8213, 328, 4, '0', ''),
(8214, 329, 2, '0', ''),
(8215, 329, 3, '0', ''),
(8216, 329, 4, '0', ''),
(8223, 332, 2, '0', ''),
(8224, 332, 3, '0', ''),
(8225, 332, 4, '0', ''),
(8226, 333, 2, '0', ''),
(8227, 333, 3, '0', ''),
(8228, 333, 4, '0', ''),
(8229, 334, 2, '0', ''),
(8230, 334, 3, '0', ''),
(8231, 334, 4, '0', ''),
(8232, 335, 2, '0', ''),
(8233, 335, 3, '0', ''),
(8234, 335, 4, '0', ''),
(8238, 337, 2, '0', ''),
(8239, 337, 3, '0', ''),
(8240, 337, 4, '0', ''),
(8241, 338, 2, '2', ' , Code Coverage , Code Coverage'),
(8242, 338, 3, '0', ''),
(8243, 338, 4, '0', ''),
(8244, 339, 2, '0', ''),
(8245, 339, 3, '0', ''),
(8246, 339, 4, '0', ''),
(8247, 340, 2, '0', ''),
(8248, 340, 3, '0', ''),
(8249, 340, 4, '0', ''),
(8250, 341, 2, '0', ''),
(8251, 341, 3, '4', ' , layout , lvs , DRC , LVS'),
(8252, 341, 4, '2', ' , drc , lvs'),
(8253, 342, 2, '0', ''),
(8254, 342, 3, '0', ''),
(8255, 342, 4, '0', ''),
(8256, 343, 2, '0', ''),
(8257, 343, 3, '0', ''),
(8258, 343, 4, '0', ''),
(8259, 344, 2, '0', ''),
(8260, 344, 3, '0', ''),
(8261, 344, 4, '0', ''),
(8262, 345, 2, '0', ''),
(8263, 345, 3, '0', ''),
(8264, 345, 4, '0', ''),
(8271, 348, 2, '0', ''),
(8272, 348, 3, '0', ''),
(8273, 348, 4, '0', ''),
(8277, 350, 2, '0', ''),
(8278, 350, 3, '0', ''),
(8279, 350, 4, '0', ''),
(8280, 351, 2, '0', ''),
(8281, 351, 3, '0', ''),
(8282, 351, 4, '0', ''),
(8283, 352, 2, '0', ''),
(8284, 352, 3, '0', ''),
(8285, 352, 4, '1', ' , clock frequency'),
(8289, 354, 2, '0', ''),
(8290, 354, 3, '0', ''),
(8291, 354, 4, '0', ''),
(8292, 355, 2, '0', ''),
(8293, 355, 3, '0', ''),
(8294, 355, 4, '0', ''),
(8298, 357, 2, '0', ''),
(8299, 357, 3, '0', ''),
(8300, 357, 4, '0', ''),
(8301, 358, 2, '0', ''),
(8302, 358, 3, '0', ''),
(8303, 358, 4, '0', ''),
(8304, 359, 2, '0', ''),
(8305, 359, 3, '0', ''),
(8306, 359, 4, '0', ''),
(8307, 360, 2, '0', ''),
(8308, 360, 3, '0', ''),
(8309, 360, 4, '0', ''),
(8310, 361, 2, '0', ''),
(8311, 361, 3, '0', ''),
(8312, 361, 4, '0', ''),
(8316, 363, 2, '0', ''),
(8317, 363, 3, '2', ' , SRAM , layout'),
(8318, 363, 4, '1', ' , metals'),
(8319, 364, 2, '0', ''),
(8320, 364, 3, '0', ''),
(8321, 364, 4, '0', ''),
(8322, 365, 2, '0', ''),
(8323, 365, 3, '0', ''),
(8324, 365, 4, '0', ''),
(8325, 366, 2, '0', ''),
(8326, 366, 3, '0', ''),
(8327, 366, 4, '0', ''),
(8328, 367, 2, '0', ''),
(8329, 367, 3, '0', ''),
(8330, 367, 4, '0', ''),
(8331, 368, 2, '0', ''),
(8332, 368, 3, '0', ''),
(8333, 368, 4, '0', ''),
(8340, 371, 2, '0', ''),
(8341, 371, 3, '0', ''),
(8342, 371, 4, '0', ''),
(8343, 372, 2, '0', ''),
(8344, 372, 3, '0', ''),
(8345, 372, 4, '0', ''),
(8349, 374, 2, '0', ''),
(8350, 374, 3, '0', ''),
(8351, 374, 4, '0', ''),
(8352, 375, 2, '0', ''),
(8353, 375, 3, '0', ''),
(8354, 375, 4, '0', ''),
(8355, 376, 2, '0', ''),
(8356, 376, 3, '0', ''),
(8357, 376, 4, '0', ''),
(8358, 377, 2, '0', ''),
(8359, 377, 3, '0', ''),
(8360, 377, 4, '0', ''),
(8361, 378, 2, '0', ''),
(8362, 378, 3, '0', ''),
(8363, 378, 4, '0', ''),
(8364, 379, 2, '0', ''),
(8365, 379, 3, '0', ''),
(8366, 379, 4, '0', ''),
(8367, 380, 2, '0', ''),
(8368, 380, 3, '0', ''),
(8369, 380, 4, '0', ''),
(8370, 381, 2, '0', ''),
(8371, 381, 3, '0', ''),
(8372, 381, 4, '0', ''),
(8373, 382, 2, '0', ''),
(8374, 382, 3, '0', ''),
(8375, 382, 4, '0', ''),
(8376, 383, 2, '0', ''),
(8377, 383, 3, '0', ''),
(8378, 383, 4, '0', ''),
(8379, 384, 2, '0', ''),
(8380, 384, 3, '0', ''),
(8381, 384, 4, '0', ''),
(8385, 386, 2, '0', ''),
(8386, 386, 3, '4', ' , layout , lvs , DRC , LVS'),
(8387, 386, 4, '2', ' , drc , lvs'),
(8388, 387, 2, '0', ''),
(8389, 387, 3, '0', ''),
(8390, 387, 4, '0', ''),
(8391, 388, 2, '0', ''),
(8392, 388, 3, '0', ''),
(8393, 388, 4, '0', ''),
(8394, 389, 2, '0', ''),
(8395, 389, 3, '0', ''),
(8396, 389, 4, '0', ''),
(8400, 391, 2, '0', ''),
(8401, 391, 3, '0', ''),
(8402, 391, 4, '0', ''),
(8403, 392, 2, '0', ''),
(8404, 392, 3, '0', ''),
(8405, 392, 4, '0', ''),
(8406, 393, 2, '0', ''),
(8407, 393, 3, '0', ''),
(8408, 393, 4, '0', ''),
(8409, 394, 2, '0', ''),
(8410, 394, 3, '0', ''),
(8411, 394, 4, '0', ''),
(8412, 395, 2, '0', ''),
(8413, 395, 3, '0', ''),
(8414, 395, 4, '0', ''),
(8415, 396, 2, '0', ''),
(8416, 396, 3, '0', ''),
(8417, 396, 4, '0', ''),
(8421, 398, 2, '0', ''),
(8422, 398, 3, '0', ''),
(8423, 398, 4, '0', ''),
(8424, 399, 2, '0', ''),
(8425, 399, 3, '0', ''),
(8426, 399, 4, '0', ''),
(8427, 400, 2, '0', ''),
(8428, 400, 3, '0', ''),
(8429, 400, 4, '0', ''),
(8430, 401, 2, '0', ''),
(8431, 401, 3, '0', ''),
(8432, 401, 4, '0', ''),
(8433, 402, 2, '0', ''),
(8434, 402, 3, '0', ''),
(8435, 402, 4, '0', ''),
(8436, 403, 2, '0', ''),
(8437, 403, 3, '0', ''),
(8438, 403, 4, '0', ''),
(8442, 405, 2, '0', ''),
(8443, 405, 3, '0', ''),
(8444, 405, 4, '0', ''),
(8445, 406, 2, '0', ''),
(8446, 406, 3, '0', ''),
(8447, 406, 4, '0', ''),
(8448, 407, 2, '1', ' , Driver'),
(8449, 407, 3, '1', ' , linux'),
(8450, 407, 4, '1', ' , linux'),
(8451, 408, 2, '0', ''),
(8452, 408, 3, '0', ''),
(8453, 408, 4, '0', ''),
(8454, 409, 2, '0', ''),
(8455, 409, 3, '0', ''),
(8456, 409, 4, '0', ''),
(8457, 410, 2, '0', ''),
(8458, 410, 3, '0', ''),
(8459, 410, 4, '0', ''),
(8466, 413, 2, '0', ''),
(8467, 413, 3, '0', ''),
(8468, 413, 4, '0', ''),
(8469, 414, 2, '0', ''),
(8470, 414, 3, '0', ''),
(8471, 414, 4, '0', ''),
(8472, 415, 2, '0', ''),
(8473, 415, 3, '0', ''),
(8474, 415, 4, '0', ''),
(8475, 416, 2, '0', ''),
(8476, 416, 3, '0', ''),
(8477, 416, 4, '0', ''),
(8478, 417, 2, '0', ''),
(8479, 417, 3, '0', ''),
(8480, 417, 4, '0', ''),
(8481, 418, 2, '0', ''),
(8482, 418, 3, '0', ''),
(8483, 418, 4, '0', ''),
(8484, 419, 2, '0', ''),
(8485, 419, 3, '0', ''),
(8486, 419, 4, '0', ''),
(8487, 420, 2, '0', ''),
(8488, 420, 3, '0', ''),
(8489, 420, 4, '0', ''),
(8493, 422, 2, '0', ''),
(8494, 422, 3, '0', ''),
(8495, 422, 4, '0', ''),
(8496, 423, 2, '0', ''),
(8497, 423, 3, '0', ''),
(8498, 423, 4, '0', ''),
(8505, 426, 2, '0', ''),
(8506, 426, 3, '0', ''),
(8507, 426, 4, '0', ''),
(8508, 427, 2, '0', ''),
(8509, 427, 3, '0', ''),
(8510, 427, 4, '0', ''),
(8511, 428, 2, '0', ''),
(8512, 428, 3, '0', ''),
(8513, 428, 4, '1', ' , reports'),
(8514, 429, 2, '0', ''),
(8515, 429, 3, '0', ''),
(8516, 429, 4, '0', ''),
(8517, 430, 2, '0', ''),
(8518, 430, 3, '0', ''),
(8519, 430, 4, '0', ''),
(8520, 431, 2, '0', ''),
(8521, 431, 3, '0', ''),
(8522, 431, 4, '0', ''),
(8523, 432, 2, '0', ''),
(8524, 432, 3, '0', ''),
(8525, 432, 4, '0', ''),
(8529, 434, 2, '0', ''),
(8530, 434, 3, '0', ''),
(8531, 434, 4, '0', ''),
(8532, 435, 2, '0', ''),
(8533, 435, 3, '0', ''),
(8534, 435, 4, '0', ''),
(8538, 437, 2, '0', ''),
(8539, 437, 3, '0', ''),
(8540, 437, 4, '0', ''),
(8544, 439, 2, '0', ''),
(8545, 439, 3, '0', ''),
(8546, 439, 4, '0', ''),
(8547, 440, 2, '0', ''),
(8548, 440, 3, '0', ''),
(8549, 440, 4, '0', ''),
(8550, 441, 2, '0', ''),
(8551, 441, 3, '0', ''),
(8552, 441, 4, '0', ''),
(8553, 442, 2, '0', ''),
(8554, 442, 3, '0', ''),
(8555, 442, 4, '0', ''),
(8556, 443, 2, '0', ''),
(8557, 443, 3, '0', ''),
(8558, 443, 4, '0', ''),
(8562, 445, 2, '0', ''),
(8563, 445, 3, '0', ''),
(8564, 445, 4, '0', ''),
(8565, 446, 2, '0', ''),
(8566, 446, 3, '0', ''),
(8567, 446, 4, '0', ''),
(8568, 447, 2, '0', ''),
(8569, 447, 3, '0', ''),
(8570, 447, 4, '0', ''),
(8571, 448, 2, '0', ''),
(8572, 448, 3, '0', ''),
(8573, 448, 4, '0', ''),
(8574, 449, 2, '0', ''),
(8575, 449, 3, '0', ''),
(8576, 449, 4, '0', ''),
(8580, 451, 2, '0', ''),
(8581, 451, 3, '0', ''),
(8582, 451, 4, '0', ''),
(8583, 452, 2, '0', ''),
(8584, 452, 3, '0', ''),
(8585, 452, 4, '0', ''),
(8586, 453, 2, '0', ''),
(8587, 453, 3, '0', ''),
(8588, 453, 4, '0', ''),
(8589, 454, 2, '0', ''),
(8590, 454, 3, '0', ''),
(8591, 454, 4, '0', ''),
(8592, 455, 2, '0', ''),
(8593, 455, 3, '0', ''),
(8594, 455, 4, '0', ''),
(8598, 457, 2, '0', ''),
(8599, 457, 3, '0', ''),
(8600, 457, 4, '0', ''),
(8601, 458, 2, '1', ' , RTL design and verification'),
(8602, 458, 3, '0', ''),
(8603, 458, 4, '0', ''),
(8604, 459, 2, '0', ''),
(8605, 459, 3, '0', ''),
(8606, 459, 4, '0', ''),
(8613, 462, 2, '0', ''),
(8614, 462, 3, '0', ''),
(8615, 462, 4, '0', ''),
(8616, 463, 2, '0', ''),
(8617, 463, 3, '0', ''),
(8618, 463, 4, '2', ' , hold , macros'),
(8619, 464, 2, '0', ''),
(8620, 464, 3, '0', ''),
(8621, 464, 4, '0', ''),
(8622, 465, 2, '1', ' , RTL compiler'),
(8623, 465, 3, '0', ''),
(8624, 465, 4, '0', ''),
(8625, 466, 2, '0', ''),
(8626, 466, 3, '0', ''),
(8627, 466, 4, '0', ''),
(8628, 467, 2, '0', ''),
(8629, 467, 3, '0', ''),
(8630, 467, 4, '0', ''),
(8631, 468, 2, '0', ''),
(8632, 468, 3, '0', ''),
(8633, 468, 4, '0', ''),
(8634, 469, 2, '0', ''),
(8635, 469, 3, '0', ''),
(8636, 469, 4, '0', ''),
(8637, 470, 2, '0', ''),
(8638, 470, 3, '0', ''),
(8639, 470, 4, '0', ''),
(8640, 471, 2, '0', ''),
(8641, 471, 3, '0', ''),
(8642, 471, 4, '0', ''),
(8646, 473, 2, '0', ''),
(8647, 473, 3, '0', ''),
(8648, 473, 4, '0', ''),
(8655, 476, 2, '0', ''),
(8656, 476, 3, '0', ''),
(8657, 476, 4, '0', ''),
(8661, 478, 2, '0', ''),
(8662, 478, 3, '0', ''),
(8663, 478, 4, '0', ''),
(8667, 480, 2, '0', ''),
(8668, 480, 3, '0', ''),
(8669, 480, 4, '0', ''),
(8670, 481, 2, '0', ''),
(8671, 481, 3, '0', ''),
(8672, 481, 4, '0', ''),
(8676, 483, 2, '0', ''),
(8677, 483, 3, '0', ''),
(8678, 483, 4, '0', ''),
(8682, 485, 2, '0', ''),
(8683, 485, 3, '0', ''),
(8684, 485, 4, '0', ''),
(8685, 486, 2, '0', ''),
(8686, 486, 3, '0', ''),
(8687, 486, 4, '0', ''),
(8688, 487, 2, '0', ''),
(8689, 487, 3, '0', ''),
(8690, 487, 4, '0', ''),
(8694, 489, 2, '0', ''),
(8695, 489, 3, '0', ''),
(8696, 489, 4, '0', ''),
(8697, 490, 2, '0', ''),
(8698, 490, 3, '0', ''),
(8699, 490, 4, '0', ''),
(8700, 491, 2, '0', ''),
(8701, 491, 3, '0', ''),
(8702, 491, 4, '0', ''),
(8709, 494, 2, '0', ''),
(8710, 494, 3, '0', ''),
(8711, 494, 4, '0', ''),
(8712, 495, 2, '0', ''),
(8713, 495, 3, '0', ''),
(8714, 495, 4, '0', ''),
(8715, 496, 2, '0', ''),
(8716, 496, 3, '0', ''),
(8717, 496, 4, '0', ''),
(8718, 497, 2, '0', ''),
(8719, 497, 3, '0', ''),
(8720, 497, 4, '0', ''),
(8724, 499, 2, '0', ''),
(8725, 499, 3, '0', ''),
(8726, 499, 4, '0', ''),
(8727, 500, 2, '0', ''),
(8728, 500, 3, '0', ''),
(8729, 500, 4, '0', ''),
(8733, 502, 2, '0', ''),
(8734, 502, 3, '0', ''),
(8735, 502, 4, '0', ''),
(8736, 503, 2, '0', ''),
(8737, 503, 3, '0', ''),
(8738, 503, 4, '0', ''),
(8739, 504, 2, '0', ''),
(8740, 504, 3, '0', ''),
(8741, 504, 4, '0', ''),
(8742, 505, 2, '0', ''),
(8743, 505, 3, '0', ''),
(8744, 505, 4, '0', ''),
(8754, 509, 2, '0', ''),
(8755, 509, 3, '0', ''),
(8756, 509, 4, '0', ''),
(8757, 510, 2, '0', ''),
(8758, 510, 3, '0', ''),
(8759, 510, 4, '0', ''),
(8760, 511, 2, '0', ''),
(8761, 511, 3, '0', ''),
(8762, 511, 4, '0', ''),
(8763, 512, 2, '0', ''),
(8764, 512, 3, '0', ''),
(8765, 512, 4, '0', ''),
(8772, 515, 2, '0', ''),
(8773, 515, 3, '0', ''),
(8774, 515, 4, '0', ''),
(8775, 516, 2, '0', ''),
(8776, 516, 3, '0', ''),
(8777, 516, 4, '0', ''),
(8778, 517, 2, '0', ''),
(8779, 517, 3, '0', ''),
(8780, 517, 4, '0', ''),
(8781, 518, 2, '0', ''),
(8782, 518, 3, '0', ''),
(8783, 518, 4, '0', ''),
(8784, 519, 2, '0', ''),
(8785, 519, 3, '0', ''),
(8786, 519, 4, '0', ''),
(8787, 520, 2, '0', ''),
(8788, 520, 3, '0', ''),
(8789, 520, 4, '0', ''),
(8790, 521, 2, '0', ''),
(8791, 521, 3, '0', ''),
(8792, 521, 4, '0', ''),
(8793, 522, 2, '0', ''),
(8794, 522, 3, '0', ''),
(8795, 522, 4, '0', ''),
(8796, 523, 2, '0', ''),
(8797, 523, 3, '0', ''),
(8798, 523, 4, '0', ''),
(8808, 528, 2, '0', ''),
(8809, 528, 3, '0', ''),
(8810, 528, 4, '0', ''),
(8811, 257, 2, '0', ''),
(8812, 257, 3, '0', ''),
(8813, 257, 4, '0', ''),
(8817, 201, 2, '0', ''),
(8818, 201, 3, '0', ''),
(8819, 201, 4, '0', ''),
(8826, 530, 2, '0', ''),
(8827, 530, 3, '0', ''),
(8828, 530, 4, '0', ''),
(8835, 531, 2, '0', ''),
(8836, 531, 3, '0', ''),
(8837, 531, 4, '0', ''),
(8844, 533, 2, '0', ''),
(8845, 533, 3, '0', ''),
(8846, 533, 4, '0', ''),
(8847, 536, 2, '0', ''),
(8848, 536, 3, '0', ''),
(8849, 536, 4, '0', ''),
(8850, 537, 2, '0', ''),
(8851, 537, 3, '0', ''),
(8852, 537, 4, '0', ''),
(8853, 538, 2, '0', ''),
(8854, 538, 3, '0', ''),
(8855, 538, 4, '0', ''),
(8862, 541, 2, '0', ''),
(8863, 541, 3, '0', ''),
(8864, 541, 4, '0', ''),
(8865, 542, 2, '0', ''),
(8866, 542, 3, '0', ''),
(8867, 542, 4, '0', ''),
(8868, 444, 2, '0', ''),
(8869, 444, 3, '0', ''),
(8870, 444, 4, '0', ''),
(8871, 544, 2, '0', ''),
(8872, 544, 3, '0', ''),
(8873, 544, 4, '0', ''),
(8874, 474, 2, '0', ''),
(8875, 474, 3, '0', ''),
(8876, 474, 4, '0', ''),
(8880, 312, 2, '0', ''),
(8881, 312, 3, '0', ''),
(8882, 312, 4, '0', ''),
(8883, 492, 2, '0', ''),
(8884, 492, 3, '0', ''),
(8885, 492, 4, '0', ''),
(8892, 549, 2, '0', ''),
(8893, 549, 3, '0', ''),
(8894, 549, 4, '0', ''),
(8895, 553, 2, '0', ''),
(8896, 553, 3, '0', ''),
(8897, 553, 4, '0', ''),
(8898, 554, 2, '0', ''),
(8899, 554, 3, '0', ''),
(8900, 554, 4, '0', ''),
(8901, 556, 2, '0', ''),
(8902, 556, 3, '0', ''),
(8903, 556, 4, '0', ''),
(8913, 559, 2, '0', ''),
(8914, 559, 3, '0', ''),
(8915, 559, 4, '0', ''),
(8919, 561, 2, '0', ''),
(8920, 561, 3, '0', ''),
(8921, 561, 4, '0', ''),
(8922, 488, 2, '0', ''),
(8923, 488, 3, '0', ''),
(8924, 488, 4, '0', ''),
(8931, 246, 2, '0', ''),
(8932, 246, 3, '0', ''),
(8933, 246, 4, '0', ''),
(8934, 562, 2, '0', ''),
(8935, 562, 3, '1', ' , layout'),
(8936, 562, 4, '0', ''),
(8937, 564, 2, '0', ''),
(8938, 564, 3, '0', ''),
(8939, 564, 4, '0', ''),
(8943, 567, 2, '0', ''),
(8944, 567, 3, '0', ''),
(8945, 567, 4, '0', ''),
(8946, 318, 2, '0', ''),
(8947, 318, 3, '0', ''),
(8948, 318, 4, '0', ''),
(8949, 572, 2, '0', ''),
(8950, 572, 3, '0', ''),
(8951, 572, 4, '0', ''),
(8970, 576, 2, '0', ''),
(8971, 576, 3, '0', ''),
(8972, 576, 4, '0', ''),
(8973, 578, 2, '0', ''),
(8974, 578, 3, '0', ''),
(8975, 578, 4, '0', ''),
(8982, 581, 2, '0', ''),
(8983, 581, 3, '0', ''),
(8984, 581, 4, '0', ''),
(8991, 582, 2, '0', ''),
(8992, 582, 3, '0', ''),
(8993, 582, 4, '0', ''),
(9000, 563, 2, '0', ''),
(9001, 563, 3, '0', ''),
(9002, 563, 4, '0', ''),
(9003, 584, 2, '1', ' , Generator'),
(9004, 584, 3, '1', ' , layout'),
(9005, 584, 4, '1', ' , hold'),
(9006, 586, 2, '0', ''),
(9007, 586, 3, '0', ''),
(9008, 586, 4, '0', ''),
(9036, 588, 2, '0', ''),
(9037, 588, 3, '0', ''),
(9038, 588, 4, '0', ''),
(9039, 589, 2, '0', ''),
(9040, 589, 3, '0', ''),
(9041, 589, 4, '0', ''),
(9045, 425, 2, '0', ''),
(9046, 425, 3, '0', ''),
(9047, 425, 4, '0', ''),
(9075, 595, 2, '0', ''),
(9076, 595, 3, '0', ''),
(9077, 595, 4, '0', ''),
(9078, 600, 2, '0', ''),
(9079, 600, 3, '0', ''),
(9080, 600, 4, '0', ''),
(9084, 602, 2, '0', ''),
(9085, 602, 3, '0', ''),
(9086, 602, 4, '0', ''),
(9087, 604, 2, '0', ''),
(9088, 604, 3, '0', ''),
(9089, 604, 4, '0', ''),
(9102, 608, 2, '0', ''),
(9103, 608, 3, '0', ''),
(9104, 608, 4, '0', ''),
(9108, 609, 2, '0', ''),
(9109, 609, 3, '0', ''),
(9110, 609, 4, '0', ''),
(9111, 297, 2, '0', ''),
(9112, 297, 3, '0', ''),
(9113, 297, 4, '0', ''),
(9132, 611, 2, '1', ' , Driver'),
(9133, 611, 3, '0', ''),
(9134, 611, 4, '0', ''),
(9135, 165, 2, '0', ''),
(9136, 165, 3, '0', ''),
(9137, 165, 4, '0', ''),
(9150, 612, 2, '0', ''),
(9151, 612, 3, '0', ''),
(9152, 612, 4, '0', ''),
(9177, 616, 2, '0', ''),
(9178, 616, 3, '0', ''),
(9179, 616, 4, '0', ''),
(9180, 617, 2, '0', ''),
(9181, 617, 3, '0', ''),
(9182, 617, 4, '0', ''),
(9189, 566, 2, '0', ''),
(9190, 566, 3, '1', ' , SRAM'),
(9191, 566, 4, '0', ''),
(9207, 623, 2, '0', ''),
(9208, 623, 3, '0', ''),
(9209, 623, 4, '0', ''),
(9234, 390, 2, '0', ''),
(9235, 390, 3, '0', ''),
(9236, 390, 4, '0', ''),
(9240, 629, 2, '1', ' , UVM'),
(9241, 629, 3, '0', ''),
(9242, 629, 4, '0', ''),
(9243, 630, 2, '0', ''),
(9244, 630, 3, '4', ' , SRAM , layout , lvs , LVS'),
(9245, 630, 4, '1', ' , lvs'),
(9249, 633, 2, '0', ''),
(9250, 633, 3, '0', ''),
(9251, 633, 4, '0', ''),
(9252, 636, 2, '0', ''),
(9253, 636, 3, '0', ''),
(9254, 636, 4, '0', ''),
(9258, 244, 2, '0', ''),
(9259, 244, 3, '0', ''),
(9260, 244, 4, '0', ''),
(9261, 591, 2, '0', ''),
(9262, 591, 3, '0', ''),
(9263, 591, 4, '0', ''),
(9270, 607, 2, '1', ' , debugging'),
(9271, 607, 3, '0', ''),
(9272, 607, 4, '0', ''),
(9276, 641, 2, '0', ''),
(9277, 641, 3, '0', ''),
(9278, 641, 4, '0', ''),
(9282, 644, 2, '0', ''),
(9283, 644, 3, '0', ''),
(9284, 644, 4, '0', ''),
(9285, 624, 2, '0', ''),
(9286, 624, 3, '0', ''),
(9287, 624, 4, '0', ''),
(9294, 424, 2, '0', ''),
(9295, 424, 3, '0', ''),
(9296, 424, 4, '0', ''),
(9300, 653, 2, '0', ''),
(9301, 653, 3, '0', ''),
(9302, 653, 4, '0', ''),
(9318, 330, 2, '0', ''),
(9319, 330, 3, '0', ''),
(9320, 330, 4, '0', ''),
(9324, 658, 2, '0', ''),
(9325, 658, 3, '0', ''),
(9326, 658, 4, '0', ''),
(9327, 659, 2, '0', ''),
(9328, 659, 3, '0', ''),
(9329, 659, 4, '0', ''),
(9330, 661, 2, '0', ''),
(9331, 661, 3, '2', ' , SRAM , layout'),
(9332, 661, 4, '0', ''),
(9336, 662, 2, '0', ''),
(9337, 662, 3, '0', ''),
(9338, 662, 4, '0', ''),
(9339, 657, 2, '0', ''),
(9340, 657, 3, '0', ''),
(9341, 657, 4, '0', ''),
(9342, 664, 2, '0', ''),
(9343, 664, 3, '0', ''),
(9344, 664, 4, '0', ''),
(9357, 668, 2, '0', ''),
(9358, 668, 3, '0', ''),
(9359, 668, 4, '0', ''),
(9372, 240, 2, '0', ''),
(9373, 240, 3, '0', ''),
(9374, 240, 4, '0', ''),
(9375, 472, 2, '0', ''),
(9376, 472, 3, '0', ''),
(9377, 472, 4, '0', ''),
(9381, 421, 2, '3', ' , UVM , RTL design and verification , Environment'),
(9382, 421, 3, '0', ''),
(9383, 421, 4, '0', ''),
(9387, 268, 2, '0', ''),
(9388, 268, 3, '0', ''),
(9389, 268, 4, '0', ''),
(9390, 673, 2, '0', ''),
(9391, 673, 3, '0', ''),
(9392, 673, 4, '0', ''),
(9393, 672, 2, '1', ' , Architecture'),
(9394, 672, 3, '1', ' , architecture'),
(9395, 672, 4, '0', ''),
(9396, 238, 2, '0', ''),
(9397, 238, 3, '0', ''),
(9398, 238, 4, '0', ''),
(9408, 650, 2, '0', ''),
(9409, 650, 3, '0', ''),
(9410, 650, 4, '0', ''),
(9411, 71, 2, '0', ''),
(9412, 71, 3, '0', ''),
(9413, 71, 4, '0', ''),
(9414, 484, 2, '1', ' , Architecture'),
(9415, 484, 3, '1', ' , architecture'),
(9416, 484, 4, '0', ''),
(9417, 676, 2, '0', ''),
(9418, 676, 3, '0', ''),
(9419, 676, 4, '0', ''),
(9420, 679, 2, '0', ''),
(9421, 679, 3, '0', ''),
(9422, 679, 4, '0', ''),
(9423, 680, 2, '0', ''),
(9424, 680, 3, '0', ''),
(9425, 680, 4, '0', ''),
(9429, 678, 2, '0', ''),
(9430, 678, 3, '0', ''),
(9431, 678, 4, '0', ''),
(9435, 686, 2, '0', ''),
(9436, 686, 3, '0', ''),
(9437, 686, 4, '0', ''),
(9438, 160, 2, '0', ''),
(9439, 160, 3, '0', ''),
(9440, 160, 4, '0', ''),
(9441, 687, 2, '0', ''),
(9442, 687, 3, '0', ''),
(9443, 687, 4, '0', ''),
(9447, 689, 2, '0', ''),
(9448, 689, 3, '0', ''),
(9449, 689, 4, '0', ''),
(9450, 691, 2, '0', ''),
(9451, 691, 3, '0', ''),
(9452, 691, 4, '0', ''),
(9459, 482, 2, '0', ''),
(9460, 482, 3, '0', ''),
(9461, 482, 4, '0', ''),
(9462, 692, 2, '0', ''),
(9463, 692, 3, '0', ''),
(9464, 692, 4, '0', ''),
(9465, 635, 2, '0', ''),
(9466, 635, 3, '0', ''),
(9467, 635, 4, '0', ''),
(9468, 693, 2, '0', ''),
(9469, 693, 3, '0', ''),
(9470, 693, 4, '0', ''),
(9483, 412, 2, '0', ''),
(9484, 412, 3, '0', ''),
(9485, 412, 4, '0', ''),
(9486, 213, 2, '0', ''),
(9487, 213, 3, '0', ''),
(9488, 213, 4, '0', ''),
(9489, 700, 2, '0', ''),
(9490, 700, 3, '0', ''),
(9491, 700, 4, '0', ''),
(9495, 702, 2, '0', ''),
(9496, 702, 3, '0', ''),
(9497, 702, 4, '0', ''),
(9519, 637, 2, '0', ''),
(9520, 637, 3, '0', ''),
(9521, 637, 4, '0', ''),
(9531, 433, 2, '0', ''),
(9532, 433, 3, '0', ''),
(9533, 433, 4, '0', ''),
(9543, 646, 2, '0', ''),
(9544, 646, 3, '0', ''),
(9545, 646, 4, '0', ''),
(9546, 717, 2, '3', ' , Generator , Driver , Monitor'),
(9547, 717, 3, '0', ''),
(9548, 717, 4, '0', ''),
(9549, 706, 2, '0', ''),
(9550, 706, 3, '0', ''),
(9551, 706, 4, '0', ''),
(9555, 720, 2, '0', ''),
(9556, 720, 3, '0', ''),
(9557, 720, 4, '0', ''),
(9558, 722, 2, '0', ''),
(9559, 722, 3, '0', ''),
(9560, 722, 4, '0', ''),
(9561, 723, 2, '0', ''),
(9562, 723, 3, '0', ''),
(9563, 723, 4, '0', ''),
(9564, 726, 2, '0', ''),
(9565, 726, 3, '0', ''),
(9566, 726, 4, '0', ''),
(9567, 727, 2, '0', ''),
(9568, 727, 3, '0', ''),
(9569, 727, 4, '0', ''),
(9570, 728, 2, '0', ''),
(9571, 728, 3, '0', ''),
(9572, 728, 4, '0', ''),
(9579, 725, 2, '0', ''),
(9580, 725, 3, '0', ''),
(9581, 725, 4, '0', ''),
(9582, 729, 2, '0', ''),
(9583, 729, 3, '0', ''),
(9584, 729, 4, '0', ''),
(9585, 163, 2, '0', ''),
(9586, 163, 3, '0', ''),
(9587, 163, 4, '0', ''),
(9588, 733, 2, '0', ''),
(9589, 733, 3, '0', ''),
(9590, 733, 4, '0', ''),
(9594, 734, 2, '0', ''),
(9595, 734, 3, '0', ''),
(9596, 734, 4, '0', ''),
(9618, 738, 2, '0', ''),
(9619, 738, 3, '0', ''),
(9620, 738, 4, '0', ''),
(9630, 740, 2, '0', ''),
(9631, 740, 3, '0', ''),
(9632, 740, 4, '0', ''),
(9636, 743, 2, '0', ''),
(9637, 743, 3, '0', ''),
(9638, 743, 4, '0', ''),
(9639, 741, 2, '0', ''),
(9640, 741, 3, '0', ''),
(9641, 741, 4, '0', ''),
(9642, 730, 2, '0', ''),
(9643, 730, 3, '0', ''),
(9644, 730, 4, '0', ''),
(9645, 744, 2, '0', ''),
(9646, 744, 3, '0', ''),
(9647, 744, 4, '0', ''),
(9651, 746, 2, '0', ''),
(9652, 746, 3, '0', ''),
(9653, 746, 4, '0', ''),
(9663, 751, 2, '0', ''),
(9664, 751, 3, '0', ''),
(9665, 751, 4, '0', ''),
(9666, 754, 2, '0', ''),
(9667, 754, 3, '0', ''),
(9668, 754, 4, '0', ''),
(9669, 755, 2, '0', ''),
(9670, 755, 3, '0', ''),
(9671, 755, 4, '0', ''),
(9672, 757, 2, '0', ''),
(9673, 757, 3, '0', ''),
(9674, 757, 4, '0', ''),
(9675, 756, 2, '0', ''),
(9676, 756, 3, '0', ''),
(9677, 756, 4, '0', ''),
(9678, 758, 2, '0', ''),
(9679, 758, 3, '1', ' , layout'),
(9680, 758, 4, '0', ''),
(9681, 763, 2, '0', ''),
(9682, 763, 3, '0', ''),
(9683, 763, 4, '0', ''),
(9684, 769, 2, '0', ''),
(9685, 769, 3, '0', ''),
(9686, 769, 4, '0', ''),
(9687, 774, 2, '0', ''),
(9688, 774, 3, '0', ''),
(9689, 774, 4, '0', ''),
(9690, 775, 2, '0', ''),
(9691, 775, 3, '0', ''),
(9692, 775, 4, '0', ''),
(9699, 771, 2, '0', ''),
(9700, 771, 3, '0', ''),
(9701, 771, 4, '0', ''),
(9705, 778, 2, '0', ''),
(9706, 778, 3, '0', ''),
(9707, 778, 4, '0', ''),
(9708, 777, 2, '0', ''),
(9709, 777, 3, '0', ''),
(9710, 777, 4, '0', ''),
(9714, 781, 2, '0', ''),
(9715, 781, 3, '0', ''),
(9716, 781, 4, '0', ''),
(9717, 783, 2, '0', ''),
(9718, 783, 3, '0', ''),
(9719, 783, 4, '0', ''),
(9723, 782, 2, '0', ''),
(9724, 782, 3, '0', ''),
(9725, 782, 4, '0', ''),
(9729, 786, 2, '0', ''),
(9730, 786, 3, '0', ''),
(9731, 786, 4, '0', ''),
(9735, 788, 2, '0', ''),
(9736, 788, 3, '0', ''),
(9737, 788, 4, '0', ''),
(9747, 790, 2, '0', ''),
(9748, 790, 3, '0', ''),
(9749, 790, 4, '0', ''),
(9762, 792, 2, '0', ''),
(9763, 792, 3, '0', ''),
(9764, 792, 4, '0', ''),
(9765, 794, 2, '0', ''),
(9766, 794, 3, '0', ''),
(9767, 794, 4, '0', ''),
(9768, 770, 2, '0', ''),
(9769, 770, 3, '0', ''),
(9770, 770, 4, '0', ''),
(9777, 796, 2, '0', ''),
(9778, 796, 3, '0', ''),
(9779, 796, 4, '0', ''),
(9780, 798, 2, '0', ''),
(9781, 798, 3, '0', ''),
(9782, 798, 4, '0', ''),
(9783, 234, 2, '0', ''),
(9784, 234, 3, '0', ''),
(9785, 234, 4, '0', ''),
(9786, 762, 2, '1', ' , Driver'),
(9787, 762, 3, '0', ''),
(9788, 762, 4, '0', ''),
(9789, 803, 2, '0', ''),
(9790, 803, 3, '0', ''),
(9791, 803, 4, '0', ''),
(9795, 802, 2, '0', ''),
(9796, 802, 3, '0', ''),
(9797, 802, 4, '0', ''),
(9810, 225, 2, '0', ''),
(9811, 225, 3, '0', ''),
(9812, 225, 4, '0', ''),
(9813, 805, 2, '0', ''),
(9814, 805, 3, '0', ''),
(9815, 805, 4, '0', ''),
(9816, 271, 2, '0', ''),
(9817, 271, 3, '0', ''),
(9818, 271, 4, '0', ''),
(9843, 816, 2, '0', ''),
(9844, 816, 3, '0', ''),
(9845, 816, 4, '0', ''),
(9846, 818, 2, '0', ''),
(9847, 818, 3, '0', ''),
(9848, 818, 4, '0', ''),
(9855, 479, 2, '0', ''),
(9856, 479, 3, '0', ''),
(9857, 479, 4, '0', ''),
(9870, 276, 2, '0', ''),
(9871, 276, 3, '0', ''),
(9872, 276, 4, '0', ''),
(9873, 824, 2, '0', ''),
(9874, 824, 3, '0', ''),
(9875, 824, 4, '0', ''),
(9885, 822, 2, '0', ''),
(9886, 822, 3, '0', ''),
(9887, 822, 4, '0', ''),
(9900, 825, 2, '0', ''),
(9901, 825, 3, '0', ''),
(9902, 825, 4, '0', ''),
(9903, 133, 2, '0', ''),
(9904, 133, 3, '0', ''),
(9905, 133, 4, '0', ''),
(9906, 830, 2, '0', ''),
(9907, 830, 3, '0', ''),
(9908, 830, 4, '0', ''),
(9909, 832, 2, '0', ''),
(9910, 832, 3, '0', ''),
(9911, 832, 4, '0', ''),
(9912, 833, 2, '0', ''),
(9913, 833, 3, '0', ''),
(9914, 833, 4, '0', ''),
(9915, 836, 2, '0', ''),
(9916, 836, 3, '0', ''),
(9917, 836, 4, '0', ''),
(9921, 837, 2, '0', ''),
(9922, 837, 3, '0', ''),
(9923, 837, 4, '0', ''),
(9924, 543, 2, '0', ''),
(9925, 543, 3, '0', ''),
(9926, 543, 4, '0', ''),
(9927, 456, 2, '0', ''),
(9928, 456, 3, '0', ''),
(9929, 456, 4, '0', ''),
(9930, 194, 2, '0', ''),
(9931, 194, 3, '0', ''),
(9932, 194, 4, '0', ''),
(9936, 842, 2, '0', ''),
(9937, 842, 3, '0', ''),
(9938, 842, 4, '0', ''),
(9939, 845, 2, '0', ''),
(9940, 845, 3, '0', ''),
(9941, 845, 4, '0', ''),
(9942, 850, 2, '0', ''),
(9943, 850, 3, '1', ' , layout'),
(9944, 850, 4, '0', ''),
(9945, 851, 2, '0', ''),
(9946, 851, 3, '0', ''),
(9947, 851, 4, '0', ''),
(9954, 849, 2, '0', ''),
(9955, 849, 3, '0', ''),
(9956, 849, 4, '0', ''),
(9963, 857, 2, '0', ''),
(9964, 857, 3, '0', ''),
(9965, 857, 4, '0', ''),
(9969, 856, 2, '0', ''),
(9970, 856, 3, '0', ''),
(9971, 856, 4, '0', ''),
(9972, 513, 2, '0', ''),
(9973, 513, 3, '0', ''),
(9974, 513, 4, '0', ''),
(9975, 860, 2, '0', ''),
(9976, 860, 3, '0', ''),
(9977, 860, 4, '0', ''),
(9978, 811, 2, '0', ''),
(9979, 811, 3, '0', ''),
(9980, 811, 4, '0', ''),
(9987, 866, 2, '0', ''),
(9988, 866, 3, '0', ''),
(9989, 866, 4, '0', ''),
(9990, 868, 2, '0', ''),
(9991, 868, 3, '0', ''),
(9992, 868, 4, '0', ''),
(9993, 867, 2, '0', ''),
(9994, 867, 3, '0', ''),
(9995, 867, 4, '0', ''),
(9996, 615, 2, '0', ''),
(9997, 615, 3, '0', ''),
(9998, 615, 4, '0', ''),
(10020, 870, 2, '0', ''),
(10021, 870, 3, '0', ''),
(10022, 870, 4, '0', ''),
(10023, 808, 2, '0', ''),
(10024, 808, 3, '0', ''),
(10025, 808, 4, '0', ''),
(10035, 878, 2, '0', ''),
(10036, 878, 3, '0', ''),
(10037, 878, 4, '0', ''),
(10038, 154, 2, '0', ''),
(10039, 154, 3, '0', ''),
(10040, 154, 4, '0', ''),
(10041, 101, 2, '0', ''),
(10042, 101, 3, '0', ''),
(10043, 101, 4, '0', ''),
(10053, 881, 2, '0', ''),
(10054, 881, 3, '0', ''),
(10055, 881, 4, '0', ''),
(10056, 884, 2, '0', ''),
(10057, 884, 3, '0', ''),
(10058, 884, 4, '0', ''),
(10059, 450, 2, '0', ''),
(10060, 450, 3, '0', ''),
(10061, 450, 4, '0', ''),
(10062, 703, 2, '0', ''),
(10063, 703, 3, '0', ''),
(10064, 703, 4, '0', ''),
(10065, 886, 2, '0', ''),
(10066, 886, 3, '0', ''),
(10067, 886, 4, '0', ''),
(10071, 215, 2, '0', ''),
(10072, 215, 3, '0', ''),
(10073, 215, 4, '0', ''),
(10074, 214, 2, '0', ''),
(10075, 214, 3, '0', ''),
(10076, 214, 4, '0', ''),
(10077, 77, 2, '0', ''),
(10078, 77, 3, '0', ''),
(10079, 77, 4, '0', ''),
(10086, 506, 2, '0', ''),
(10087, 506, 3, '0', ''),
(10088, 506, 4, '0', ''),
(10089, 890, 2, '0', ''),
(10090, 890, 3, '0', ''),
(10091, 890, 4, '0', ''),
(10098, 891, 2, '0', ''),
(10099, 891, 3, '0', ''),
(10100, 891, 4, '0', ''),
(10113, 265, 2, '0', ''),
(10114, 265, 3, '0', ''),
(10115, 265, 4, '0', ''),
(10116, 817, 2, '0', ''),
(10117, 817, 3, '0', ''),
(10118, 817, 4, '0', ''),
(10119, 893, 2, '0', ''),
(10120, 893, 3, '0', ''),
(10121, 893, 4, '0', ''),
(10122, 508, 2, '0', ''),
(10123, 508, 3, '0', ''),
(10124, 508, 4, '0', ''),
(10125, 669, 2, '0', ''),
(10126, 669, 3, '0', ''),
(10127, 669, 4, '0', ''),
(10131, 896, 2, '0', ''),
(10132, 896, 3, '0', ''),
(10133, 896, 4, '0', ''),
(10140, 397, 2, '0', ''),
(10141, 397, 3, '0', ''),
(10142, 397, 4, '0', ''),
(10143, 897, 2, '0', ''),
(10144, 897, 3, '0', ''),
(10145, 897, 4, '0', ''),
(10146, 898, 2, '0', ''),
(10147, 898, 3, '0', ''),
(10148, 898, 4, '0', ''),
(10149, 900, 2, '0', ''),
(10150, 900, 3, '0', ''),
(10151, 900, 4, '0', ''),
(10161, 906, 2, '0', ''),
(10162, 906, 3, '0', ''),
(10163, 906, 4, '0', ''),
(10167, 112, 2, '0', ''),
(10168, 112, 3, '0', ''),
(10169, 112, 4, '0', ''),
(10170, 908, 2, '0', ''),
(10171, 908, 3, '0', ''),
(10172, 908, 4, '0', ''),
(10179, 910, 2, '0', ''),
(10180, 910, 3, '0', ''),
(10181, 910, 4, '0', ''),
(10185, 814, 2, '0', ''),
(10186, 814, 3, '0', ''),
(10187, 814, 4, '0', ''),
(10191, 627, 2, '0', ''),
(10192, 627, 3, '0', ''),
(10193, 627, 4, '0', ''),
(10197, 912, 2, '0', ''),
(10198, 912, 3, '0', ''),
(10199, 912, 4, '0', ''),
(10200, 840, 2, '0', ''),
(10201, 840, 3, '0', ''),
(10202, 840, 4, '0', ''),
(10203, 916, 2, '0', ''),
(10204, 916, 3, '0', ''),
(10205, 916, 4, '0', ''),
(10209, 915, 2, '0', ''),
(10210, 915, 3, '0', ''),
(10211, 915, 4, '0', ''),
(10212, 920, 2, '1', ' , Perl'),
(10213, 920, 3, '0', ''),
(10214, 920, 4, '0', ''),
(10215, 921, 2, '0', ''),
(10216, 921, 3, '0', ''),
(10217, 921, 4, '0', ''),
(10221, 585, 2, '0', ''),
(10222, 585, 3, '0', ''),
(10223, 585, 4, '0', ''),
(10230, 925, 2, '0', ''),
(10231, 925, 3, '0', ''),
(10232, 925, 4, '0', ''),
(10236, 927, 2, '0', ''),
(10237, 927, 3, '0', ''),
(10238, 927, 4, '0', ''),
(10248, 931, 2, '0', ''),
(10249, 931, 3, '0', ''),
(10250, 931, 4, '0', ''),
(10251, 932, 2, '0', ''),
(10252, 932, 3, '0', ''),
(10253, 932, 4, '0', ''),
(10254, 933, 2, '0', ''),
(10255, 933, 3, '0', ''),
(10256, 933, 4, '0', ''),
(10257, 934, 2, '0', ''),
(10258, 934, 3, '0', ''),
(10259, 934, 4, '0', ''),
(10260, 935, 2, '0', ''),
(10261, 935, 3, '0', ''),
(10262, 935, 4, '0', ''),
(10263, 937, 2, '0', ''),
(10264, 937, 3, '0', ''),
(10265, 937, 4, '0', ''),
(10266, 938, 2, '5', ' , SystemVerilog , UVM , Driver , Monitor , Environment'),
(10267, 938, 3, '0', ''),
(10268, 938, 4, '0', ''),
(10269, 941, 2, '0', ''),
(10270, 941, 3, '0', ''),
(10271, 941, 4, '0', ''),
(10272, 942, 2, '1', ' , Generator'),
(10273, 942, 3, '0', ''),
(10274, 942, 4, '0', ''),
(10287, 945, 2, '0', ''),
(10288, 945, 3, '0', ''),
(10289, 945, 4, '0', ''),
(10290, 946, 2, '0', ''),
(10291, 946, 3, '0', ''),
(10292, 946, 4, '0', ''),
(10293, 947, 2, '0', ''),
(10294, 947, 3, '0', ''),
(10295, 947, 4, '0', ''),
(10311, 950, 2, '0', ''),
(10312, 950, 3, '0', ''),
(10313, 950, 4, '0', ''),
(10317, 929, 2, '0', ''),
(10318, 929, 3, '0', ''),
(10319, 929, 4, '0', ''),
(10323, 953, 2, '0', ''),
(10324, 953, 3, '0', ''),
(10325, 953, 4, '0', ''),
(10326, 619, 2, '0', ''),
(10327, 619, 3, '0', ''),
(10328, 619, 4, '0', ''),
(10344, 958, 2, '0', ''),
(10345, 958, 3, '0', ''),
(10346, 958, 4, '0', ''),
(10350, 961, 2, '0', ''),
(10351, 961, 3, '0', ''),
(10352, 961, 4, '0', ''),
(10356, 962, 2, '0', ''),
(10357, 962, 3, '0', ''),
(10358, 962, 4, '0', ''),
(10362, 964, 2, '0', ''),
(10363, 964, 3, '0', ''),
(10364, 964, 4, '0', ''),
(10365, 353, 2, '0', ''),
(10366, 353, 3, '0', ''),
(10367, 353, 4, '0', ''),
(10374, 968, 2, '0', ''),
(10375, 968, 3, '0', ''),
(10376, 968, 4, '0', ''),
(10377, 970, 2, '0', ''),
(10378, 970, 3, '0', ''),
(10379, 970, 4, '0', ''),
(10386, 969, 2, '0', ''),
(10387, 969, 3, '0', ''),
(10388, 969, 4, '0', ''),
(10389, 971, 2, '0', ''),
(10390, 971, 3, '0', ''),
(10391, 971, 4, '0', ''),
(10392, 972, 2, '0', ''),
(10393, 972, 3, '0', ''),
(10394, 972, 4, '0', ''),
(10404, 714, 2, '0', ''),
(10405, 714, 3, '0', ''),
(10406, 714, 4, '0', ''),
(10410, 951, 2, '0', ''),
(10411, 951, 3, '0', ''),
(10412, 951, 4, '0', ''),
(10413, 978, 2, '0', ''),
(10414, 978, 3, '0', ''),
(10415, 978, 4, '0', ''),
(10419, 977, 2, '0', ''),
(10420, 977, 3, '0', ''),
(10421, 977, 4, '0', ''),
(10422, 979, 2, '1', ' , Design compiler'),
(10423, 979, 3, '0', ''),
(10424, 979, 4, '0', ''),
(10428, 575, 2, '0', ''),
(10429, 575, 3, '0', ''),
(10430, 575, 4, '0', ''),
(10434, 985, 2, '0', ''),
(10435, 985, 3, '0', ''),
(10436, 985, 4, '0', ''),
(10437, 989, 2, '0', ''),
(10438, 989, 3, '0', ''),
(10439, 989, 4, '0', ''),
(10446, 988, 2, '0', ''),
(10447, 988, 3, '0', ''),
(10448, 988, 4, '0', ''),
(10449, 992, 2, '0', ''),
(10450, 992, 3, '0', ''),
(10451, 992, 4, '0', ''),
(10455, 995, 2, '0', ''),
(10456, 995, 3, '0', ''),
(10457, 995, 4, '0', ''),
(10464, 994, 2, '0', ''),
(10465, 994, 3, '0', ''),
(10466, 994, 4, '0', ''),
(10467, 1001, 2, '0', ''),
(10468, 1001, 3, '0', ''),
(10469, 1001, 4, '0', ''),
(10470, 1000, 2, '0', ''),
(10471, 1000, 3, '0', ''),
(10472, 1000, 4, '0', ''),
(10473, 1002, 2, '0', ''),
(10474, 1002, 3, '0', ''),
(10475, 1002, 4, '0', ''),
(10488, 286, 2, '0', ''),
(10489, 286, 3, '0', ''),
(10490, 286, 4, '0', ''),
(10491, 569, 2, '0', ''),
(10492, 569, 3, '0', ''),
(10493, 569, 4, '0', ''),
(10500, 219, 2, '0', ''),
(10501, 219, 3, '0', ''),
(10502, 219, 4, '0', ''),
(10503, 980, 2, '0', ''),
(10504, 980, 3, '0', ''),
(10505, 980, 4, '0', ''),
(10509, 1004, 2, '1', ' , Architecture'),
(10510, 1004, 3, '1', ' , architecture'),
(10511, 1004, 4, '0', ''),
(10512, 1009, 2, '0', ''),
(10513, 1009, 3, '0', ''),
(10514, 1009, 4, '0', ''),
(10515, 349, 2, '0', ''),
(10516, 349, 3, '0', ''),
(10517, 349, 4, '0', ''),
(10521, 799, 2, '0', ''),
(10522, 799, 3, '0', ''),
(10523, 799, 4, '0', ''),
(10524, 1015, 2, '0', ''),
(10525, 1015, 3, '0', ''),
(10526, 1015, 4, '0', ''),
(10527, 1013, 2, '0', ''),
(10528, 1013, 3, '0', ''),
(10529, 1013, 4, '0', ''),
(10542, 999, 2, '0', ''),
(10543, 999, 3, '0', ''),
(10544, 999, 4, '0', ''),
(10545, 1005, 2, '2', ' , SystemVerilog , RTL design and verification'),
(10546, 1005, 3, '0', ''),
(10547, 1005, 4, '0', ''),
(10551, 1019, 2, '0', ''),
(10552, 1019, 3, '0', ''),
(10553, 1019, 4, '0', ''),
(10572, 1022, 2, '0', ''),
(10573, 1022, 3, '0', ''),
(10574, 1022, 4, '0', ''),
(10575, 1025, 2, '0', ''),
(10576, 1025, 3, '0', ''),
(10577, 1025, 4, '0', ''),
(10590, 1032, 2, '0', ''),
(10591, 1032, 3, '0', ''),
(10592, 1032, 4, '0', ''),
(10593, 1035, 2, '0', ''),
(10594, 1035, 3, '0', ''),
(10595, 1035, 4, '0', ''),
(10599, 1033, 2, '0', ''),
(10600, 1033, 3, '0', ''),
(10601, 1033, 4, '0', ''),
(10605, 1040, 2, '0', ''),
(10606, 1040, 3, '0', ''),
(10607, 1040, 4, '0', ''),
(10611, 1039, 2, '2', ' , Driver , Monitor'),
(10612, 1039, 3, '1', ' , linux'),
(10613, 1039, 4, '1', ' , linux'),
(10614, 1041, 2, '0', ''),
(10615, 1041, 3, '0', ''),
(10616, 1041, 4, '0', ''),
(10617, 147, 2, '0', ''),
(10618, 147, 3, '0', ''),
(10619, 147, 4, '0', ''),
(10620, 1047, 2, '0', ''),
(10621, 1047, 3, '0', ''),
(10622, 1047, 4, '0', ''),
(10626, 1012, 2, '0', ''),
(10627, 1012, 3, '0', ''),
(10628, 1012, 4, '0', ''),
(10629, 1042, 2, '0', ''),
(10630, 1042, 3, '0', ''),
(10631, 1042, 4, '0', ''),
(10632, 1054, 2, '0', ''),
(10633, 1054, 3, '0', ''),
(10634, 1054, 4, '0', ''),
(10641, 1051, 2, '0', ''),
(10642, 1051, 3, '0', ''),
(10643, 1051, 4, '0', ''),
(10644, 1053, 2, '0', ''),
(10645, 1053, 3, '0', ''),
(10646, 1053, 4, '0', ''),
(10662, 300, 2, '1', ' , Environment'),
(10663, 300, 3, '0', ''),
(10664, 300, 4, '0', ''),
(10665, 1058, 2, '0', ''),
(10666, 1058, 3, '0', ''),
(10667, 1058, 4, '0', ''),
(10668, 255, 2, '0', ''),
(10669, 255, 3, '0', ''),
(10670, 255, 4, '0', ''),
(10674, 807, 2, '0', ''),
(10675, 807, 3, '0', ''),
(10676, 807, 4, '0', ''),
(10677, 1062, 2, '0', ''),
(10678, 1062, 3, '0', ''),
(10679, 1062, 4, '0', ''),
(10680, 1061, 2, '0', ''),
(10681, 1061, 3, '0', ''),
(10682, 1061, 4, '0', ''),
(10683, 1028, 2, '0', ''),
(10684, 1028, 3, '0', ''),
(10685, 1028, 4, '0', ''),
(10707, 1067, 2, '0', ''),
(10708, 1067, 3, '0', ''),
(10709, 1067, 4, '0', ''),
(10713, 1068, 2, '0', ''),
(10714, 1068, 3, '0', ''),
(10715, 1068, 4, '0', ''),
(10722, 1069, 2, '0', ''),
(10723, 1069, 3, '0', ''),
(10724, 1069, 4, '0', ''),
(10728, 552, 2, '0', ''),
(10729, 552, 3, '0', ''),
(10730, 552, 4, '0', ''),
(10731, 1016, 2, '0', ''),
(10732, 1016, 3, '0', ''),
(10733, 1016, 4, '0', ''),
(10734, 1073, 2, '0', ''),
(10735, 1073, 3, '0', ''),
(10736, 1073, 4, '0', ''),
(10740, 1075, 2, '0', ''),
(10741, 1075, 3, '0', ''),
(10742, 1075, 4, '0', ''),
(10743, 1078, 2, '0', ''),
(10744, 1078, 3, '0', ''),
(10745, 1078, 4, '0', '');
INSERT INTO `tbl_studentresumekeywords` (`idstudentresumekeywords`, `idstudent`, `idresumetype`, `noofkeywords`, `keywords`) VALUES
(10746, 1076, 2, '0', ''),
(10747, 1076, 3, '0', ''),
(10748, 1076, 4, '0', ''),
(10749, 1077, 2, '0', ''),
(10750, 1077, 3, '0', ''),
(10751, 1077, 4, '0', ''),
(10755, 1080, 2, '0', ''),
(10756, 1080, 3, '0', ''),
(10757, 1080, 4, '0', ''),
(10761, 1084, 2, '0', ''),
(10762, 1084, 3, '0', ''),
(10763, 1084, 4, '0', ''),
(10764, 1087, 2, '0', ''),
(10765, 1087, 3, '0', ''),
(10766, 1087, 4, '0', ''),
(10767, 1085, 2, '0', ''),
(10768, 1085, 3, '0', ''),
(10769, 1085, 4, '0', ''),
(10782, 1088, 2, '0', ''),
(10783, 1088, 3, '0', ''),
(10784, 1088, 4, '0', ''),
(10785, 1094, 2, '0', ''),
(10786, 1094, 3, '0', ''),
(10787, 1094, 4, '0', ''),
(10794, 975, 2, '0', ''),
(10795, 975, 3, '0', ''),
(10796, 975, 4, '0', ''),
(10800, 1099, 2, '0', ''),
(10801, 1099, 3, '0', ''),
(10802, 1099, 4, '0', ''),
(10803, 1101, 2, '0', ''),
(10804, 1101, 3, '0', ''),
(10805, 1101, 4, '0', ''),
(10806, 461, 2, '0', ''),
(10807, 461, 3, '0', ''),
(10808, 461, 4, '0', ''),
(10809, 1102, 2, '0', ''),
(10810, 1102, 3, '0', ''),
(10811, 1102, 4, '0', ''),
(10812, 1106, 2, '0', ''),
(10813, 1106, 3, '0', ''),
(10814, 1106, 4, '0', ''),
(10818, 1105, 2, '0', ''),
(10819, 1105, 3, '0', ''),
(10820, 1105, 4, '0', ''),
(10821, 1092, 2, '0', ''),
(10822, 1092, 3, '0', ''),
(10823, 1092, 4, '0', ''),
(10827, 1107, 2, '0', ''),
(10828, 1107, 3, '0', ''),
(10829, 1107, 4, '0', ''),
(10833, 1110, 2, '1', ' , RTL compiler'),
(10834, 1110, 3, '1', ' , layout'),
(10835, 1110, 4, '0', ''),
(10839, 1115, 2, '0', ''),
(10840, 1115, 3, '0', ''),
(10841, 1115, 4, '0', ''),
(10845, 973, 2, '0', ''),
(10846, 973, 3, '0', ''),
(10847, 973, 4, '0', ''),
(10848, 1112, 2, '0', ''),
(10849, 1112, 3, '0', ''),
(10850, 1112, 4, '0', ''),
(10851, 1114, 2, '0', ''),
(10852, 1114, 3, '0', ''),
(10853, 1114, 4, '0', ''),
(10854, 1111, 2, '0', ''),
(10855, 1111, 3, '0', ''),
(10856, 1111, 4, '0', ''),
(10857, 1118, 2, '0', ''),
(10858, 1118, 3, '1', ' , linux'),
(10859, 1118, 4, '1', ' , linux'),
(10863, 1120, 2, '0', ''),
(10864, 1120, 3, '0', ''),
(10865, 1120, 4, '0', ''),
(10866, 1121, 2, '0', ''),
(10867, 1121, 3, '0', ''),
(10868, 1121, 4, '0', ''),
(10869, 1124, 2, '0', ''),
(10870, 1124, 3, '0', ''),
(10871, 1124, 4, '0', ''),
(10875, 1095, 2, '0', ''),
(10876, 1095, 3, '0', ''),
(10877, 1095, 4, '0', ''),
(10881, 1125, 2, '0', ''),
(10882, 1125, 3, '0', ''),
(10883, 1125, 4, '0', ''),
(10887, 1128, 2, '0', ''),
(10888, 1128, 3, '0', ''),
(10889, 1128, 4, '0', ''),
(10893, 1129, 2, '0', ''),
(10894, 1129, 3, '0', ''),
(10895, 1129, 4, '0', ''),
(10896, 1132, 2, '0', ''),
(10897, 1132, 3, '0', ''),
(10898, 1132, 4, '0', ''),
(10902, 621, 2, '1', ' , UVM'),
(10903, 621, 3, '0', ''),
(10904, 621, 4, '0', ''),
(10911, 1100, 2, '0', ''),
(10912, 1100, 3, '0', ''),
(10913, 1100, 4, '0', ''),
(10917, 1137, 2, '0', ''),
(10918, 1137, 3, '0', ''),
(10919, 1137, 4, '0', ''),
(10920, 1140, 2, '0', ''),
(10921, 1140, 3, '0', ''),
(10922, 1140, 4, '0', ''),
(10923, 1138, 2, '0', ''),
(10924, 1138, 3, '0', ''),
(10925, 1138, 4, '0', ''),
(10929, 1143, 2, '0', ''),
(10930, 1143, 3, '0', ''),
(10931, 1143, 4, '0', ''),
(10932, 1144, 2, '0', ''),
(10933, 1144, 3, '0', ''),
(10934, 1144, 4, '0', ''),
(10950, 1147, 2, '0', ''),
(10951, 1147, 3, '0', ''),
(10952, 1147, 4, '0', ''),
(10953, 1146, 2, '0', ''),
(10954, 1146, 3, '0', ''),
(10955, 1146, 4, '0', ''),
(10962, 1148, 2, '0', ''),
(10963, 1148, 3, '0', ''),
(10964, 1148, 4, '0', ''),
(10968, 1150, 2, '1', ' , RTL compiler'),
(10969, 1150, 3, '0', ''),
(10970, 1150, 4, '0', ''),
(10971, 1151, 2, '0', ''),
(10972, 1151, 3, '0', ''),
(10973, 1151, 4, '0', ''),
(10980, 310, 2, '0', ''),
(10981, 310, 3, '0', ''),
(10982, 310, 4, '0', ''),
(10983, 580, 2, '0', ''),
(10984, 580, 3, '0', ''),
(10985, 580, 4, '0', ''),
(10986, 1070, 2, '0', ''),
(10987, 1070, 3, '0', ''),
(10988, 1070, 4, '0', ''),
(10989, 1154, 2, '0', ''),
(10990, 1154, 3, '0', ''),
(10991, 1154, 4, '0', ''),
(11007, 1156, 2, '0', ''),
(11008, 1156, 3, '0', ''),
(11009, 1156, 4, '0', ''),
(11010, 1155, 2, '0', ''),
(11011, 1155, 3, '0', ''),
(11012, 1155, 4, '0', ''),
(11013, 1158, 2, '1', ' , Environment'),
(11014, 1158, 3, '0', ''),
(11015, 1158, 4, '0', ''),
(11034, 1165, 2, '0', ''),
(11035, 1165, 3, '0', ''),
(11036, 1165, 4, '0', ''),
(11037, 1168, 2, '0', ''),
(11038, 1168, 3, '0', ''),
(11039, 1168, 4, '0', ''),
(11043, 1169, 2, '0', ''),
(11044, 1169, 3, '0', ''),
(11045, 1169, 4, '0', ''),
(11049, 1170, 2, '0', ''),
(11050, 1170, 3, '0', ''),
(11051, 1170, 4, '0', ''),
(11064, 1172, 2, '0', ''),
(11065, 1172, 3, '0', ''),
(11066, 1172, 4, '0', ''),
(11073, 1175, 2, '0', ''),
(11074, 1175, 3, '0', ''),
(11075, 1175, 4, '0', ''),
(11076, 1176, 2, '0', ''),
(11077, 1176, 3, '0', ''),
(11078, 1176, 4, '0', ''),
(11082, 1179, 2, '0', ''),
(11083, 1179, 3, '0', ''),
(11084, 1179, 4, '0', ''),
(11085, 1177, 2, '0', ''),
(11086, 1177, 3, '0', ''),
(11087, 1177, 4, '0', ''),
(11088, 1142, 2, '0', ''),
(11089, 1142, 3, '0', ''),
(11090, 1142, 4, '0', ''),
(11094, 1182, 2, '0', ''),
(11095, 1182, 3, '0', ''),
(11096, 1182, 4, '0', ''),
(11097, 1166, 2, '0', ''),
(11098, 1166, 3, '0', ''),
(11099, 1166, 4, '0', ''),
(11100, 1184, 2, '0', ''),
(11101, 1184, 3, '0', ''),
(11102, 1184, 4, '0', ''),
(11106, 1185, 2, '0', ''),
(11107, 1185, 3, '0', ''),
(11108, 1185, 4, '0', ''),
(11112, 1186, 2, '0', ''),
(11113, 1186, 3, '0', ''),
(11114, 1186, 4, '0', ''),
(11115, 626, 2, '0', ''),
(11116, 626, 3, '0', ''),
(11117, 626, 4, '0', ''),
(11136, 959, 2, '0', ''),
(11137, 959, 3, '0', ''),
(11138, 959, 4, '0', ''),
(11142, 862, 2, '0', ''),
(11143, 862, 3, '0', ''),
(11144, 862, 4, '0', ''),
(11151, 1191, 2, '0', ''),
(11152, 1191, 3, '0', ''),
(11153, 1191, 4, '0', ''),
(11157, 1194, 2, '0', ''),
(11158, 1194, 3, '0', ''),
(11159, 1194, 4, '0', ''),
(11160, 1195, 2, '0', ''),
(11161, 1195, 3, '0', ''),
(11162, 1195, 4, '0', ''),
(11163, 1174, 2, '0', ''),
(11164, 1174, 3, '0', ''),
(11165, 1174, 4, '0', ''),
(11172, 167, 2, '0', ''),
(11173, 167, 3, '0', ''),
(11174, 167, 4, '0', ''),
(11175, 1196, 2, '0', ''),
(11176, 1196, 3, '0', ''),
(11177, 1196, 4, '0', ''),
(11178, 1199, 2, '0', ''),
(11179, 1199, 3, '0', ''),
(11180, 1199, 4, '0', ''),
(11184, 736, 2, '1', ' , Architecture'),
(11185, 736, 3, '1', ' , architecture'),
(11186, 736, 4, '0', ''),
(11187, 1201, 2, '0', ''),
(11188, 1201, 3, '0', ''),
(11189, 1201, 4, '0', ''),
(11196, 1203, 2, '0', ''),
(11197, 1203, 3, '0', ''),
(11198, 1203, 4, '0', ''),
(11199, 1205, 2, '0', ''),
(11200, 1205, 3, '0', ''),
(11201, 1205, 4, '0', ''),
(11202, 974, 2, '0', ''),
(11203, 974, 3, '0', ''),
(11204, 974, 4, '0', ''),
(11205, 1206, 2, '0', ''),
(11206, 1206, 3, '0', ''),
(11207, 1206, 4, '0', ''),
(11208, 1207, 2, '0', ''),
(11209, 1207, 3, '0', ''),
(11210, 1207, 4, '0', ''),
(11223, 1210, 2, '0', ''),
(11224, 1210, 3, '0', ''),
(11225, 1210, 4, '0', ''),
(11226, 1212, 2, '0', ''),
(11227, 1212, 3, '0', ''),
(11228, 1212, 4, '0', ''),
(11229, 1211, 2, '0', ''),
(11230, 1211, 3, '0', ''),
(11231, 1211, 4, '0', ''),
(11232, 1213, 2, '1', ' , Monitor'),
(11233, 1213, 3, '0', ''),
(11234, 1213, 4, '0', ''),
(11235, 593, 2, '1', ' , Driver'),
(11236, 593, 3, '1', ' , layout'),
(11237, 593, 4, '0', ''),
(11238, 990, 2, '0', ''),
(11239, 990, 3, '0', ''),
(11240, 990, 4, '0', ''),
(11244, 1215, 2, '0', ''),
(11245, 1215, 3, '0', ''),
(11246, 1215, 4, '0', ''),
(11247, 1216, 2, '0', ''),
(11248, 1216, 3, '0', ''),
(11249, 1216, 4, '0', ''),
(11262, 1219, 2, '0', ''),
(11263, 1219, 3, '0', ''),
(11264, 1219, 4, '0', ''),
(11265, 1081, 2, '0', ''),
(11266, 1081, 3, '0', ''),
(11267, 1081, 4, '0', ''),
(11274, 1222, 2, '0', ''),
(11275, 1222, 3, '0', ''),
(11276, 1222, 4, '0', ''),
(11280, 1220, 2, '1', ' , Environment'),
(11281, 1220, 3, '0', ''),
(11282, 1220, 4, '0', ''),
(11283, 1224, 2, '0', ''),
(11284, 1224, 3, '0', ''),
(11285, 1224, 4, '0', ''),
(11295, 1230, 2, '0', ''),
(11296, 1230, 3, '0', ''),
(11297, 1230, 4, '0', ''),
(11307, 1237, 2, '0', ''),
(11308, 1237, 3, '0', ''),
(11309, 1237, 4, '0', ''),
(11310, 1197, 2, '0', ''),
(11311, 1197, 3, '4', ' , layout , lvs , DRC , LVS'),
(11312, 1197, 4, '2', ' , drc , lvs'),
(11316, 1239, 2, '0', ''),
(11317, 1239, 3, '0', ''),
(11318, 1239, 4, '0', ''),
(11322, 1241, 2, '0', ''),
(11323, 1241, 3, '0', ''),
(11324, 1241, 4, '0', ''),
(11328, 1240, 2, '4', ' , SystemVerilog , UVM , Protocols , Environment'),
(11329, 1240, 3, '0', ''),
(11330, 1240, 4, '0', ''),
(11337, 304, 2, '0', ''),
(11338, 304, 3, '0', ''),
(11339, 304, 4, '0', ''),
(11340, 1244, 2, '0', ''),
(11341, 1244, 3, '0', ''),
(11342, 1244, 4, '0', ''),
(11349, 285, 2, '0', ''),
(11350, 285, 3, '0', ''),
(11351, 285, 4, '0', ''),
(11355, 1159, 2, '0', ''),
(11356, 1159, 3, '0', ''),
(11357, 1159, 4, '0', ''),
(11361, 1246, 2, '0', ''),
(11362, 1246, 3, '0', ''),
(11363, 1246, 4, '0', ''),
(11364, 411, 2, '0', ''),
(11365, 411, 3, '0', ''),
(11366, 411, 4, '0', ''),
(11367, 1249, 2, '0', ''),
(11368, 1249, 3, '0', ''),
(11369, 1249, 4, '0', ''),
(11370, 205, 2, '0', ''),
(11371, 205, 3, '0', ''),
(11372, 205, 4, '0', ''),
(11376, 1003, 2, '0', ''),
(11377, 1003, 3, '0', ''),
(11378, 1003, 4, '0', ''),
(11379, 1252, 2, '0', ''),
(11380, 1252, 3, '0', ''),
(11381, 1252, 4, '0', ''),
(11382, 1254, 2, '0', ''),
(11383, 1254, 3, '0', ''),
(11384, 1254, 4, '0', ''),
(11385, 1255, 2, '0', ''),
(11386, 1255, 3, '0', ''),
(11387, 1255, 4, '0', ''),
(11388, 1257, 2, '0', ''),
(11389, 1257, 3, '0', ''),
(11390, 1257, 4, '0', ''),
(11391, 1258, 2, '0', ''),
(11392, 1258, 3, '0', ''),
(11393, 1258, 4, '0', ''),
(11394, 507, 2, '0', ''),
(11395, 507, 3, '0', ''),
(11396, 507, 4, '0', ''),
(11406, 369, 2, '0', ''),
(11407, 369, 3, '0', ''),
(11408, 369, 4, '0', ''),
(11415, 1260, 2, '0', ''),
(11416, 1260, 3, '0', ''),
(11417, 1260, 4, '0', ''),
(11436, 1269, 2, '0', ''),
(11437, 1269, 3, '0', ''),
(11438, 1269, 4, '0', ''),
(11439, 1183, 2, '0', ''),
(11440, 1183, 3, '0', ''),
(11441, 1183, 4, '0', ''),
(11442, 1271, 2, '0', ''),
(11443, 1271, 3, '2', ' , layout , DRC'),
(11444, 1271, 4, '1', ' , drc'),
(11448, 1273, 2, '0', ''),
(11449, 1273, 3, '0', ''),
(11450, 1273, 4, '0', ''),
(11451, 1270, 2, '0', ''),
(11452, 1270, 3, '0', ''),
(11453, 1270, 4, '0', ''),
(11457, 885, 2, '0', ''),
(11458, 885, 3, '0', ''),
(11459, 885, 4, '0', ''),
(11466, 1275, 2, '0', ''),
(11467, 1275, 3, '0', ''),
(11468, 1275, 4, '0', ''),
(11469, 1276, 2, '0', ''),
(11470, 1276, 3, '0', ''),
(11471, 1276, 4, '0', ''),
(11490, 1277, 2, '0', ''),
(11491, 1277, 3, '0', ''),
(11492, 1277, 4, '0', ''),
(11493, 957, 2, '0', ''),
(11494, 957, 3, '0', ''),
(11495, 957, 4, '0', ''),
(11496, 1279, 2, '0', ''),
(11497, 1279, 3, '0', ''),
(11498, 1279, 4, '0', ''),
(11499, 954, 2, '0', ''),
(11500, 954, 3, '0', ''),
(11501, 954, 4, '0', ''),
(11502, 404, 2, '0', ''),
(11503, 404, 3, '0', ''),
(11504, 404, 4, '0', ''),
(11505, 250, 2, '0', ''),
(11506, 250, 3, '0', ''),
(11507, 250, 4, '0', ''),
(11508, 1288, 2, '0', ''),
(11509, 1288, 3, '0', ''),
(11510, 1288, 4, '0', ''),
(11517, 1291, 2, '0', ''),
(11518, 1291, 3, '0', ''),
(11519, 1291, 4, '0', ''),
(11520, 1287, 2, '0', ''),
(11521, 1287, 3, '0', ''),
(11522, 1287, 4, '0', ''),
(11523, 1290, 2, '0', ''),
(11524, 1290, 3, '0', ''),
(11525, 1290, 4, '0', ''),
(11526, 1245, 2, '0', ''),
(11527, 1245, 3, '0', ''),
(11528, 1245, 4, '0', ''),
(11529, 1289, 2, '0', ''),
(11530, 1289, 3, '0', ''),
(11531, 1289, 4, '0', ''),
(11538, 1292, 2, '0', ''),
(11539, 1292, 3, '0', ''),
(11540, 1292, 4, '0', ''),
(11541, 1299, 2, '0', ''),
(11542, 1299, 3, '0', ''),
(11543, 1299, 4, '0', ''),
(11544, 1298, 2, '0', ''),
(11545, 1298, 3, '0', ''),
(11546, 1298, 4, '0', ''),
(11547, 1300, 2, '0', ''),
(11548, 1300, 3, '0', ''),
(11549, 1300, 4, '0', ''),
(11550, 1295, 2, '0', ''),
(11551, 1295, 3, '0', ''),
(11552, 1295, 4, '0', ''),
(11562, 1302, 2, '0', ''),
(11563, 1302, 3, '0', ''),
(11564, 1302, 4, '0', ''),
(11568, 1192, 2, '0', ''),
(11569, 1192, 3, '0', ''),
(11570, 1192, 4, '0', ''),
(11577, 1247, 2, '1', ' , Environment'),
(11578, 1247, 3, '0', ''),
(11579, 1247, 4, '0', ''),
(11580, 1309, 2, '0', ''),
(11581, 1309, 3, '0', ''),
(11582, 1309, 4, '0', ''),
(11583, 928, 2, '0', ''),
(11584, 928, 3, '0', ''),
(11585, 928, 4, '0', ''),
(11586, 699, 2, '0', ''),
(11587, 699, 3, '0', ''),
(11588, 699, 4, '0', ''),
(11592, 1308, 2, '0', ''),
(11593, 1308, 3, '0', ''),
(11594, 1308, 4, '0', ''),
(11595, 1313, 2, '0', ''),
(11596, 1313, 3, '0', ''),
(11597, 1313, 4, '0', ''),
(11598, 1314, 2, '0', ''),
(11599, 1314, 3, '0', ''),
(11600, 1314, 4, '0', ''),
(11601, 1316, 2, '0', ''),
(11602, 1316, 3, '0', ''),
(11603, 1316, 4, '0', ''),
(11604, 1315, 2, '0', ''),
(11605, 1315, 3, '0', ''),
(11606, 1315, 4, '0', ''),
(11622, 1320, 2, '0', ''),
(11623, 1320, 3, '0', ''),
(11624, 1320, 4, '0', ''),
(11631, 1323, 2, '0', ''),
(11632, 1323, 3, '0', ''),
(11633, 1323, 4, '0', ''),
(11634, 1324, 2, '0', ''),
(11635, 1324, 3, '0', ''),
(11636, 1324, 4, '0', ''),
(11640, 1327, 2, '0', ''),
(11641, 1327, 3, '0', ''),
(11642, 1327, 4, '0', ''),
(11646, 1328, 2, '0', ''),
(11647, 1328, 3, '0', ''),
(11648, 1328, 4, '0', ''),
(11652, 1330, 2, '0', ''),
(11653, 1330, 3, '0', ''),
(11654, 1330, 4, '0', ''),
(11658, 1311, 2, '0', ''),
(11659, 1311, 3, '0', ''),
(11660, 1311, 4, '0', ''),
(11661, 1332, 2, '0', ''),
(11662, 1332, 3, '0', ''),
(11663, 1332, 4, '0', ''),
(11667, 574, 2, '0', ''),
(11668, 574, 3, '0', ''),
(11669, 574, 4, '0', ''),
(11670, 1334, 2, '0', ''),
(11671, 1334, 3, '0', ''),
(11672, 1334, 4, '0', ''),
(11673, 1335, 2, '0', ''),
(11674, 1335, 3, '0', ''),
(11675, 1335, 4, '0', ''),
(11676, 1331, 2, '0', ''),
(11677, 1331, 3, '0', ''),
(11678, 1331, 4, '0', ''),
(11679, 1337, 2, '0', ''),
(11680, 1337, 3, '0', ''),
(11681, 1337, 4, '0', ''),
(11682, 871, 2, '3', ' , Design compiler , Testbench , Perl'),
(11683, 871, 3, '0', ''),
(11684, 871, 4, '1', ' , TCL'),
(11685, 1339, 2, '0', ''),
(11686, 1339, 3, '0', ''),
(11687, 1339, 4, '0', ''),
(11688, 573, 2, '0', ''),
(11689, 573, 3, '0', ''),
(11690, 573, 4, '0', ''),
(11694, 1342, 2, '0', ''),
(11695, 1342, 3, '0', ''),
(11696, 1342, 4, '0', ''),
(11697, 195, 2, '0', ''),
(11698, 195, 3, '0', ''),
(11699, 195, 4, '0', ''),
(11703, 1066, 2, '0', ''),
(11704, 1066, 3, '0', ''),
(11705, 1066, 4, '0', ''),
(11706, 1349, 2, '0', ''),
(11707, 1349, 3, '0', ''),
(11708, 1349, 4, '0', ''),
(11712, 438, 2, '0', ''),
(11713, 438, 3, '0', ''),
(11714, 438, 4, '0', ''),
(11718, 1350, 2, '0', ''),
(11719, 1350, 3, '0', ''),
(11720, 1350, 4, '0', ''),
(11730, 1354, 2, '0', ''),
(11731, 1354, 3, '0', ''),
(11732, 1354, 4, '0', ''),
(11736, 1355, 2, '0', ''),
(11737, 1355, 3, '1', ' , layout'),
(11738, 1355, 4, '0', ''),
(11742, 1364, 2, '0', ''),
(11743, 1364, 3, '0', ''),
(11744, 1364, 4, '0', ''),
(11748, 1363, 2, '0', ''),
(11749, 1363, 3, '0', ''),
(11750, 1363, 4, '0', ''),
(11751, 823, 2, '5', ' , Architecture , UVM , Code Coverage , Code Coverage , Environment'),
(11752, 823, 3, '1', ' , architecture'),
(11753, 823, 4, '0', ''),
(11757, 1366, 2, '0', ''),
(11758, 1366, 3, '0', ''),
(11759, 1366, 4, '0', ''),
(11763, 1367, 2, '0', ''),
(11764, 1367, 3, '0', ''),
(11765, 1367, 4, '0', ''),
(11766, 460, 2, '0', ''),
(11767, 460, 3, '0', ''),
(11768, 460, 4, '0', ''),
(11769, 1023, 2, '0', ''),
(11770, 1023, 3, '0', ''),
(11771, 1023, 4, '0', ''),
(11778, 1368, 2, '0', ''),
(11779, 1368, 3, '0', ''),
(11780, 1368, 4, '0', ''),
(11781, 356, 2, '0', ''),
(11782, 356, 3, '0', ''),
(11783, 356, 4, '0', ''),
(11784, 243, 2, '0', ''),
(11785, 243, 3, '0', ''),
(11786, 243, 4, '0', ''),
(11790, 1375, 2, '1', ' , Environment'),
(11791, 1375, 3, '2', ' , lvs , LVS'),
(11792, 1375, 4, '1', ' , lvs'),
(11793, 1376, 2, '2', ' , UVM , RTL design and verification'),
(11794, 1376, 3, '0', ''),
(11795, 1376, 4, '0', ''),
(11796, 1378, 2, '0', ''),
(11797, 1378, 3, '0', ''),
(11798, 1378, 4, '0', ''),
(11805, 52, 2, '0', ''),
(11806, 52, 3, '0', ''),
(11807, 52, 4, '0', ''),
(11808, 1384, 2, '0', ''),
(11809, 1384, 3, '0', ''),
(11810, 1384, 4, '0', ''),
(11817, 1386, 2, '0', ''),
(11818, 1386, 3, '0', ''),
(11819, 1386, 4, '0', ''),
(11823, 1344, 2, '0', ''),
(11824, 1344, 3, '0', ''),
(11825, 1344, 4, '0', ''),
(11829, 514, 2, '0', ''),
(11830, 514, 3, '0', ''),
(11831, 514, 4, '0', ''),
(11832, 1387, 2, '0', ''),
(11833, 1387, 3, '0', ''),
(11834, 1387, 4, '0', ''),
(11838, 1285, 2, '0', ''),
(11839, 1285, 3, '0', ''),
(11840, 1285, 4, '0', ''),
(11841, 1388, 2, '0', ''),
(11842, 1388, 3, '0', ''),
(11843, 1388, 4, '0', ''),
(11847, 1391, 2, '0', ''),
(11848, 1391, 3, '0', ''),
(11849, 1391, 4, '0', ''),
(11850, 1397, 2, '0', ''),
(11851, 1397, 3, '0', ''),
(11852, 1397, 4, '0', ''),
(11853, 1396, 2, '0', ''),
(11854, 1396, 3, '0', ''),
(11855, 1396, 4, '0', ''),
(11859, 1395, 2, '1', ' , Perl'),
(11860, 1395, 3, '0', ''),
(11861, 1395, 4, '0', ''),
(11862, 1145, 2, '0', ''),
(11863, 1145, 3, '0', ''),
(11864, 1145, 4, '0', ''),
(11865, 1394, 2, '0', ''),
(11866, 1394, 3, '0', ''),
(11867, 1394, 4, '0', ''),
(11868, 1398, 2, '0', ''),
(11869, 1398, 3, '0', ''),
(11870, 1398, 4, '0', ''),
(11871, 1399, 2, '0', ''),
(11872, 1399, 3, '0', ''),
(11873, 1399, 4, '0', ''),
(11877, 590, 2, '0', ''),
(11878, 590, 3, '0', ''),
(11879, 590, 4, '0', ''),
(11883, 1229, 2, '0', ''),
(11884, 1229, 3, '0', ''),
(11885, 1229, 4, '0', ''),
(11889, 1359, 2, '0', ''),
(11890, 1359, 3, '0', ''),
(11891, 1359, 4, '0', ''),
(11892, 1404, 2, '0', ''),
(11893, 1404, 3, '0', ''),
(11894, 1404, 4, '0', ''),
(11901, 1406, 2, '0', ''),
(11902, 1406, 3, '0', ''),
(11903, 1406, 4, '0', ''),
(11904, 292, 2, '0', ''),
(11905, 292, 3, '0', ''),
(11906, 292, 4, '0', ''),
(11913, 1410, 2, '0', ''),
(11914, 1410, 3, '0', ''),
(11915, 1410, 4, '0', ''),
(11916, 1411, 2, '0', ''),
(11917, 1411, 3, '0', ''),
(11918, 1411, 4, '0', ''),
(11919, 1412, 2, '0', ''),
(11920, 1412, 3, '0', ''),
(11921, 1412, 4, '0', ''),
(11925, 1414, 2, '0', ''),
(11926, 1414, 3, '0', ''),
(11927, 1414, 4, '0', ''),
(11931, 1415, 2, '0', ''),
(11932, 1415, 3, '0', ''),
(11933, 1415, 4, '0', ''),
(11934, 1419, 2, '0', ''),
(11935, 1419, 3, '0', ''),
(11936, 1419, 4, '0', ''),
(11940, 1418, 2, '0', ''),
(11941, 1418, 3, '0', ''),
(11942, 1418, 4, '0', ''),
(11943, 1420, 2, '0', ''),
(11944, 1420, 3, '0', ''),
(11945, 1420, 4, '0', ''),
(11946, 1421, 2, '0', ''),
(11947, 1421, 3, '0', ''),
(11948, 1421, 4, '0', ''),
(11955, 1425, 2, '0', ''),
(11956, 1425, 3, '0', ''),
(11957, 1425, 4, '0', ''),
(11958, 1423, 2, '1', ' , Driver'),
(11959, 1423, 3, '0', ''),
(11960, 1423, 4, '0', ''),
(11961, 1424, 2, '0', ''),
(11962, 1424, 3, '0', ''),
(11963, 1424, 4, '0', ''),
(11964, 1427, 2, '0', ''),
(11965, 1427, 3, '0', ''),
(11966, 1427, 4, '0', ''),
(11976, 597, 2, '0', ''),
(11977, 597, 3, '0', ''),
(11978, 597, 4, '0', ''),
(11979, 1428, 2, '0', ''),
(11980, 1428, 3, '0', ''),
(11981, 1428, 4, '0', ''),
(11982, 1178, 2, '0', ''),
(11983, 1178, 3, '0', ''),
(11984, 1178, 4, '0', ''),
(11985, 1431, 2, '0', ''),
(11986, 1431, 3, '0', ''),
(11987, 1431, 4, '0', ''),
(11988, 1430, 2, '0', ''),
(11989, 1430, 3, '0', ''),
(11990, 1430, 4, '0', ''),
(11991, 701, 2, '0', ''),
(11992, 701, 3, '0', ''),
(11993, 701, 4, '0', ''),
(11994, 1433, 2, '0', ''),
(11995, 1433, 3, '0', ''),
(11996, 1433, 4, '0', ''),
(11997, 1434, 2, '0', ''),
(11998, 1434, 3, '0', ''),
(11999, 1434, 4, '0', ''),
(12000, 1436, 2, '0', ''),
(12001, 1436, 3, '0', ''),
(12002, 1436, 4, '0', ''),
(12003, 1437, 2, '0', ''),
(12004, 1437, 3, '0', ''),
(12005, 1437, 4, '0', ''),
(12012, 1439, 2, '0', ''),
(12013, 1439, 3, '0', ''),
(12014, 1439, 4, '0', ''),
(12030, 863, 2, '0', ''),
(12031, 863, 3, '0', ''),
(12032, 863, 4, '0', ''),
(12033, 1444, 2, '0', ''),
(12034, 1444, 3, '0', ''),
(12035, 1444, 4, '0', ''),
(12036, 1446, 2, '0', ''),
(12037, 1446, 3, '0', ''),
(12038, 1446, 4, '0', ''),
(12039, 1449, 2, '0', ''),
(12040, 1449, 3, '0', ''),
(12041, 1449, 4, '0', ''),
(12048, 745, 2, '0', ''),
(12049, 745, 3, '0', ''),
(12050, 745, 4, '0', ''),
(12057, 1450, 2, '0', ''),
(12058, 1450, 3, '0', ''),
(12059, 1450, 4, '0', ''),
(12060, 1445, 2, '0', ''),
(12061, 1445, 3, '0', ''),
(12062, 1445, 4, '0', ''),
(12063, 1452, 2, '0', ''),
(12064, 1452, 3, '0', ''),
(12065, 1452, 4, '0', ''),
(12078, 874, 2, '0', ''),
(12079, 874, 3, '0', ''),
(12080, 874, 4, '0', ''),
(12081, 739, 2, '0', ''),
(12082, 739, 3, '0', ''),
(12083, 739, 4, '0', ''),
(12084, 1358, 2, '0', ''),
(12085, 1358, 3, '0', ''),
(12086, 1358, 4, '0', ''),
(12087, 1455, 2, '0', ''),
(12088, 1455, 3, '0', ''),
(12089, 1455, 4, '0', ''),
(12090, 1456, 2, '0', ''),
(12091, 1456, 3, '0', ''),
(12092, 1456, 4, '0', ''),
(12093, 102, 2, '0', ''),
(12094, 102, 3, '0', ''),
(12095, 102, 4, '0', ''),
(12099, 1458, 2, '0', ''),
(12100, 1458, 3, '0', ''),
(12101, 1458, 4, '0', ''),
(12102, 1321, 2, '0', ''),
(12103, 1321, 3, '0', ''),
(12104, 1321, 4, '0', ''),
(12105, 1460, 2, '1', ' , Driver'),
(12106, 1460, 3, '0', ''),
(12107, 1460, 4, '0', ''),
(12120, 1461, 2, '0', ''),
(12121, 1461, 3, '0', ''),
(12122, 1461, 4, '0', ''),
(12123, 1462, 2, '0', ''),
(12124, 1462, 3, '5', ' , SRAM , layout , lvs , DRC , LVS'),
(12125, 1462, 4, '2', ' , drc , lvs'),
(12135, 1464, 2, '0', ''),
(12136, 1464, 3, '0', ''),
(12137, 1464, 4, '0', ''),
(12138, 1438, 2, '0', ''),
(12139, 1438, 3, '0', ''),
(12140, 1438, 4, '0', ''),
(12159, 296, 2, '0', ''),
(12160, 296, 3, '0', ''),
(12161, 296, 4, '0', ''),
(12162, 1469, 2, '0', ''),
(12163, 1469, 3, '0', ''),
(12164, 1469, 4, '0', ''),
(12165, 1470, 2, '0', ''),
(12166, 1470, 3, '0', ''),
(12167, 1470, 4, '0', ''),
(12168, 963, 2, '0', ''),
(12169, 963, 3, '0', ''),
(12170, 963, 4, '0', ''),
(12171, 151, 2, '0', ''),
(12172, 151, 3, '0', ''),
(12173, 151, 4, '0', ''),
(12174, 1472, 2, '0', ''),
(12175, 1472, 3, '0', ''),
(12176, 1472, 4, '0', ''),
(12180, 1475, 2, '0', ''),
(12181, 1475, 3, '0', ''),
(12182, 1475, 4, '0', ''),
(12183, 710, 2, '0', ''),
(12184, 710, 3, '0', ''),
(12185, 710, 4, '0', ''),
(12186, 1477, 2, '0', ''),
(12187, 1477, 3, '0', ''),
(12188, 1477, 4, '0', ''),
(12195, 1478, 2, '0', ''),
(12196, 1478, 3, '0', ''),
(12197, 1478, 4, '0', ''),
(12198, 1481, 2, '0', ''),
(12199, 1481, 3, '0', ''),
(12200, 1481, 4, '0', ''),
(12204, 1484, 2, '0', ''),
(12205, 1484, 3, '0', ''),
(12206, 1484, 4, '0', ''),
(12207, 1476, 2, '0', ''),
(12208, 1476, 3, '0', ''),
(12209, 1476, 4, '0', ''),
(12210, 1486, 2, '0', ''),
(12211, 1486, 3, '0', ''),
(12212, 1486, 4, '0', ''),
(12213, 1485, 2, '0', ''),
(12214, 1485, 3, '0', ''),
(12215, 1485, 4, '0', ''),
(12216, 1489, 2, '0', ''),
(12217, 1489, 3, '0', ''),
(12218, 1489, 4, '0', ''),
(12219, 797, 2, '0', ''),
(12220, 797, 3, '0', ''),
(12221, 797, 4, '0', ''),
(12222, 1490, 2, '0', ''),
(12223, 1490, 3, '0', ''),
(12224, 1490, 4, '0', ''),
(12225, 1018, 2, '0', ''),
(12226, 1018, 3, '0', ''),
(12227, 1018, 4, '0', ''),
(12228, 1487, 2, '0', ''),
(12229, 1487, 3, '0', ''),
(12230, 1487, 4, '0', ''),
(12231, 1463, 2, '0', ''),
(12232, 1463, 3, '0', ''),
(12233, 1463, 4, '0', ''),
(12234, 1495, 2, '0', ''),
(12235, 1495, 3, '0', ''),
(12236, 1495, 4, '0', ''),
(12237, 1496, 2, '0', ''),
(12238, 1496, 3, '0', ''),
(12239, 1496, 4, '0', ''),
(12240, 1499, 2, '0', ''),
(12241, 1499, 3, '0', ''),
(12242, 1499, 4, '0', ''),
(12243, 1500, 2, '0', ''),
(12244, 1500, 3, '0', ''),
(12245, 1500, 4, '0', ''),
(12246, 1502, 2, '0', ''),
(12247, 1502, 3, '0', ''),
(12248, 1502, 4, '0', ''),
(12270, 1504, 2, '0', ''),
(12271, 1504, 3, '0', ''),
(12272, 1504, 4, '0', ''),
(12276, 1503, 2, '0', ''),
(12277, 1503, 3, '0', ''),
(12278, 1503, 4, '0', ''),
(12282, 252, 2, '0', ''),
(12283, 252, 3, '0', ''),
(12284, 252, 4, '0', ''),
(12285, 1505, 2, '0', ''),
(12286, 1505, 3, '0', ''),
(12287, 1505, 4, '0', ''),
(12300, 606, 2, '0', ''),
(12301, 606, 3, '0', ''),
(12302, 606, 4, '0', ''),
(12315, 1149, 2, '1', ' , Monitor'),
(12316, 1149, 3, '0', ''),
(12317, 1149, 4, '0', ''),
(12324, 594, 2, '0', ''),
(12325, 594, 3, '3', ' , lvs , DRC , LVS'),
(12326, 594, 4, '2', ' , drc , lvs'),
(12327, 1513, 2, '0', ''),
(12328, 1513, 3, '0', ''),
(12329, 1513, 4, '0', ''),
(12333, 1426, 2, '0', ''),
(12334, 1426, 3, '0', ''),
(12335, 1426, 4, '0', ''),
(12369, 1303, 2, '0', ''),
(12370, 1303, 3, '0', ''),
(12371, 1303, 4, '0', ''),
(12372, 1413, 2, '0', ''),
(12373, 1413, 3, '0', ''),
(12374, 1413, 4, '0', ''),
(12378, 76, 2, '0', ''),
(12379, 76, 3, '0', ''),
(12380, 76, 4, '0', ''),
(12381, 1479, 2, '0', ''),
(12382, 1479, 3, '0', ''),
(12383, 1479, 4, '0', ''),
(12393, 157, 2, '0', ''),
(12394, 157, 3, '0', ''),
(12395, 157, 4, '0', ''),
(12399, 1525, 2, '0', ''),
(12400, 1525, 3, '0', ''),
(12401, 1525, 4, '0', ''),
(12432, 880, 2, '0', ''),
(12433, 880, 3, '0', ''),
(12434, 880, 4, '0', ''),
(12438, 666, 2, '1', ' , Scoreboard'),
(12439, 666, 3, '0', ''),
(12440, 666, 4, '0', ''),
(12447, 1532, 2, '0', ''),
(12448, 1532, 3, '0', ''),
(12449, 1531, 2, '0', ''),
(12450, 1532, 4, '0', ''),
(12451, 1531, 3, '0', ''),
(12452, 1531, 4, '0', ''),
(12453, 1533, 2, '0', ''),
(12454, 1533, 3, '0', ''),
(12455, 1533, 4, '0', ''),
(12465, 331, 2, '0', ''),
(12466, 331, 3, '0', ''),
(12467, 331, 4, '0', ''),
(12468, 1534, 2, '0', ''),
(12469, 1534, 3, '0', ''),
(12470, 1534, 4, '0', ''),
(12471, 1235, 2, '0', ''),
(12472, 1235, 3, '0', ''),
(12473, 1235, 4, '0', ''),
(12474, 1536, 2, '0', ''),
(12475, 1536, 3, '0', ''),
(12476, 1536, 4, '0', ''),
(12501, 1539, 2, '0', ''),
(12502, 1539, 3, '0', ''),
(12503, 1539, 4, '0', ''),
(12504, 260, 2, '0', ''),
(12505, 260, 3, '0', ''),
(12506, 260, 4, '0', ''),
(12507, 1029, 2, '0', ''),
(12508, 1029, 3, '0', ''),
(12509, 1029, 4, '0', ''),
(12510, 548, 2, '1', ' , Design compiler'),
(12511, 548, 3, '0', ''),
(12512, 548, 4, '0', ''),
(12519, 1542, 2, '0', ''),
(12520, 1542, 3, '0', ''),
(12521, 1542, 4, '0', ''),
(12525, 308, 2, '0', ''),
(12526, 308, 3, '0', ''),
(12527, 308, 4, '0', ''),
(12534, 1545, 2, '0', ''),
(12535, 1545, 3, '0', ''),
(12536, 1545, 4, '0', ''),
(12537, 498, 2, '0', ''),
(12538, 498, 3, '0', ''),
(12539, 498, 4, '0', ''),
(12555, 1549, 2, '0', ''),
(12556, 1549, 3, '0', ''),
(12557, 1549, 4, '0', ''),
(12558, 1483, 2, '0', ''),
(12559, 1483, 3, '0', ''),
(12560, 1483, 4, '0', ''),
(12564, 1550, 2, '0', ''),
(12565, 1550, 3, '0', ''),
(12566, 1550, 4, '0', ''),
(12567, 1541, 2, '0', ''),
(12568, 1541, 3, '0', ''),
(12569, 1541, 4, '0', ''),
(12570, 281, 2, '0', ''),
(12571, 281, 3, '0', ''),
(12572, 281, 4, '0', ''),
(12576, 1108, 2, '0', ''),
(12577, 1108, 3, '0', ''),
(12578, 1108, 4, '0', ''),
(12582, 654, 2, '0', ''),
(12583, 654, 3, '0', ''),
(12584, 654, 4, '0', ''),
(12585, 1554, 2, '0', ''),
(12586, 1554, 3, '0', ''),
(12587, 1554, 4, '0', ''),
(12594, 1555, 2, '0', ''),
(12595, 1555, 3, '0', ''),
(12596, 1555, 4, '0', ''),
(12597, 1557, 2, '0', ''),
(12598, 1557, 3, '0', ''),
(12599, 1557, 4, '0', ''),
(12600, 1515, 2, '0', ''),
(12601, 1515, 3, '0', ''),
(12602, 1515, 4, '0', ''),
(12603, 1318, 2, '0', ''),
(12604, 1318, 3, '0', ''),
(12605, 1318, 4, '0', ''),
(12606, 1560, 2, '0', ''),
(12607, 1560, 3, '0', ''),
(12608, 1560, 4, '0', ''),
(12615, 1562, 2, '0', ''),
(12616, 1562, 3, '0', ''),
(12617, 1562, 4, '0', ''),
(12621, 1563, 2, '3', ' , UVM , Protocols , Environment'),
(12622, 1563, 3, '0', ''),
(12623, 1563, 4, '0', ''),
(12624, 986, 2, '0', ''),
(12625, 986, 3, '0', ''),
(12626, 986, 4, '0', ''),
(12630, 1564, 2, '0', ''),
(12631, 1564, 3, '0', ''),
(12632, 1564, 4, '0', ''),
(12633, 1347, 2, '1', ' , debugging'),
(12634, 1347, 3, '0', ''),
(12635, 1347, 4, '0', ''),
(12636, 1568, 2, '0', ''),
(12637, 1568, 3, '0', ''),
(12638, 1568, 4, '0', ''),
(12639, 1561, 2, '4', ' , UVM , Driver , Monitor , Environment'),
(12640, 1561, 3, '0', ''),
(12641, 1561, 4, '0', ''),
(12642, 1065, 2, '0', ''),
(12643, 1065, 3, '0', ''),
(12644, 1065, 4, '0', ''),
(12651, 1570, 2, '0', ''),
(12652, 1570, 3, '0', ''),
(12653, 1570, 4, '0', ''),
(12654, 1082, 2, '0', ''),
(12655, 1082, 3, '0', ''),
(12656, 1082, 4, '0', ''),
(12657, 1519, 2, '0', ''),
(12658, 1519, 3, '0', ''),
(12659, 1519, 4, '0', ''),
(12660, 1573, 2, '0', ''),
(12661, 1573, 3, '0', ''),
(12662, 1573, 4, '0', ''),
(12663, 336, 2, '0', ''),
(12664, 336, 3, '0', ''),
(12665, 336, 4, '0', ''),
(12666, 1574, 2, '0', ''),
(12667, 1574, 3, '0', ''),
(12668, 1574, 4, '0', ''),
(12681, 1575, 2, '0', ''),
(12682, 1575, 3, '0', ''),
(12683, 1575, 4, '0', ''),
(12687, 705, 2, '0', ''),
(12688, 705, 3, '0', ''),
(12689, 705, 4, '0', ''),
(12699, 1553, 2, '0', ''),
(12700, 1553, 3, '0', ''),
(12701, 1553, 4, '0', ''),
(12702, 1373, 2, '0', ''),
(12703, 1373, 3, '0', ''),
(12704, 1373, 4, '0', ''),
(12708, 1578, 2, '0', ''),
(12709, 1578, 3, '0', ''),
(12710, 1578, 4, '0', ''),
(12714, 1190, 2, '0', ''),
(12715, 1190, 3, '0', ''),
(12716, 1190, 4, '0', ''),
(12720, 1582, 2, '0', ''),
(12721, 1582, 3, '0', ''),
(12722, 1582, 4, '0', ''),
(12723, 1583, 2, '1', ' , RTL compiler'),
(12724, 1583, 3, '0', ''),
(12725, 1583, 4, '0', ''),
(12726, 1584, 2, '0', ''),
(12727, 1584, 3, '0', ''),
(12728, 1584, 4, '0', ''),
(12747, 1585, 2, '0', ''),
(12748, 1585, 3, '0', ''),
(12749, 1585, 4, '0', ''),
(12750, 1055, 2, '0', ''),
(12751, 1055, 3, '0', ''),
(12752, 1055, 4, '0', ''),
(12753, 1588, 2, '0', ''),
(12754, 1588, 3, '0', ''),
(12755, 1588, 4, '0', ''),
(12756, 261, 2, '0', ''),
(12757, 261, 3, '0', ''),
(12758, 261, 4, '0', ''),
(12771, 1591, 2, '0', ''),
(12772, 1591, 3, '0', ''),
(12773, 1591, 4, '0', ''),
(12780, 1592, 2, '0', ''),
(12781, 1592, 3, '0', ''),
(12782, 1592, 4, '0', ''),
(12786, 882, 2, '0', ''),
(12787, 882, 3, '0', ''),
(12788, 882, 4, '0', ''),
(12789, 1593, 2, '0', ''),
(12790, 1593, 3, '0', ''),
(12791, 1593, 4, '0', ''),
(12795, 1595, 2, '0', ''),
(12796, 1595, 3, '0', ''),
(12797, 1595, 4, '0', ''),
(12798, 1594, 2, '0', ''),
(12799, 1594, 3, '0', ''),
(12800, 1594, 4, '0', ''),
(12816, 1596, 2, '0', ''),
(12817, 1596, 3, '0', ''),
(12818, 1596, 4, '0', ''),
(12822, 1597, 2, '0', ''),
(12823, 1597, 3, '0', ''),
(12824, 1597, 4, '0', ''),
(12828, 1601, 2, '0', ''),
(12829, 1601, 3, '0', ''),
(12830, 1601, 4, '0', ''),
(12831, 1310, 2, '0', ''),
(12832, 1310, 3, '0', ''),
(12833, 1310, 4, '0', ''),
(12834, 1607, 2, '1', ' , Driver'),
(12835, 1607, 3, '0', ''),
(12836, 1607, 4, '0', ''),
(12852, 1616, 2, '0', ''),
(12853, 1616, 3, '0', ''),
(12854, 1616, 4, '0', ''),
(12855, 116, 2, '0', ''),
(12856, 116, 3, '0', ''),
(12857, 116, 4, '0', ''),
(12861, 1618, 2, '0', ''),
(12862, 1618, 3, '0', ''),
(12863, 1618, 4, '0', ''),
(12864, 1617, 2, '0', ''),
(12865, 1617, 3, '0', ''),
(12866, 1617, 4, '0', ''),
(12867, 1621, 2, '0', ''),
(12868, 1621, 3, '0', ''),
(12869, 1621, 4, '0', ''),
(12891, 1623, 2, '0', ''),
(12892, 1623, 3, '0', ''),
(12893, 1623, 4, '0', ''),
(12894, 1625, 2, '0', ''),
(12895, 1625, 3, '0', ''),
(12896, 1625, 4, '0', ''),
(12900, 1333, 2, '0', ''),
(12901, 1333, 3, '0', ''),
(12902, 1333, 4, '0', ''),
(12903, 1628, 2, '0', ''),
(12904, 1628, 3, '0', ''),
(12905, 1628, 4, '0', ''),
(12906, 905, 2, '1', ' , RTL compiler'),
(12907, 905, 3, '3', ' , lvs , DRC , LVS'),
(12908, 905, 4, '2', ' , drc , lvs'),
(12909, 1630, 2, '0', ''),
(12910, 1630, 3, '0', ''),
(12911, 1630, 4, '0', ''),
(12918, 1634, 2, '0', ''),
(12919, 1634, 3, '0', ''),
(12920, 1634, 4, '0', ''),
(12921, 1635, 2, '0', ''),
(12922, 1635, 3, '0', ''),
(12923, 1635, 4, '0', ''),
(12927, 1637, 2, '0', ''),
(12928, 1637, 3, '0', ''),
(12929, 1637, 4, '0', ''),
(12930, 876, 2, '0', ''),
(12931, 876, 3, '0', ''),
(12932, 876, 4, '0', ''),
(12942, 1641, 2, '0', ''),
(12943, 1641, 3, '0', ''),
(12944, 1641, 4, '0', ''),
(12945, 1643, 2, '0', ''),
(12946, 1643, 3, '0', ''),
(12947, 1643, 4, '0', ''),
(12948, 1645, 2, '0', ''),
(12949, 1645, 3, '0', ''),
(12950, 1645, 4, '0', ''),
(12957, 385, 2, '0', ''),
(12958, 385, 3, '0', ''),
(12959, 385, 4, '0', ''),
(12963, 1646, 2, '0', ''),
(12964, 1646, 3, '0', ''),
(12965, 1646, 4, '0', ''),
(12975, 1520, 2, '0', ''),
(12976, 1520, 3, '0', ''),
(12977, 1520, 4, '0', ''),
(12978, 1261, 2, '0', ''),
(12979, 1261, 3, '0', ''),
(12980, 1261, 4, '0', ''),
(12981, 813, 2, '0', ''),
(12982, 813, 3, '0', ''),
(12983, 813, 4, '0', ''),
(12984, 1265, 2, '0', ''),
(12985, 1265, 3, '0', ''),
(12986, 1265, 4, '0', ''),
(12993, 1648, 2, '0', ''),
(12994, 1648, 3, '0', ''),
(12995, 1648, 4, '0', ''),
(12996, 1649, 2, '0', ''),
(12997, 1649, 3, '0', ''),
(12998, 1649, 4, '0', ''),
(12999, 1228, 2, '0', ''),
(13000, 1228, 3, '0', ''),
(13001, 1228, 4, '0', ''),
(13002, 284, 2, '0', ''),
(13003, 284, 3, '0', ''),
(13004, 284, 4, '0', ''),
(13011, 1652, 2, '0', ''),
(13012, 1652, 3, '0', ''),
(13013, 1652, 4, '0', ''),
(13020, 1659, 2, '0', ''),
(13021, 1659, 3, '0', ''),
(13022, 1659, 4, '0', ''),
(13023, 1647, 2, '0', ''),
(13024, 1647, 3, '0', ''),
(13025, 1647, 4, '0', ''),
(13026, 1655, 2, '0', ''),
(13027, 1655, 3, '0', ''),
(13028, 1655, 4, '0', ''),
(13029, 1656, 2, '0', ''),
(13030, 1656, 3, '0', ''),
(13031, 1656, 4, '0', ''),
(13041, 1663, 2, '0', ''),
(13042, 1663, 3, '0', ''),
(13043, 1663, 4, '0', ''),
(13044, 1667, 2, '0', ''),
(13045, 1667, 3, '0', ''),
(13046, 1667, 4, '0', ''),
(13050, 1666, 2, '0', ''),
(13051, 1666, 3, '0', ''),
(13052, 1666, 4, '0', ''),
(13059, 847, 2, '0', ''),
(13060, 847, 3, '0', ''),
(13061, 847, 4, '0', ''),
(13062, 1661, 2, '0', ''),
(13063, 1661, 3, '0', ''),
(13064, 1661, 4, '0', ''),
(13065, 1672, 2, '0', ''),
(13066, 1672, 3, '0', ''),
(13067, 1672, 4, '0', ''),
(13068, 1660, 2, '0', ''),
(13069, 1660, 3, '0', ''),
(13070, 1660, 4, '0', ''),
(13074, 1658, 2, '0', ''),
(13075, 1658, 3, '0', ''),
(13076, 1658, 4, '0', ''),
(13077, 1669, 2, '0', ''),
(13078, 1669, 3, '0', ''),
(13079, 1669, 4, '0', ''),
(13080, 1670, 2, '0', ''),
(13081, 1670, 3, '0', ''),
(13082, 1670, 4, '0', ''),
(13083, 1677, 2, '0', ''),
(13084, 1677, 3, '0', ''),
(13085, 1677, 4, '0', ''),
(13086, 1674, 2, '0', ''),
(13087, 1674, 3, '0', ''),
(13088, 1674, 4, '0', ''),
(13092, 1671, 2, '0', ''),
(13093, 1671, 3, '0', ''),
(13094, 1671, 4, '0', ''),
(13098, 1683, 2, '0', ''),
(13099, 1683, 3, '0', ''),
(13100, 1683, 4, '0', ''),
(13110, 1010, 2, '3', ' , RTL design and verification , Code Coverage , Code Coverage'),
(13111, 1010, 3, '0', ''),
(13112, 1010, 4, '0', ''),
(13113, 1676, 2, '0', ''),
(13114, 1676, 3, '0', ''),
(13115, 1676, 4, '0', ''),
(13119, 1681, 2, '0', ''),
(13120, 1681, 3, '0', ''),
(13121, 1681, 4, '0', ''),
(13122, 1113, 2, '0', ''),
(13123, 1113, 3, '0', ''),
(13124, 1113, 4, '0', ''),
(13152, 1685, 2, '0', ''),
(13153, 1685, 3, '0', ''),
(13154, 1685, 4, '0', ''),
(13155, 197, 2, '0', ''),
(13156, 197, 3, '0', ''),
(13157, 197, 4, '0', ''),
(13161, 1668, 2, '3', ' , UVM , Functional Coverage , Scoreboard'),
(13162, 1668, 3, '0', ''),
(13163, 1668, 4, '0', ''),
(13167, 1688, 2, '0', ''),
(13168, 1688, 3, '0', ''),
(13169, 1688, 4, '0', ''),
(13170, 1689, 2, '0', ''),
(13171, 1689, 3, '0', ''),
(13172, 1689, 4, '0', ''),
(13173, 1687, 2, '0', ''),
(13174, 1687, 3, '0', ''),
(13175, 1687, 4, '0', ''),
(13176, 1109, 2, '0', ''),
(13177, 1109, 3, '0', ''),
(13178, 1109, 4, '0', ''),
(13179, 1693, 2, '0', ''),
(13180, 1693, 3, '0', ''),
(13181, 1693, 4, '0', ''),
(13182, 1697, 2, '0', ''),
(13183, 1697, 3, '0', ''),
(13184, 1697, 4, '0', ''),
(13185, 1698, 2, '0', ''),
(13186, 1698, 3, '0', ''),
(13187, 1698, 4, '0', ''),
(13188, 1699, 2, '0', ''),
(13189, 1699, 3, '0', ''),
(13190, 1699, 4, '0', ''),
(13194, 1696, 2, '0', ''),
(13195, 1696, 3, '0', ''),
(13196, 1696, 4, '0', ''),
(13197, 1705, 2, '0', ''),
(13198, 1705, 3, '0', ''),
(13199, 1705, 4, '0', ''),
(13200, 1706, 2, '0', ''),
(13201, 1706, 3, '0', ''),
(13202, 1706, 4, '0', ''),
(13203, 1708, 2, '0', ''),
(13204, 1708, 3, '0', ''),
(13205, 1708, 4, '0', ''),
(13206, 1707, 2, '0', ''),
(13207, 1707, 3, '0', ''),
(13208, 1707, 4, '0', ''),
(13209, 1704, 2, '0', ''),
(13210, 1704, 3, '0', ''),
(13211, 1704, 4, '0', ''),
(13212, 1680, 2, '0', ''),
(13213, 1680, 3, '0', ''),
(13214, 1680, 4, '0', ''),
(13215, 1710, 2, '0', ''),
(13216, 1710, 3, '0', ''),
(13217, 1710, 4, '0', ''),
(13218, 1701, 2, '0', ''),
(13219, 1701, 3, '0', ''),
(13220, 1701, 4, '0', ''),
(13221, 1712, 2, '0', ''),
(13222, 1712, 3, '0', ''),
(13223, 1712, 4, '0', ''),
(13224, 202, 2, '0', ''),
(13225, 202, 3, '0', ''),
(13226, 202, 4, '0', ''),
(13227, 1694, 2, '0', ''),
(13228, 1694, 3, '0', ''),
(13229, 1694, 4, '0', ''),
(13230, 1715, 2, '0', ''),
(13231, 1715, 3, '0', ''),
(13232, 1715, 4, '0', ''),
(13233, 1632, 2, '0', ''),
(13234, 1632, 3, '0', ''),
(13235, 1632, 4, '0', ''),
(13236, 1721, 2, '0', ''),
(13237, 1721, 3, '0', ''),
(13238, 1721, 4, '0', ''),
(13239, 1719, 2, '0', ''),
(13240, 1719, 3, '0', ''),
(13241, 1719, 4, '0', ''),
(13242, 1716, 2, '0', ''),
(13243, 1716, 3, '0', ''),
(13244, 1716, 4, '0', ''),
(13245, 587, 2, '0', ''),
(13246, 587, 3, '0', ''),
(13247, 587, 4, '0', ''),
(13248, 1727, 2, '0', ''),
(13249, 1727, 3, '0', ''),
(13250, 1727, 4, '0', ''),
(13251, 1726, 2, '0', ''),
(13252, 1726, 3, '0', ''),
(13253, 1726, 4, '0', ''),
(13254, 618, 2, '0', ''),
(13255, 618, 3, '0', ''),
(13256, 618, 4, '0', ''),
(13257, 1729, 2, '0', ''),
(13258, 1729, 3, '0', ''),
(13259, 1729, 4, '0', ''),
(13260, 1733, 2, '0', ''),
(13261, 1733, 3, '0', ''),
(13262, 1733, 4, '0', ''),
(13263, 1730, 2, '0', ''),
(13264, 1730, 3, '0', ''),
(13265, 1730, 4, '0', ''),
(13266, 1548, 2, '0', ''),
(13267, 1548, 3, '0', ''),
(13268, 1548, 4, '0', ''),
(13272, 1734, 2, '0', ''),
(13273, 1734, 3, '0', ''),
(13274, 1734, 4, '0', ''),
(13275, 1731, 2, '0', ''),
(13276, 1731, 3, '0', ''),
(13277, 1731, 4, '0', ''),
(13278, 179, 2, '0', ''),
(13279, 179, 3, '0', ''),
(13280, 179, 4, '0', ''),
(13281, 695, 2, '1', ' , debugging'),
(13282, 695, 3, '0', ''),
(13283, 695, 4, '1', ' , clocks'),
(13284, 1737, 2, '0', ''),
(13285, 1737, 3, '0', ''),
(13286, 1737, 4, '0', ''),
(13287, 1738, 2, '3', ' , SystemVerilog , UVM , Environment'),
(13288, 1738, 3, '0', ''),
(13289, 1738, 4, '0', ''),
(13290, 1741, 2, '0', ''),
(13291, 1741, 3, '0', ''),
(13292, 1741, 4, '0', ''),
(13293, 111, 2, '0', ''),
(13294, 111, 3, '0', ''),
(13295, 111, 4, '0', ''),
(13299, 1742, 2, '0', ''),
(13300, 1742, 3, '0', ''),
(13301, 1742, 4, '0', ''),
(13302, 1743, 2, '0', ''),
(13303, 1743, 3, '0', ''),
(13304, 1743, 4, '0', ''),
(13305, 1072, 2, '0', ''),
(13306, 1072, 3, '0', ''),
(13307, 1072, 4, '0', ''),
(13308, 1537, 2, '0', ''),
(13309, 1537, 3, '0', ''),
(13310, 1537, 4, '0', ''),
(13311, 1746, 2, '0', ''),
(13312, 1746, 3, '0', ''),
(13313, 1746, 4, '0', ''),
(13314, 1579, 2, '0', ''),
(13315, 1579, 3, '0', ''),
(13316, 1579, 4, '0', ''),
(13317, 1748, 2, '0', ''),
(13318, 1748, 3, '0', ''),
(13319, 1748, 4, '0', ''),
(13338, 1749, 2, '0', ''),
(13339, 1749, 3, '0', ''),
(13340, 1749, 4, '0', ''),
(13341, 1750, 2, '0', ''),
(13342, 1750, 3, '0', ''),
(13343, 1750, 4, '0', ''),
(13344, 1747, 2, '0', ''),
(13345, 1747, 3, '0', ''),
(13346, 1747, 4, '0', ''),
(13356, 875, 2, '0', ''),
(13357, 875, 3, '0', ''),
(13358, 875, 4, '0', ''),
(13365, 1751, 2, '0', ''),
(13366, 1751, 3, '0', ''),
(13367, 1751, 4, '0', ''),
(13368, 1346, 2, '0', ''),
(13369, 1346, 3, '0', ''),
(13370, 1346, 4, '0', ''),
(13377, 1466, 2, '0', ''),
(13378, 1466, 3, '0', ''),
(13379, 1466, 4, '0', ''),
(13380, 230, 2, '0', ''),
(13381, 230, 3, '0', ''),
(13382, 230, 4, '0', ''),
(13383, 1755, 2, '1', ' , UVM'),
(13384, 1755, 3, '0', ''),
(13385, 1755, 4, '0', ''),
(13392, 1758, 2, '0', ''),
(13393, 1758, 3, '0', ''),
(13394, 1758, 4, '0', ''),
(13395, 1759, 2, '0', ''),
(13396, 1759, 3, '0', ''),
(13397, 1759, 4, '0', ''),
(13398, 153, 2, '0', ''),
(13399, 153, 3, '0', ''),
(13400, 153, 4, '0', ''),
(13404, 1760, 2, '0', ''),
(13405, 1760, 3, '0', ''),
(13406, 1760, 4, '0', ''),
(13407, 1764, 2, '0', ''),
(13408, 1764, 3, '0', ''),
(13409, 1764, 4, '0', ''),
(13410, 1768, 2, '0', ''),
(13411, 1768, 3, '0', ''),
(13412, 1768, 4, '0', ''),
(13413, 1766, 2, '0', ''),
(13414, 1766, 3, '0', ''),
(13415, 1766, 4, '0', ''),
(13440, 1769, 2, '0', ''),
(13441, 1769, 3, '0', ''),
(13442, 1769, 4, '0', ''),
(13443, 1770, 2, '0', ''),
(13444, 1770, 3, '0', ''),
(13445, 1770, 4, '0', ''),
(13455, 923, 2, '0', ''),
(13456, 923, 3, '0', ''),
(13457, 923, 4, '0', ''),
(13467, 1098, 2, '0', ''),
(13468, 1098, 3, '0', ''),
(13469, 1098, 4, '0', ''),
(13470, 1773, 2, '0', ''),
(13471, 1773, 3, '0', ''),
(13472, 1773, 4, '0', ''),
(13473, 1775, 2, '0', ''),
(13474, 1775, 3, '0', ''),
(13475, 1775, 4, '0', ''),
(13482, 1776, 2, '0', ''),
(13483, 1776, 3, '0', ''),
(13484, 1776, 4, '0', ''),
(13485, 1779, 2, '0', ''),
(13486, 1779, 3, '0', ''),
(13487, 1779, 4, '0', ''),
(13488, 1778, 2, '1', ' , RTL compiler'),
(13489, 1778, 3, '0', ''),
(13490, 1778, 4, '0', ''),
(13494, 1771, 2, '0', ''),
(13495, 1771, 3, '0', ''),
(13496, 1771, 4, '0', ''),
(13497, 1782, 2, '0', ''),
(13498, 1782, 3, '0', ''),
(13499, 1782, 4, '0', ''),
(13500, 1786, 2, '0', ''),
(13501, 1786, 3, '0', ''),
(13502, 1786, 4, '0', ''),
(13503, 1785, 2, '0', ''),
(13504, 1785, 3, '0', ''),
(13505, 1785, 4, '0', ''),
(13506, 1789, 2, '0', ''),
(13507, 1789, 3, '0', ''),
(13508, 1789, 4, '0', ''),
(13509, 1790, 2, '0', ''),
(13510, 1790, 3, '0', ''),
(13511, 1790, 4, '0', ''),
(13512, 1791, 2, '0', ''),
(13513, 1791, 3, '0', ''),
(13514, 1791, 4, '0', ''),
(13554, 1402, 2, '0', ''),
(13555, 1402, 3, '0', ''),
(13556, 1402, 4, '0', ''),
(13557, 373, 2, '0', ''),
(13558, 373, 3, '0', ''),
(13559, 373, 4, '0', ''),
(13560, 131, 2, '0', ''),
(13561, 131, 3, '0', ''),
(13562, 131, 4, '0', ''),
(13563, 138, 2, '0', ''),
(13564, 138, 3, '0', ''),
(13565, 138, 4, '0', ''),
(13566, 1422, 2, '0', ''),
(13567, 1422, 3, '0', ''),
(13568, 1422, 4, '0', ''),
(13569, 1797, 2, '0', ''),
(13570, 1797, 3, '0', ''),
(13571, 1797, 4, '0', ''),
(13572, 1796, 2, '0', ''),
(13573, 1796, 3, '0', ''),
(13574, 1796, 4, '0', ''),
(13575, 1798, 2, '0', ''),
(13576, 1798, 3, '0', ''),
(13577, 1798, 4, '0', ''),
(13578, 1804, 2, '0', ''),
(13579, 1804, 3, '0', ''),
(13580, 1804, 4, '0', ''),
(13584, 1808, 2, '0', ''),
(13585, 1808, 3, '0', ''),
(13586, 1808, 4, '0', ''),
(13587, 1803, 2, '0', ''),
(13588, 1803, 3, '0', ''),
(13589, 1803, 4, '0', ''),
(13599, 1810, 2, '0', ''),
(13600, 1810, 3, '0', ''),
(13601, 1810, 4, '0', ''),
(13602, 1806, 2, '0', ''),
(13603, 1806, 3, '0', ''),
(13604, 1806, 4, '0', ''),
(13605, 967, 2, '0', ''),
(13606, 967, 3, '0', ''),
(13607, 967, 4, '0', ''),
(13611, 362, 2, '0', ''),
(13612, 362, 3, '0', ''),
(13613, 362, 4, '0', ''),
(13614, 1546, 2, '0', ''),
(13615, 1546, 3, '0', ''),
(13616, 1546, 4, '0', ''),
(13617, 1814, 2, '0', ''),
(13618, 1814, 3, '0', ''),
(13619, 1814, 4, '0', ''),
(13626, 1811, 2, '0', ''),
(13627, 1811, 3, '0', ''),
(13628, 1811, 4, '0', ''),
(13629, 1686, 2, '0', ''),
(13630, 1686, 3, '0', ''),
(13631, 1686, 4, '0', ''),
(13632, 1816, 2, '0', ''),
(13633, 1816, 3, '0', ''),
(13634, 1816, 4, '0', ''),
(13641, 1817, 2, '0', ''),
(13642, 1817, 3, '0', ''),
(13643, 1817, 4, '0', ''),
(13644, 1819, 2, '0', ''),
(13645, 1819, 3, '0', ''),
(13646, 1819, 4, '0', ''),
(13647, 40, 2, '0', ''),
(13648, 40, 3, '0', ''),
(13649, 40, 4, '0', ''),
(13650, 1821, 2, '0', ''),
(13651, 1821, 3, '0', ''),
(13652, 1821, 4, '0', ''),
(13656, 1826, 2, '0', ''),
(13657, 1826, 3, '0', ''),
(13658, 1826, 4, '0', ''),
(13659, 1784, 2, '0', ''),
(13660, 1784, 3, '0', ''),
(13661, 1784, 4, '0', ''),
(13665, 1827, 2, '0', ''),
(13666, 1827, 3, '0', ''),
(13667, 1827, 4, '0', ''),
(13674, 1830, 2, '0', ''),
(13675, 1830, 3, '0', ''),
(13676, 1830, 4, '0', ''),
(13680, 1580, 2, '0', ''),
(13681, 1580, 3, '0', ''),
(13682, 1580, 4, '0', ''),
(13704, 1389, 2, '0', ''),
(13705, 1389, 3, '0', ''),
(13706, 1389, 4, '0', ''),
(13710, 1835, 2, '0', ''),
(13711, 1835, 3, '0', ''),
(13712, 1835, 4, '0', ''),
(13713, 1834, 2, '0', ''),
(13714, 1834, 3, '0', ''),
(13715, 1834, 4, '0', ''),
(13716, 1832, 2, '0', ''),
(13717, 1832, 3, '0', ''),
(13718, 1832, 4, '0', ''),
(13719, 1839, 2, '0', ''),
(13720, 1839, 3, '0', ''),
(13721, 1839, 4, '0', ''),
(13722, 436, 2, '0', ''),
(13723, 436, 3, '0', ''),
(13724, 436, 4, '0', ''),
(13731, 1837, 2, '0', ''),
(13732, 1837, 3, '0', ''),
(13733, 1837, 4, '0', ''),
(13734, 1608, 2, '0', ''),
(13735, 1608, 3, '0', ''),
(13736, 1608, 4, '0', ''),
(13737, 1838, 2, '0', ''),
(13738, 1838, 3, '0', ''),
(13739, 1838, 4, '0', ''),
(13740, 800, 2, '4', ' , SystemVerilog , UVM , RTL design and verification , Functional Coverage'),
(13741, 800, 3, '0', ''),
(13742, 800, 4, '0', ''),
(13743, 1805, 2, '0', ''),
(13744, 1805, 3, '0', ''),
(13745, 1805, 4, '0', ''),
(13746, 1842, 2, '0', ''),
(13747, 1842, 3, '0', ''),
(13748, 1842, 4, '0', ''),
(13764, 1845, 2, '0', ''),
(13765, 1845, 3, '0', ''),
(13766, 1845, 4, '0', ''),
(13767, 1846, 2, '0', ''),
(13768, 1846, 3, '0', ''),
(13769, 1846, 4, '0', ''),
(13773, 1006, 2, '0', ''),
(13774, 1006, 3, '0', ''),
(13775, 1006, 4, '0', ''),
(13779, 956, 2, '0', ''),
(13780, 956, 3, '0', ''),
(13781, 956, 4, '0', ''),
(13782, 605, 2, '0', ''),
(13783, 605, 3, '0', ''),
(13784, 605, 4, '0', ''),
(13788, 1636, 2, '0', ''),
(13789, 1636, 3, '0', ''),
(13790, 1636, 4, '0', ''),
(13791, 1849, 2, '0', ''),
(13792, 1849, 3, '0', ''),
(13793, 1849, 4, '0', ''),
(13794, 1848, 2, '0', ''),
(13795, 1848, 3, '0', ''),
(13796, 1848, 4, '0', ''),
(13800, 1851, 2, '0', ''),
(13801, 1851, 3, '0', ''),
(13802, 1851, 4, '0', ''),
(13803, 231, 2, '0', ''),
(13804, 231, 3, '0', ''),
(13805, 231, 4, '0', ''),
(13806, 1853, 2, '0', ''),
(13807, 1853, 3, '0', ''),
(13808, 1853, 4, '0', ''),
(13812, 1854, 2, '0', ''),
(13813, 1854, 3, '0', ''),
(13814, 1854, 4, '0', ''),
(13818, 1850, 2, '0', ''),
(13819, 1850, 3, '0', ''),
(13820, 1850, 4, '0', ''),
(13824, 1855, 2, '0', ''),
(13825, 1855, 3, '0', ''),
(13826, 1855, 4, '0', ''),
(13833, 1858, 2, '0', ''),
(13834, 1858, 3, '0', ''),
(13835, 1858, 4, '0', ''),
(13836, 1171, 2, '0', ''),
(13837, 1171, 3, '0', ''),
(13838, 1171, 4, '0', ''),
(13839, 1509, 2, '0', ''),
(13840, 1509, 3, '0', ''),
(13841, 1509, 4, '0', ''),
(13842, 1774, 2, '0', ''),
(13843, 1774, 3, '0', ''),
(13844, 1774, 4, '0', ''),
(13851, 1859, 2, '0', ''),
(13852, 1859, 3, '0', ''),
(13853, 1859, 4, '0', ''),
(13857, 1864, 2, '0', ''),
(13858, 1864, 3, '0', ''),
(13859, 1864, 4, '0', ''),
(13860, 1517, 2, '2', ' , Pipelining , Functional Coverage'),
(13861, 1517, 3, '0', ''),
(13862, 1517, 4, '0', ''),
(13863, 648, 2, '0', ''),
(13864, 648, 3, '0', ''),
(13865, 648, 4, '0', ''),
(13869, 347, 2, '0', ''),
(13870, 347, 3, '0', ''),
(13871, 347, 4, '0', ''),
(13872, 1036, 2, '0', ''),
(13873, 1036, 3, '0', ''),
(13874, 1036, 4, '0', ''),
(13878, 1841, 2, '0', ''),
(13879, 1841, 3, '0', ''),
(13880, 1841, 4, '0', ''),
(13884, 1232, 2, '0', ''),
(13885, 1232, 3, '0', ''),
(13886, 1232, 4, '0', ''),
(13890, 1234, 2, '0', ''),
(13891, 1234, 3, '0', ''),
(13892, 1234, 4, '0', ''),
(13893, 1868, 2, '0', ''),
(13894, 1868, 3, '0', ''),
(13895, 1868, 4, '0', ''),
(13896, 649, 2, '0', ''),
(13897, 649, 3, '0', ''),
(13898, 649, 4, '0', ''),
(13899, 1872, 2, '0', ''),
(13900, 1872, 3, '0', ''),
(13901, 1872, 4, '0', ''),
(13902, 1873, 2, '0', ''),
(13903, 1873, 3, '0', ''),
(13904, 1873, 4, '0', ''),
(13905, 1474, 2, '0', ''),
(13906, 1474, 3, '0', ''),
(13907, 1474, 4, '0', ''),
(13908, 1874, 2, '0', ''),
(13909, 1874, 3, '0', ''),
(13910, 1874, 4, '0', ''),
(13917, 1875, 2, '0', ''),
(13918, 1875, 3, '0', ''),
(13919, 1875, 4, '0', ''),
(13920, 1876, 2, '0', ''),
(13921, 1876, 3, '0', ''),
(13922, 1876, 4, '0', ''),
(13923, 1281, 2, '0', ''),
(13924, 1281, 3, '0', ''),
(13925, 1281, 4, '0', ''),
(13926, 1524, 2, '0', ''),
(13927, 1524, 3, '0', ''),
(13928, 1524, 4, '0', ''),
(13932, 579, 2, '0', ''),
(13933, 579, 3, '0', ''),
(13934, 579, 4, '0', ''),
(13935, 1713, 2, '0', ''),
(13936, 1713, 3, '0', ''),
(13937, 1713, 4, '0', ''),
(13938, 1877, 2, '0', ''),
(13939, 1877, 3, '0', ''),
(13940, 1877, 4, '0', ''),
(13944, 1852, 2, '0', ''),
(13945, 1852, 3, '0', ''),
(13946, 1852, 4, '0', ''),
(13947, 1882, 2, '0', ''),
(13948, 1882, 3, '0', ''),
(13949, 1882, 4, '0', ''),
(13950, 501, 2, '1', ' , Monitor'),
(13951, 501, 3, '1', ' , linux'),
(13952, 501, 4, '1', ' , linux'),
(13953, 1267, 2, '0', ''),
(13954, 1267, 3, '0', ''),
(13955, 1267, 4, '0', ''),
(13956, 1886, 2, '0', ''),
(13957, 1886, 3, '0', ''),
(13958, 1886, 4, '0', ''),
(13959, 1885, 2, '0', ''),
(13960, 1885, 3, '0', ''),
(13961, 1885, 4, '0', ''),
(13965, 943, 2, '0', ''),
(13966, 943, 3, '1', ' , layout'),
(13967, 943, 4, '0', ''),
(13968, 1887, 2, '0', ''),
(13969, 1887, 3, '0', ''),
(13970, 1887, 4, '0', ''),
(13971, 1892, 2, '0', ''),
(13972, 1892, 3, '0', ''),
(13973, 1892, 4, '0', ''),
(13980, 1891, 2, '0', ''),
(13981, 1891, 3, '0', ''),
(13982, 1891, 4, '0', ''),
(13986, 1893, 2, '0', ''),
(13987, 1893, 3, '0', ''),
(13988, 1893, 4, '0', ''),
(13995, 1898, 2, '0', ''),
(13996, 1898, 3, '0', ''),
(13997, 1898, 4, '0', ''),
(14001, 1903, 2, '0', ''),
(14002, 1903, 3, '0', ''),
(14003, 1903, 4, '0', ''),
(14004, 1905, 2, '0', ''),
(14005, 1905, 3, '0', ''),
(14006, 1905, 4, '0', ''),
(14007, 1543, 2, '0', ''),
(14008, 1543, 3, '0', ''),
(14009, 1543, 4, '0', ''),
(14010, 1909, 2, '0', ''),
(14011, 1909, 3, '0', ''),
(14012, 1909, 4, '0', ''),
(14013, 1911, 2, '0', ''),
(14014, 1911, 3, '0', ''),
(14015, 1911, 4, '0', ''),
(14019, 1910, 2, '0', ''),
(14020, 1910, 3, '0', ''),
(14021, 1910, 4, '0', ''),
(14022, 1912, 2, '0', ''),
(14023, 1912, 3, '0', ''),
(14024, 1912, 4, '0', ''),
(14025, 1914, 2, '0', ''),
(14026, 1914, 3, '0', ''),
(14027, 1914, 4, '0', ''),
(14031, 1589, 2, '0', ''),
(14032, 1589, 3, '0', ''),
(14033, 1589, 4, '0', ''),
(14046, 1915, 2, '0', ''),
(14047, 1915, 3, '0', ''),
(14048, 1915, 4, '0', ''),
(14049, 1918, 2, '0', ''),
(14050, 1918, 3, '0', ''),
(14051, 1918, 4, '0', ''),
(14052, 272, 2, '0', ''),
(14053, 272, 3, '0', ''),
(14054, 272, 4, '0', ''),
(14055, 1920, 2, '0', ''),
(14056, 1920, 3, '0', ''),
(14057, 1920, 4, '0', ''),
(14058, 1921, 2, '0', ''),
(14059, 1921, 3, '0', ''),
(14060, 1921, 4, '0', ''),
(14061, 1924, 2, '0', ''),
(14062, 1924, 3, '0', ''),
(14063, 1924, 4, '0', ''),
(14070, 1385, 2, '0', ''),
(14071, 1385, 3, '0', ''),
(14072, 1385, 4, '0', ''),
(14079, 1511, 2, '0', ''),
(14080, 1511, 3, '0', ''),
(14081, 1511, 4, '0', ''),
(14082, 1380, 2, '0', ''),
(14083, 1380, 3, '0', ''),
(14084, 1380, 4, '0', ''),
(14088, 1927, 2, '0', ''),
(14089, 1927, 3, '0', ''),
(14090, 1927, 4, '0', ''),
(14091, 1928, 2, '0', ''),
(14092, 1928, 3, '0', ''),
(14093, 1928, 4, '0', ''),
(14094, 1881, 2, '0', ''),
(14095, 1881, 3, '0', ''),
(14096, 1881, 4, '0', ''),
(14097, 1929, 2, '0', ''),
(14098, 1929, 3, '0', ''),
(14099, 1929, 4, '0', ''),
(14100, 1931, 2, '1', ' , UVM'),
(14101, 1931, 3, '0', ''),
(14102, 1931, 4, '0', ''),
(14112, 1932, 2, '0', ''),
(14113, 1932, 3, '0', ''),
(14114, 1932, 4, '0', ''),
(14127, 1934, 2, '0', ''),
(14128, 1934, 3, '0', ''),
(14129, 1934, 4, '0', ''),
(14130, 1937, 2, '0', ''),
(14131, 1937, 3, '0', ''),
(14132, 1937, 4, '0', ''),
(14133, 1935, 2, '0', ''),
(14134, 1935, 3, '0', ''),
(14135, 1935, 4, '0', ''),
(14136, 1567, 2, '1', ' , Environment'),
(14137, 1567, 3, '0', ''),
(14138, 1567, 4, '0', ''),
(14139, 690, 2, '0', ''),
(14140, 690, 3, '0', ''),
(14141, 690, 4, '0', ''),
(14142, 1942, 2, '0', ''),
(14143, 1942, 3, '0', ''),
(14144, 1942, 4, '0', ''),
(14145, 1576, 2, '0', ''),
(14146, 1576, 3, '0', ''),
(14147, 1576, 4, '0', ''),
(14148, 1946, 2, '0', ''),
(14149, 1946, 3, '0', ''),
(14150, 1946, 4, '0', ''),
(14163, 1947, 2, '0', ''),
(14164, 1947, 3, '0', ''),
(14165, 1947, 4, '0', ''),
(14166, 1857, 2, '0', ''),
(14167, 1857, 3, '0', ''),
(14168, 1857, 4, '0', ''),
(14169, 1949, 2, '0', ''),
(14170, 1949, 3, '0', ''),
(14171, 1949, 4, '0', ''),
(14172, 1950, 2, '0', ''),
(14173, 1950, 3, '0', ''),
(14174, 1950, 4, '0', ''),
(14175, 1953, 2, '0', ''),
(14176, 1953, 3, '0', ''),
(14177, 1953, 4, '0', ''),
(14178, 1954, 2, '0', ''),
(14179, 1954, 3, '0', ''),
(14180, 1954, 4, '0', ''),
(14181, 1955, 2, '0', ''),
(14182, 1955, 3, '0', ''),
(14183, 1955, 4, '0', ''),
(14184, 1956, 2, '0', ''),
(14185, 1956, 3, '0', ''),
(14186, 1956, 4, '0', ''),
(14187, 1473, 2, '0', ''),
(14188, 1473, 3, '0', ''),
(14189, 1473, 4, '0', ''),
(14190, 1957, 2, '0', ''),
(14191, 1957, 3, '0', ''),
(14192, 1957, 4, '0', ''),
(14193, 1958, 2, '0', ''),
(14194, 1958, 3, '0', ''),
(14195, 1958, 4, '0', ''),
(14196, 1700, 2, '0', ''),
(14197, 1700, 3, '0', ''),
(14198, 1700, 4, '0', ''),
(14199, 1405, 2, '0', ''),
(14200, 1405, 3, '0', ''),
(14201, 1405, 4, '0', ''),
(14202, 1304, 2, '0', ''),
(14203, 1304, 3, '0', ''),
(14204, 1304, 4, '0', ''),
(14205, 1961, 2, '0', ''),
(14206, 1961, 3, '0', ''),
(14207, 1961, 4, '0', ''),
(14208, 1962, 2, '0', ''),
(14209, 1962, 3, '0', ''),
(14210, 1962, 4, '0', ''),
(14211, 1963, 2, '0', ''),
(14212, 1963, 3, '0', ''),
(14213, 1963, 4, '0', ''),
(14220, 1964, 2, '0', ''),
(14221, 1964, 3, '0', ''),
(14222, 1964, 4, '0', ''),
(14226, 1948, 2, '0', ''),
(14227, 1948, 3, '0', ''),
(14228, 1948, 4, '0', ''),
(14229, 477, 2, '0', ''),
(14230, 477, 3, '0', ''),
(14231, 477, 4, '0', ''),
(14232, 1965, 2, '0', ''),
(14233, 1965, 3, '0', ''),
(14234, 1965, 4, '0', ''),
(14238, 1884, 2, '0', ''),
(14239, 1884, 3, '0', ''),
(14240, 1884, 4, '0', ''),
(14247, 1966, 2, '0', ''),
(14248, 1966, 3, '0', ''),
(14249, 1966, 4, '0', ''),
(14250, 1913, 2, '0', ''),
(14251, 1913, 3, '0', ''),
(14252, 1913, 4, '0', ''),
(14253, 1340, 2, '0', ''),
(14254, 1340, 3, '0', ''),
(14255, 1340, 4, '0', ''),
(14256, 1691, 2, '0', ''),
(14257, 1691, 3, '0', ''),
(14258, 1691, 4, '0', ''),
(14259, 1642, 2, '0', ''),
(14260, 1642, 3, '0', ''),
(14261, 1642, 4, '0', ''),
(14262, 1969, 2, '0', '');
INSERT INTO `tbl_studentresumekeywords` (`idstudentresumekeywords`, `idstudent`, `idresumetype`, `noofkeywords`, `keywords`) VALUES
(14263, 1969, 3, '0', ''),
(14264, 1969, 4, '0', ''),
(14271, 1972, 2, '0', ''),
(14272, 1972, 3, '0', ''),
(14273, 1972, 4, '0', ''),
(14274, 1933, 2, '0', ''),
(14275, 1933, 3, '0', ''),
(14276, 1933, 4, '0', ''),
(14277, 1974, 2, '0', ''),
(14278, 1974, 3, '0', ''),
(14279, 1974, 4, '0', ''),
(14280, 1807, 2, '0', ''),
(14281, 1807, 3, '0', ''),
(14282, 1807, 4, '0', ''),
(14283, 1971, 2, '0', ''),
(14284, 1971, 3, '0', ''),
(14285, 1971, 4, '0', ''),
(14301, 1975, 2, '0', ''),
(14302, 1975, 3, '0', ''),
(14303, 1975, 4, '0', ''),
(14307, 1976, 2, '0', ''),
(14308, 1976, 3, '0', ''),
(14309, 1976, 4, '0', ''),
(14313, 1818, 2, '0', ''),
(14314, 1818, 3, '0', ''),
(14315, 1818, 4, '0', ''),
(14316, 1977, 2, '0', ''),
(14317, 1977, 3, '0', ''),
(14318, 1977, 4, '0', ''),
(14319, 1665, 2, '0', ''),
(14320, 1665, 3, '0', ''),
(14321, 1665, 4, '0', ''),
(14322, 1978, 2, '3', ' , Code Coverage , Code Coverage , Functional Coverage'),
(14323, 1978, 3, '0', ''),
(14324, 1978, 4, '0', ''),
(14331, 1980, 2, '0', ''),
(14332, 1980, 3, '0', ''),
(14333, 1980, 4, '0', ''),
(14334, 852, 2, '0', ''),
(14335, 852, 3, '0', ''),
(14336, 852, 4, '0', ''),
(14337, 136, 2, '0', ''),
(14338, 136, 3, '0', ''),
(14339, 136, 4, '0', ''),
(14340, 1982, 2, '0', ''),
(14341, 1982, 3, '0', ''),
(14342, 1982, 4, '0', ''),
(14346, 475, 2, '1', ' , Functional Coverage'),
(14347, 475, 3, '0', ''),
(14348, 475, 4, '0', ''),
(14349, 1130, 2, '0', ''),
(14350, 1130, 3, '0', ''),
(14351, 1130, 4, '0', ''),
(14352, 1988, 2, '0', ''),
(14353, 1988, 3, '0', ''),
(14354, 1988, 4, '0', ''),
(14361, 1711, 2, '0', ''),
(14362, 1711, 3, '0', ''),
(14363, 1711, 4, '0', ''),
(14373, 2005, 2, '0', ''),
(14374, 2005, 3, '0', ''),
(14375, 2005, 4, '0', ''),
(14382, 2003, 2, '0', ''),
(14383, 2003, 3, '0', ''),
(14384, 2003, 4, '0', ''),
(14394, 698, 2, '3', ' , Pipelining , Architecture , Monitor'),
(14395, 698, 3, '1', ' , architecture'),
(14396, 698, 4, '0', ''),
(14415, 2008, 2, '0', ''),
(14416, 2008, 3, '0', ''),
(14417, 2008, 4, '0', ''),
(14424, 812, 2, '0', ''),
(14425, 812, 3, '0', ''),
(14426, 812, 4, '0', ''),
(14433, 370, 2, '0', ''),
(14434, 370, 3, '0', ''),
(14435, 370, 4, '0', ''),
(14442, 2012, 2, '0', ''),
(14443, 2012, 3, '0', ''),
(14444, 2012, 4, '0', ''),
(14445, 2013, 2, '0', ''),
(14446, 2013, 3, '0', ''),
(14447, 2013, 4, '0', ''),
(14475, 1981, 2, '0', ''),
(14476, 1981, 3, '0', ''),
(14477, 1981, 4, '0', ''),
(14484, 2016, 2, '0', ''),
(14485, 2016, 3, '0', ''),
(14486, 2016, 4, '0', ''),
(14493, 2011, 2, '0', ''),
(14494, 2011, 3, '0', ''),
(14495, 2011, 4, '0', ''),
(14496, 2018, 2, '0', ''),
(14497, 2018, 3, '0', ''),
(14498, 2018, 4, '0', ''),
(14502, 1558, 2, '0', ''),
(14503, 1558, 3, '0', ''),
(14504, 1558, 4, '0', ''),
(14505, 2021, 2, '0', ''),
(14506, 2021, 3, '0', ''),
(14507, 2021, 4, '0', ''),
(14508, 2020, 2, '0', ''),
(14509, 2020, 3, '0', ''),
(14510, 2020, 4, '0', ''),
(14523, 2023, 2, '0', ''),
(14524, 2023, 3, '0', ''),
(14525, 2023, 4, '0', ''),
(14568, 2025, 2, '0', ''),
(14569, 2025, 3, '0', ''),
(14570, 2025, 4, '0', ''),
(14571, 2009, 2, '0', ''),
(14572, 2009, 3, '0', ''),
(14573, 2009, 4, '0', ''),
(14574, 2007, 2, '0', ''),
(14575, 2007, 3, '0', ''),
(14576, 2007, 4, '0', ''),
(14577, 1372, 2, '0', ''),
(14578, 1372, 3, '0', ''),
(14579, 1372, 4, '0', ''),
(14613, 1193, 2, '0', ''),
(14614, 1193, 3, '0', ''),
(14615, 1193, 4, '0', ''),
(14634, 877, 2, '0', ''),
(14635, 877, 3, '0', ''),
(14636, 877, 4, '0', ''),
(14637, 346, 2, '1', ' , Driver'),
(14638, 346, 3, '1', ' , linux'),
(14639, 346, 4, '1', ' , linux'),
(14640, 2037, 2, '0', ''),
(14641, 2037, 3, '0', ''),
(14642, 2037, 4, '0', ''),
(14649, 1264, 2, '0', ''),
(14650, 1264, 3, '0', ''),
(14651, 1264, 4, '0', ''),
(14652, 2039, 2, '0', ''),
(14653, 2039, 3, '0', ''),
(14654, 2039, 4, '0', ''),
(14658, 1096, 2, '0', ''),
(14659, 1096, 3, '0', ''),
(14660, 1096, 4, '0', ''),
(14661, 1465, 2, '0', ''),
(14662, 1465, 3, '0', ''),
(14663, 1465, 4, '0', ''),
(14664, 2040, 2, '0', ''),
(14665, 2040, 3, '0', ''),
(14666, 2040, 4, '0', ''),
(14667, 2043, 2, '0', ''),
(14668, 2043, 3, '0', ''),
(14669, 2043, 4, '0', ''),
(14670, 1878, 2, '0', ''),
(14671, 1878, 3, '0', ''),
(14672, 1878, 4, '0', ''),
(14676, 2046, 2, '0', ''),
(14677, 2046, 3, '0', ''),
(14678, 2046, 4, '0', ''),
(14679, 2048, 2, '0', ''),
(14680, 2048, 3, '0', ''),
(14681, 2048, 4, '0', ''),
(14682, 30, 2, '0', ''),
(14683, 30, 3, '0', ''),
(14684, 30, 4, '0', ''),
(14685, 2049, 2, '0', ''),
(14686, 2049, 3, '0', ''),
(14687, 2049, 4, '0', ''),
(14688, 186, 2, '0', ''),
(14689, 186, 3, '0', ''),
(14690, 186, 4, '0', ''),
(14691, 2050, 2, '0', ''),
(14692, 2050, 3, '0', ''),
(14693, 2050, 4, '0', ''),
(14700, 2054, 2, '0', ''),
(14701, 2054, 3, '0', ''),
(14702, 2054, 4, '0', ''),
(14703, 1173, 2, '0', ''),
(14704, 1173, 3, '0', ''),
(14705, 1173, 4, '0', ''),
(14712, 2056, 2, '0', ''),
(14713, 2056, 3, '0', ''),
(14714, 2056, 4, '0', ''),
(14715, 1815, 2, '0', ''),
(14716, 1815, 3, '0', ''),
(14717, 1815, 4, '0', ''),
(14730, 665, 2, '0', ''),
(14731, 665, 3, '0', ''),
(14732, 665, 4, '0', ''),
(14733, 2057, 2, '0', ''),
(14734, 2057, 3, '0', ''),
(14735, 2057, 4, '0', ''),
(14751, 2059, 2, '0', ''),
(14752, 2059, 3, '0', ''),
(14753, 2059, 4, '0', ''),
(14757, 2058, 2, '0', ''),
(14758, 2058, 3, '0', ''),
(14759, 2058, 4, '0', ''),
(14772, 1157, 2, '0', ''),
(14773, 1157, 3, '0', ''),
(14774, 1157, 4, '0', ''),
(14778, 2060, 2, '0', ''),
(14779, 2060, 3, '0', ''),
(14780, 2060, 4, '0', ''),
(14781, 1221, 2, '0', ''),
(14782, 1221, 3, '0', ''),
(14783, 1221, 4, '0', ''),
(14784, 2061, 2, '0', ''),
(14785, 2061, 3, '0', ''),
(14786, 2061, 4, '0', ''),
(14793, 324, 2, '0', ''),
(14794, 324, 3, '0', ''),
(14795, 324, 4, '0', ''),
(14808, 2062, 2, '0', ''),
(14809, 2062, 3, '0', ''),
(14810, 2062, 4, '0', ''),
(14811, 2024, 2, '0', ''),
(14812, 2024, 3, '0', ''),
(14813, 2024, 4, '0', ''),
(14832, 1917, 2, '0', ''),
(14833, 1917, 3, '0', ''),
(14834, 1917, 4, '0', ''),
(14835, 1441, 2, '0', ''),
(14836, 1441, 3, '0', ''),
(14837, 1441, 4, '0', ''),
(14847, 1160, 2, '0', ''),
(14848, 1160, 3, '0', ''),
(14849, 1160, 4, '0', ''),
(14850, 2014, 2, '0', ''),
(14851, 2014, 3, '0', ''),
(14852, 2014, 4, '0', ''),
(14859, 2065, 2, '0', ''),
(14860, 2065, 3, '0', ''),
(14861, 2065, 4, '0', ''),
(14868, 2070, 2, '0', ''),
(14869, 2070, 3, '0', ''),
(14870, 2070, 4, '0', ''),
(14880, 557, 2, '0', ''),
(14881, 557, 3, '1', ' , layout'),
(14882, 557, 4, '0', ''),
(14883, 2075, 2, '0', ''),
(14884, 2075, 3, '0', ''),
(14885, 2075, 4, '0', ''),
(14886, 1998, 2, '0', ''),
(14887, 1998, 3, '0', ''),
(14888, 1998, 4, '0', ''),
(14889, 2076, 2, '0', ''),
(14890, 2076, 3, '0', ''),
(14891, 2076, 4, '0', ''),
(14892, 2064, 2, '0', ''),
(14893, 2064, 3, '0', ''),
(14894, 2064, 4, '0', ''),
(14898, 2078, 2, '0', ''),
(14899, 2078, 3, '0', ''),
(14900, 2078, 4, '0', ''),
(14904, 1896, 2, '0', ''),
(14905, 1896, 3, '0', ''),
(14906, 1896, 4, '0', ''),
(14910, 1614, 2, '0', ''),
(14911, 1614, 3, '0', ''),
(14912, 1614, 4, '0', ''),
(14916, 1403, 2, '0', ''),
(14917, 1403, 3, '0', ''),
(14918, 1403, 4, '0', ''),
(14928, 1619, 2, '0', ''),
(14929, 1619, 3, '0', ''),
(14930, 1619, 4, '0', ''),
(14934, 1995, 2, '0', ''),
(14935, 1995, 3, '5', ' , parasitics , lvs , DRC , LVS , matching techniques'),
(14936, 1995, 4, '2', ' , drc , lvs'),
(14952, 2079, 2, '0', ''),
(14953, 2079, 3, '0', ''),
(14954, 2079, 4, '0', ''),
(14961, 1581, 2, '0', ''),
(14962, 1581, 3, '0', ''),
(14963, 1581, 4, '0', ''),
(14964, 1919, 2, '0', ''),
(14965, 1919, 3, '0', ''),
(14966, 1919, 4, '0', ''),
(14985, 2085, 2, '0', ''),
(14986, 2085, 3, '0', ''),
(14987, 2085, 4, '0', ''),
(14994, 2084, 2, '0', ''),
(14995, 2084, 3, '0', ''),
(14996, 2084, 4, '0', ''),
(15009, 1274, 2, '0', ''),
(15010, 1274, 3, '0', ''),
(15011, 1274, 4, '0', ''),
(15114, 1862, 2, '1', ' , Environment'),
(15115, 1862, 3, '0', ''),
(15116, 1862, 4, '5', ' , reports , timing reports , hold , macros , clocks'),
(15180, 2091, 2, '0', ''),
(15181, 2091, 3, '0', ''),
(15182, 2091, 4, '0', ''),
(15207, 2093, 2, '0', ''),
(15208, 2093, 3, '0', ''),
(15209, 2093, 4, '0', ''),
(15210, 2094, 2, '0', ''),
(15211, 2094, 3, '0', ''),
(15212, 2094, 4, '0', ''),
(15213, 2095, 2, '0', ''),
(15214, 2095, 3, '0', ''),
(15215, 2095, 4, '0', ''),
(15216, 2096, 2, '0', ''),
(15217, 2096, 3, '0', ''),
(15218, 2096, 4, '0', ''),
(15219, 2097, 2, '0', ''),
(15220, 2097, 3, '0', ''),
(15221, 2097, 4, '0', ''),
(15234, 2099, 2, '0', ''),
(15235, 2099, 3, '0', ''),
(15236, 2099, 4, '0', ''),
(15240, 2098, 2, '0', ''),
(15241, 2098, 3, '0', ''),
(15242, 2098, 4, '0', ''),
(15252, 2103, 2, '0', ''),
(15253, 2103, 3, '0', ''),
(15254, 2103, 4, '0', ''),
(15255, 2105, 2, '0', ''),
(15256, 2105, 3, '0', ''),
(15257, 2105, 4, '0', ''),
(15264, 2110, 2, '0', ''),
(15265, 2110, 3, '0', ''),
(15266, 2110, 4, '0', ''),
(15267, 2112, 2, '0', ''),
(15268, 2112, 3, '0', ''),
(15269, 2112, 4, '0', ''),
(15501, 2087, 2, '0', ''),
(15502, 2087, 3, '0', ''),
(15503, 2087, 4, '0', ''),
(16287, 13, 2, '0', ''),
(16288, 13, 3, '3', ' , layout , shorts , linux'),
(16289, 13, 4, '2', ' , linux , STA'),
(16290, 25, 2, '3', ' , Gate level netlist , Design constraints , Perl'),
(16291, 25, 3, '7', ' , DFM , lvs , shorts , opens , perl/tcl , DRC , LVS'),
(16292, 25, 4, '16', ' , OCV , CRPR , reports , data flow diagram , IR drop , timing reports , hold , slew , drc , lvs , TCL , macros , clocks , metals , Gate level netlist , STA'),
(16293, 31, 2, '1', ' , Gate level netlist'),
(16294, 31, 3, '0', ''),
(16295, 31, 4, '16', ' , Clock skew , timing closure , OCV , CRPR , reports , high macro count , IR drop , timing reports , hold , TCL , macros , clocks , clock frequency , Gate level netlist , STA , APR'),
(16296, 34, 2, '2', ' , Design compiler , RTL design and verification'),
(16297, 34, 3, '1', ' , DFM'),
(16298, 34, 4, '14', ' , OCV , reports , IR drop , timing driven placement , timing reports , hold , DFM analysis , TCL , macros , clocks , floor plan , STA , CTS , EM analysis'),
(16299, 36, 2, '0', ''),
(16300, 36, 3, '9', ' , SRAM , layout , lvs , shorts , opens , DRC , LVS , matching techniques , CMOS'),
(16301, 36, 4, '6', ' , drc , lvs , floor plan , STA , CTS , CMOS'),
(16302, 37, 2, '0', ''),
(16303, 37, 3, '9', ' , SRAM , parasitics , layout , lvs , shorts , opens , DRC , LVS , matching techniques'),
(16304, 37, 4, '6', ' , drc , lvs , metals , floor plan , STA , Floor planning'),
(16305, 39, 2, '0', ''),
(16306, 39, 3, '9', ' , SRAM , layout , lvs , shorts , opens , property errors , DRC , LVS , CMOS'),
(16307, 39, 4, '8', ' , drc , lvs , metals , floor plan , STA , Floor planning , CTS , CMOS'),
(16308, 41, 2, '0', ''),
(16309, 41, 3, '0', ''),
(16310, 41, 4, '11', ' , Timing Violations , OCV , CRPR , reports , signal integrity , IR drop , timing reports , hold , macros , clocks , STA'),
(16311, 47, 2, '0', ''),
(16312, 47, 3, '7', ' , SRAM , layout , latch-up , lvs , DRC , LVS , CMOS'),
(16313, 47, 4, '6', ' , drc , lvs , floor plan , STA , CTS , CMOS'),
(16314, 50, 2, '0', ''),
(16315, 50, 3, '15', ' , SRAM , parasitics , layout , metal density , lvs , shorts , opens , property errors , device mismatch , DRC , LVS , matching techniques , transistor folding , well sharing , CMOS'),
(16316, 50, 4, '7', ' , drc , lvs , floor plan , STA , Floor planning , CTS , CMOS'),
(16317, 54, 2, '9', ' , Architecture , RTL compiler , UVM , Code Coverage , Code Coverage , Functional Coverage , Driver , Monitor , Testbench'),
(16318, 54, 3, '1', ' , architecture'),
(16319, 54, 4, '1', ' , STA'),
(16320, 56, 2, '0', ''),
(16321, 56, 3, '9', ' , SRAM , layout , metal density , lvs , shorts , DRC , LVS , matching techniques , CMOS'),
(16322, 56, 4, '5', ' , drc , lvs , floor plan , STA , CMOS'),
(16323, 57, 2, '3', ' , Latch based designs , Design compiler , Perl'),
(16324, 57, 3, '1', ' , DFM'),
(16325, 57, 4, '18', ' , Clock skew , OCV , MCMM , CRPR , reports , IR drop , timing driven placement , timing reports , fix setup , hold , DFM analysis , TCL , macros , clocks , clock frequency , floor plan , STA , APR'),
(16326, 60, 2, '1', ' , Driver'),
(16327, 60, 3, '6', ' , parasitics , layout , lvs , DRC , LVS , matching techniques'),
(16328, 60, 4, '7', ' , drc , lvs , metals , floor plan , STA , Floor planning , CTS'),
(16329, 62, 2, '0', ''),
(16330, 62, 3, '0', ''),
(16331, 62, 4, '0', ''),
(16332, 68, 2, '0', ''),
(16333, 68, 3, '13', ' , SRAM , parasitics , layout , metal density , lvs , property errors , device mismatch , DRC , LVS , matching techniques , transistor folding , well sharing , CMOS'),
(16334, 68, 4, '6', ' , drc , lvs , floor plan , STA , Floor planning , CMOS'),
(16335, 69, 2, '2', ' , Latch based designs , debugging'),
(16336, 69, 3, '1', ' , effects'),
(16337, 69, 4, '16', ' , Clock skew , OCV , MCMM , CRPR , reports , effects of clock skew on timing , signal integrity , IR drop , timing reports , TCL , macros , clocks , floor plan , STA , Floor planning , CTS'),
(16338, 70, 2, '2', ' , DFT , debugging'),
(16339, 70, 3, '4', ' , lvs , linux , DRC , LVS'),
(16340, 70, 4, '16', ' , Clock skew , MCMM , CRPR , reports , timing reports , hold , drc , lvs , TCL , linux , macros , clocks , Power plan , floor plan , STA , CTS'),
(16341, 73, 2, '3', ' , Clock domain crossing , Latch based designs , DFT'),
(16342, 73, 3, '3', ' , lvs , DRC , LVS'),
(16343, 73, 4, '20', ' , Timing Violations , OCV , MCMM , CRPR , reports , fixing timing violations , signal integrity , IR drop , timing reports , hold , drc , lvs , TCL , clocks , clock frequency , Power plan , floor plan , STA , APR , CTS'),
(16344, 75, 2, '10', ' , Architecture , UVM , Code Coverage , Code Coverage , Functional Coverage , Constrained Randomization , Protocols , Driver , Monitor , Testbench'),
(16345, 75, 3, '1', ' , architecture'),
(16346, 75, 4, '1', ' , STA'),
(16347, 81, 2, '9', ' , Architecture , RTL compiler , UVM , Code Coverage , Code Coverage , Functional Coverage , Driver , Monitor , Testbench'),
(16348, 81, 3, '1', ' , architecture'),
(16349, 81, 4, '1', ' , STA'),
(16350, 82, 2, '0', ''),
(16351, 82, 3, '13', ' , SRAM , parasitics , layout , metal density , lvs , shorts , opens , property errors , DRC , LVS , matching techniques , transistor folding , CMOS'),
(16352, 82, 4, '6', ' , drc , lvs , floor plan , STA , CTS , CMOS'),
(16353, 83, 2, '0', ''),
(16354, 83, 3, '9', ' , SRAM , layout , metal density , lvs , shorts , DRC , LVS , matching techniques , CMOS'),
(16355, 83, 4, '6', ' , drc , lvs , floor plan , STA , Floor planning , CMOS'),
(16356, 84, 2, '11', ' , Architecture , RTL compiler , UVM , Code Coverage , Code Coverage , Functional Coverage , Constrained Randomization , Driver , Monitor , Scoreboard , Testbench'),
(16357, 84, 3, '1', ' , architecture'),
(16358, 84, 4, '1', ' , STA'),
(16359, 85, 2, '1', ' , Perl'),
(16360, 85, 3, '1', ' , DFM'),
(16361, 85, 4, '14', ' , timing closure , OCV , MCMM , reports , signal integrity , IR drop , timing reports , hold , TCL , macros , clocks , floor plan , STA , CTS'),
(16362, 86, 2, '5', ' , UVM , Code Coverage , Code Coverage , Functional Coverage , Constrained Randomization'),
(16363, 86, 3, '0', ''),
(16364, 86, 4, '1', ' , STA'),
(16365, 87, 2, '0', ''),
(16366, 87, 3, '4', ' , SRAM , layout , lvs , LVS'),
(16367, 87, 4, '2', ' , lvs , STA'),
(16368, 88, 2, '6', ' , Architecture , UVM , Code Coverage , Code Coverage , Functional Coverage , Protocols'),
(16369, 88, 3, '1', ' , architecture'),
(16370, 88, 4, '1', ' , STA'),
(16371, 89, 2, '0', ''),
(16372, 89, 3, '3', ' , lvs , DRC , LVS'),
(16373, 89, 4, '15', ' , Timing Violations , timing closure , OCV , MCMM , CRPR , reports , signal integrity , IR drop , timing reports , hold , drc , lvs , clocks , floor plan , STA'),
(16374, 90, 2, '0', ''),
(16375, 90, 3, '7', ' , SRAM , parasitics , layout , lvs , shorts , DRC , LVS'),
(16376, 90, 4, '3', ' , drc , lvs , STA'),
(16377, 91, 2, '1', ' , Perl'),
(16378, 91, 3, '5', ' , layout , lvs , shorts , DRC , LVS'),
(16379, 91, 4, '12', ' , reports , data flow diagram , IR drop , timing reports , hold , drc , lvs , TCL , macros , clocks , floor plan , STA'),
(16380, 92, 2, '1', ' , debugging'),
(16381, 92, 3, '1', ' , linux'),
(16382, 92, 4, '11', ' , reports , IR drop , hold , TCL , linux , macros , clocks , Power plan , floor plan , STA , CTS'),
(16383, 493, 2, '0', ''),
(16384, 493, 3, '0', ''),
(16385, 493, 4, '0', ''),
(16386, 524, 2, '1', ' , Architecture'),
(16387, 524, 3, '1', ' , architecture'),
(16388, 524, 4, '0', ''),
(16389, 634, 2, '0', ''),
(16390, 634, 3, '0', ''),
(16391, 634, 4, '0', ''),
(16392, 713, 2, '0', ''),
(16393, 713, 3, '0', ''),
(16394, 713, 4, '11', ' , Timing Violations , OCV , CRPR , reports , signal integrity , IR drop , timing reports , hold , macros , clocks , STA'),
(16395, 826, 2, '0', ''),
(16396, 826, 3, '0', ''),
(16397, 826, 4, '0', ''),
(16398, 887, 2, '0', ''),
(16399, 887, 3, '0', ''),
(16400, 887, 4, '0', ''),
(16401, 1527, 2, '0', ''),
(16402, 1527, 3, '0', ''),
(16403, 1527, 4, '0', ''),
(16404, 1626, 2, '0', ''),
(16405, 1626, 3, '0', ''),
(16406, 1626, 4, '0', ''),
(16407, 1723, 2, '0', ''),
(16408, 1723, 3, '0', ''),
(16409, 1723, 4, '4', ' , IR drop , macros , clocks , STA'),
(16410, 1724, 2, '0', ''),
(16411, 1724, 3, '0', ''),
(16412, 1724, 4, '3', ' , floor plan , STA , Floor planning'),
(16413, 1728, 2, '0', ''),
(16414, 1728, 3, '1', ' , effects'),
(16415, 1728, 4, '7', ' , reports , IR drop , timing reports , macros , Power plan , STA , CTS'),
(16416, 1809, 2, '0', ''),
(16417, 1809, 3, '0', ''),
(16418, 1809, 4, '7', ' , reports , IR drop , timing reports , macros , clocks , floor plan , Floor planning'),
(16419, 1812, 2, '0', ''),
(16420, 1812, 3, '3', ' , effects , DFM , DRC'),
(16421, 1812, 4, '15', ' , Clock skew , timing closure , OCV , MCMM , CRPR , reports , IR drop , timing reports , hold , slew , drc , TCL , clock frequency , STA , CTS'),
(16422, 1828, 2, '0', ''),
(16423, 1828, 3, '0', ''),
(16424, 1828, 4, '7', ' , reports , IR drop , timing reports , macros , clocks , floor plan , STA'),
(16425, 1829, 2, '0', ''),
(16426, 1829, 3, '0', ''),
(16427, 1829, 4, '2', ' , TCL , STA'),
(16428, 1831, 2, '0', ''),
(16429, 1831, 3, '0', ''),
(16430, 1831, 4, '0', ''),
(16431, 1860, 2, '0', ''),
(16432, 1860, 3, '2', ' , effects , DRC'),
(16433, 1860, 4, '10', ' , reports , IR drop , timing reports , hold , drc , macros , clocks , Power plan , STA , CTS'),
(16434, 1895, 2, '0', ''),
(16435, 1895, 3, '1', ' , DRC'),
(16436, 1895, 4, '10', ' , Clock skew , timing closure , OCV , IR drop , hold , drc , macros , clocks , clock frequency , STA'),
(16437, 1897, 2, '0', ''),
(16438, 1897, 3, '5', ' , layout , lvs , DRC , LVS , CMOS'),
(16439, 1897, 4, '4', ' , drc , lvs , STA , CMOS'),
(16440, 1916, 2, '0', ''),
(16441, 1916, 3, '1', ' , DRC'),
(16442, 1916, 4, '6', ' , IR drop , drc , macros , clocks , clock frequency , STA'),
(16443, 1938, 2, '1', ' , Latch based designs'),
(16444, 1938, 3, '1', ' , DRC'),
(16445, 1938, 4, '10', ' , Timing Violations , OCV , reports , IR drop , timing reports , drc , macros , clocks , floor plan , STA'),
(16446, 1973, 2, '0', ''),
(16447, 1973, 3, '0', ''),
(16448, 1973, 4, '4', ' , IR drop , Power plan , floor plan , STA'),
(16449, 1979, 2, '0', ''),
(16450, 1979, 3, '1', ' , Process Node'),
(16451, 1979, 4, '11', ' , Timing Violations , reports , IR drop , timing reports , TCL , macros , clocks , Power plan , floor plan , STA , CTS'),
(16452, 1983, 2, '0', ''),
(16453, 1983, 3, '3', ' , lvs , DRC , LVS'),
(16454, 1983, 4, '6', ' , drc , lvs , Power plan , floor plan , Floor planning , CTS'),
(16455, 1984, 2, '0', ''),
(16456, 1984, 3, '0', ''),
(16457, 1984, 4, '5', ' , reports , IR drop , timing reports , macros , STA'),
(16458, 1986, 2, '0', ''),
(16459, 1986, 3, '0', ''),
(16460, 1986, 4, '5', ' , IR drop , macros , floor plan , STA , Floor planning'),
(16461, 1989, 2, '1', ' , Architecture'),
(16462, 1989, 3, '1', ' , architecture'),
(16463, 1989, 4, '1', ' , STA'),
(16464, 1990, 2, '1', ' , debugging'),
(16465, 1990, 3, '1', ' , linux'),
(16466, 1990, 4, '6', ' , hold , TCL , linux , macros , floor plan , STA'),
(16467, 1991, 2, '1', ' , Perl'),
(16468, 1991, 3, '4', ' , layout , lvs , DRC , LVS'),
(16469, 1991, 4, '9', ' , Timing Violations , IR drop , drc , lvs , Power plan , floor plan , STA , Floor planning , CTS'),
(16470, 1992, 2, '0', ''),
(16471, 1992, 3, '1', ' , DRC'),
(16472, 1992, 4, '5', ' , IR drop , drc , macros , clocks , floor plan'),
(16473, 1993, 2, '0', ''),
(16474, 1993, 3, '7', ' , Process Node , SRAM , layout , lvs , DRC , LVS , matching techniques'),
(16475, 1993, 4, '6', ' , drc , lvs , floor plan , STA , Floor planning , CTS'),
(16476, 1994, 2, '0', ''),
(16477, 1994, 3, '6', ' , layout , lvs , shorts , DRC , LVS , CMOS'),
(16478, 1994, 4, '6', ' , drc , lvs , floor plan , STA , Floor planning , CMOS'),
(16479, 1996, 2, '0', ''),
(16480, 1996, 3, '5', ' , layout , lvs , DRC , LVS , matching techniques'),
(16481, 1996, 4, '4', ' , drc , lvs , floor plan , STA'),
(16482, 1999, 2, '0', ''),
(16483, 1999, 3, '0', ''),
(16484, 1999, 4, '0', ''),
(16485, 2001, 2, '0', ''),
(16486, 2001, 3, '0', ''),
(16487, 2001, 4, '1', ' , Timing Violations'),
(16488, 2002, 2, '0', ''),
(16489, 2002, 3, '0', ''),
(16490, 2002, 4, '5', ' , timing closure , IR drop , hold , STA , CTS'),
(16491, 2004, 2, '0', ''),
(16492, 2004, 3, '0', ''),
(16493, 2004, 4, '4', ' , IR drop , macros , Power plan , STA'),
(16494, 2022, 2, '2', ' , Latch based designs , debugging'),
(16495, 2022, 3, '1', ' , effects'),
(16496, 2022, 4, '14', ' , Clock skew , timing closure , OCV , reports , effects of clock skew on timing , signal integrity , timing reports , TCL , macros , clocks , floor plan , STA , APR , CTS'),
(16497, 2032, 2, '0', ''),
(16498, 2032, 3, '0', ''),
(16499, 2032, 4, '0', ''),
(16500, 2033, 2, '0', ''),
(16501, 2033, 3, '5', ' , layout , lvs , DRC , LVS , CMOS'),
(16502, 2033, 4, '4', ' , drc , lvs , STA , CMOS'),
(16503, 2035, 2, '0', ''),
(16504, 2035, 3, '9', ' , SRAM , parasitics , layout , lvs , shorts , opens , property errors , DRC , LVS'),
(16505, 2035, 4, '5', ' , drc , lvs , floor plan , STA , Floor planning'),
(16506, 2051, 2, '0', ''),
(16507, 2051, 3, '0', ''),
(16508, 2051, 4, '0', ''),
(16509, 2067, 2, '0', ''),
(16510, 2067, 3, '1', ' , DRC'),
(16511, 2067, 4, '4', ' , drc , macros , Power plan , STA'),
(16512, 2088, 2, '0', ''),
(16513, 2088, 3, '0', ''),
(16514, 2088, 4, '0', ''),
(16515, 2089, 2, '0', ''),
(16516, 2089, 3, '0', ''),
(16517, 2089, 4, '0', ''),
(16518, 2092, 2, '0', ''),
(16519, 2092, 3, '0', ''),
(16520, 2092, 4, '0', ''),
(16521, 2114, 2, '0', ''),
(16522, 2114, 3, '0', ''),
(16523, 2114, 4, '0', ''),
(16524, 2115, 2, '0', ''),
(16525, 2115, 3, '0', ''),
(16526, 2115, 4, '0', ''),
(16527, 2116, 2, '0', ''),
(16528, 2116, 3, '0', ''),
(16529, 2116, 4, '0', ''),
(16530, 2117, 2, '1', ' , Architecture'),
(16531, 2117, 3, '1', ' , architecture'),
(16532, 2117, 4, '0', ''),
(16533, 2118, 2, '0', ''),
(16534, 2118, 3, '0', ''),
(16535, 2118, 4, '0', ''),
(16536, 2119, 2, '0', ''),
(16537, 2119, 3, '0', ''),
(16538, 2119, 4, '0', ''),
(16539, 2120, 2, '0', ''),
(16540, 2120, 3, '0', ''),
(16541, 2120, 4, '0', ''),
(16542, 2121, 2, '0', ''),
(16543, 2121, 3, '0', ''),
(16544, 2121, 4, '0', ''),
(16545, 2122, 2, '0', ''),
(16546, 2122, 3, '11', ' , SRAM , parasitics , layout , lvs , shorts , property errors , device mismatch , DRC , LVS , matching techniques , CMOS'),
(16547, 2122, 4, '5', ' , drc , lvs , STA , CTS , CMOS'),
(16548, 2123, 2, '0', ''),
(16549, 2123, 3, '0', ''),
(16550, 2123, 4, '0', ''),
(16551, 2124, 2, '0', ''),
(16552, 2124, 3, '0', ''),
(16553, 2124, 4, '0', ''),
(16554, 2125, 2, '0', ''),
(16555, 2125, 3, '0', ''),
(16556, 2125, 4, '0', ''),
(16557, 2126, 2, '0', ''),
(16558, 2126, 3, '0', ''),
(16559, 2126, 4, '0', ''),
(16560, 2127, 2, '0', ''),
(16561, 2127, 3, '0', ''),
(16562, 2127, 4, '0', ''),
(16563, 2128, 2, '0', ''),
(16564, 2128, 3, '0', ''),
(16565, 2128, 4, '0', ''),
(16566, 2129, 2, '0', ''),
(16567, 2129, 3, '0', ''),
(16568, 2129, 4, '0', ''),
(16569, 2130, 2, '0', ''),
(16570, 2130, 3, '0', ''),
(16571, 2130, 4, '0', ''),
(16572, 2131, 2, '0', ''),
(16573, 2131, 3, '0', ''),
(16574, 2131, 4, '0', ''),
(16575, 2132, 2, '0', ''),
(16576, 2132, 3, '0', ''),
(16577, 2132, 4, '0', ''),
(16578, 2133, 2, '0', ''),
(16579, 2133, 3, '0', ''),
(16580, 2133, 4, '0', ''),
(16581, 2134, 2, '0', ''),
(16582, 2134, 3, '0', ''),
(16583, 2134, 4, '0', ''),
(16584, 2135, 2, '0', ''),
(16585, 2135, 3, '0', ''),
(16586, 2135, 4, '0', ''),
(16587, 2136, 2, '0', ''),
(16588, 2136, 3, '0', ''),
(16589, 2136, 4, '0', ''),
(16590, 2137, 2, '0', ''),
(16591, 2137, 3, '0', ''),
(16592, 2137, 4, '0', ''),
(16593, 2138, 2, '0', ''),
(16594, 2138, 3, '0', ''),
(16595, 2138, 4, '0', ''),
(16596, 2139, 2, '0', ''),
(16597, 2139, 3, '0', ''),
(16598, 2139, 4, '0', ''),
(16599, 2140, 2, '0', ''),
(16600, 2140, 3, '0', ''),
(16601, 2140, 4, '0', ''),
(16602, 2141, 2, '0', ''),
(16603, 2141, 3, '0', ''),
(16604, 2141, 4, '0', ''),
(16605, 2142, 2, '0', ''),
(16606, 2142, 3, '0', ''),
(16607, 2142, 4, '0', ''),
(16608, 2143, 2, '0', ''),
(16609, 2143, 3, '0', ''),
(16610, 2143, 4, '0', ''),
(16611, 2144, 2, '0', ''),
(16612, 2144, 3, '0', ''),
(16613, 2144, 4, '0', ''),
(16614, 2145, 2, '0', ''),
(16615, 2145, 3, '0', ''),
(16616, 2145, 4, '0', ''),
(16617, 2146, 2, '0', ''),
(16618, 2146, 3, '0', ''),
(16619, 2146, 4, '0', ''),
(16620, 2147, 2, '1', ' , debugging'),
(16621, 2147, 3, '1', ' , linux'),
(16622, 2147, 4, '6', ' , hold , TCL , linux , macros , floor plan , STA'),
(16623, 2148, 2, '0', ''),
(16624, 2148, 3, '0', ''),
(16625, 2148, 4, '0', ''),
(16626, 2149, 2, '0', ''),
(16627, 2149, 3, '0', ''),
(16628, 2149, 4, '0', ''),
(16629, 2150, 2, '0', ''),
(16630, 2150, 3, '0', ''),
(16631, 2150, 4, '0', ''),
(16632, 2151, 2, '0', ''),
(16633, 2151, 3, '0', ''),
(16634, 2151, 4, '0', ''),
(16635, 2152, 2, '0', ''),
(16636, 2152, 3, '0', ''),
(16637, 2152, 4, '0', ''),
(16638, 2153, 2, '0', ''),
(16639, 2153, 3, '0', ''),
(16640, 2153, 4, '0', ''),
(16641, 2154, 2, '0', ''),
(16642, 2154, 3, '0', ''),
(16643, 2154, 4, '0', ''),
(16644, 2155, 2, '0', ''),
(16645, 2155, 3, '0', ''),
(16646, 2155, 4, '0', ''),
(16647, 2156, 2, '0', ''),
(16648, 2156, 3, '0', ''),
(16649, 2156, 4, '0', ''),
(16650, 2157, 2, '0', ''),
(16651, 2157, 3, '0', ''),
(16652, 2157, 4, '0', ''),
(16653, 2158, 2, '0', ''),
(16654, 2158, 3, '0', ''),
(16655, 2158, 4, '0', ''),
(16656, 2159, 2, '0', ''),
(16657, 2159, 3, '0', ''),
(16658, 2159, 4, '0', ''),
(16659, 2160, 2, '0', ''),
(16660, 2160, 3, '0', ''),
(16661, 2160, 4, '0', ''),
(16662, 2161, 2, '0', ''),
(16663, 2161, 3, '0', ''),
(16664, 2161, 4, '0', ''),
(16665, 2162, 2, '0', ''),
(16666, 2162, 3, '0', ''),
(16667, 2162, 4, '0', ''),
(16668, 2163, 2, '0', ''),
(16669, 2163, 3, '0', ''),
(16670, 2163, 4, '0', ''),
(16671, 2164, 2, '0', ''),
(16672, 2164, 3, '0', ''),
(16673, 2164, 4, '0', ''),
(16674, 2165, 2, '0', ''),
(16675, 2165, 3, '0', ''),
(16676, 2165, 4, '0', ''),
(16677, 2166, 2, '0', ''),
(16678, 2166, 3, '0', ''),
(16679, 2166, 4, '0', ''),
(16680, 2167, 2, '0', ''),
(16681, 2167, 3, '0', ''),
(16682, 2167, 4, '0', ''),
(16683, 2168, 2, '0', ''),
(16684, 2168, 3, '0', ''),
(16685, 2168, 4, '0', ''),
(16686, 2169, 2, '0', ''),
(16687, 2169, 3, '0', ''),
(16688, 2169, 4, '0', ''),
(16689, 2170, 2, '0', ''),
(16690, 2170, 3, '0', ''),
(16691, 2170, 4, '0', ''),
(16692, 2171, 2, '0', ''),
(16693, 2171, 3, '0', ''),
(16694, 2171, 4, '0', ''),
(16695, 2172, 2, '0', ''),
(16696, 2172, 3, '0', ''),
(16697, 2172, 4, '0', ''),
(16698, 2173, 2, '0', ''),
(16699, 2173, 3, '0', ''),
(16700, 2173, 4, '0', ''),
(16701, 2174, 2, '0', ''),
(16702, 2174, 3, '0', ''),
(16703, 2174, 4, '0', ''),
(16704, 2175, 2, '0', ''),
(16705, 2175, 3, '0', ''),
(16706, 2175, 4, '0', ''),
(16707, 2176, 2, '0', ''),
(16708, 2176, 3, '0', ''),
(16709, 2176, 4, '0', ''),
(16710, 2177, 2, '0', ''),
(16711, 2177, 3, '0', ''),
(16712, 2177, 4, '0', ''),
(16713, 2178, 2, '0', ''),
(16714, 2178, 3, '0', ''),
(16715, 2178, 4, '0', ''),
(16716, 2179, 2, '0', ''),
(16717, 2179, 3, '0', ''),
(16718, 2179, 4, '0', ''),
(16719, 2180, 2, '0', ''),
(16720, 2180, 3, '0', ''),
(16721, 2180, 4, '0', ''),
(16722, 2181, 2, '0', ''),
(16723, 2181, 3, '0', ''),
(16724, 2181, 4, '0', ''),
(16725, 2182, 2, '0', ''),
(16726, 2182, 3, '0', ''),
(16727, 2182, 4, '0', '');

-- --------------------------------------------------------

--
-- Table structure for table `tbl_traininginstitute`
--

CREATE TABLE IF NOT EXISTS `tbl_traininginstitute` (
  `idtraininginstitute` bigint(20) NOT NULL AUTO_INCREMENT,
  `traininginstitute` varchar(255) NOT NULL,
  PRIMARY KEY (`idtraininginstitute`)
) ENGINE=InnoDB  DEFAULT CHARSET=latin1 AUTO_INCREMENT=3 ;

--
-- Dumping data for table `tbl_traininginstitute`
--

INSERT INTO `tbl_traininginstitute` (`idtraininginstitute`, `traininginstitute`) VALUES
(1, 'RV-VLSI Design Center'),
(2, 'Others');

-- --------------------------------------------------------

--
-- Table structure for table `tbl_year`
--

CREATE TABLE IF NOT EXISTS `tbl_year` (
  `idyear` bigint(20) NOT NULL AUTO_INCREMENT,
  `years` varchar(4) NOT NULL,
  PRIMARY KEY (`idyear`)
) ENGINE=InnoDB  DEFAULT CHARSET=latin1 AUTO_INCREMENT=58 ;

--
-- Dumping data for table `tbl_year`
--

INSERT INTO `tbl_year` (`idyear`, `years`) VALUES
(1, '2014'),
(2, '2013'),
(3, '2012'),
(4, '2011'),
(5, '2010'),
(6, '2009'),
(7, '2008'),
(8, '2007'),
(9, '2006'),
(10, '2005'),
(11, '2004'),
(12, '2003'),
(13, '2015'),
(14, '2002'),
(15, '2001'),
(16, '2000'),
(17, '1999'),
(18, '1998'),
(19, '1997'),
(20, '1998'),
(21, '1996'),
(22, '1995'),
(23, '1994'),
(24, '1993'),
(25, '1992'),
(26, '1991'),
(27, '1990'),
(28, '1989'),
(29, '1988'),
(30, '1987'),
(31, '1986'),
(32, '1985'),
(33, '1984'),
(34, '1983'),
(35, '1982'),
(36, '1981'),
(37, '1980'),
(38, '1979'),
(39, '1978'),
(40, '1977'),
(41, '1976'),
(42, '1975'),
(43, '1974'),
(44, '1973'),
(45, '1972'),
(46, '1971'),
(47, '1970'),
(48, '1969'),
(49, '1968'),
(50, '1967'),
(51, '1966'),
(52, '1965'),
(53, '1964'),
(54, '1963'),
(55, '1962'),
(56, '1961'),
(57, '1960');

/*!40101 SET CHARACTER_SET_CLIENT=@OLD_CHARACTER_SET_CLIENT */;
/*!40101 SET CHARACTER_SET_RESULTS=@OLD_CHARACTER_SET_RESULTS */;
/*!40101 SET COLLATION_CONNECTION=@OLD_COLLATION_CONNECTION */;
