<<<<<<< HEAD
<?xml version="1.0" encoding="UTF-8" standalone="no" ?><toolSetting xmlns="http://actel.com/sweng/afi" component="full_sys" xmlns:actel-cc="http://www.actel.com/XMLSchema/CoreConsole" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1"><device VendorTechnology_Die="M1IS8X8M2LDP" VendorTechnology_DieVoltage="1.5" VendorTechnology_Family="ProASIC3L" VendorTechnology_PART_RANGE="COM" VendorTechnology_Package="fg484" VendorTechnology_Speed="STD"><advancedoptions IO_DEFT_STD="LVCMOS 3.3V" RESTRICTPROBEPINS="1" RESTRICTSPIPINS="0" TEMPR="COM" UNUSED_MSS_IO_RESISTOR_PULL="None" VCCI_1.5_VOLTR="COM" VCCI_1.8_VOLTR="COM" VCCI_2.5_VOLTR="COM" VCCI_3.3_VOLTR="COM" VOLTR="COM"/></device><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="VIEWDRAWCONFIGURATOR" library="Tool" name="ViewDraw" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SYNTHESIZE_PS" library="Tool" name="Precision" state="0" vendor="Mentor" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SYNTHESIZE" library="Tool" name="Synthesize" state="0" vendor="Synopsys" version="1.0.102"><configuration><spirit:hwParameter spirit:name="CLOCK_ASYNC">12</spirit:hwParameter><spirit:hwParameter spirit:name="CLOCK_DATA">5000</spirit:hwParameter><spirit:hwParameter spirit:name="CLOCK_GLOBAL">2</spirit:hwParameter><spirit:hwParameter spirit:name="LANGUAGE_SYSTEM_VLOG">false</spirit:hwParameter><spirit:hwParameter spirit:name="LANGUAGE_VERILOG_2001">true</spirit:hwParameter><spirit:hwParameter spirit:name="LANGUAGE_VHDL_2008">false</spirit:hwParameter><spirit:hwParameter spirit:name="RAM_OPTIMIZED_FOR_POWER">false</spirit:hwParameter><spirit:hwParameter spirit:name="RETIMING">false</spirit:hwParameter></configuration><input_files><file><path>component\work\full_sys\full_sys.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1456815388</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\geiger_integration\geiger_integration.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1456804916</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\master_mode\master_mode.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1456707083</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\memory_test\memory_test.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1457077630</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\transceiver_integration\transceiver_integration.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1456715930</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\buffer_data_out.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1456888027</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\clock_div_1MHZ_100KHZ.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1456295330</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\clock_div_1MHZ_10HZ.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1456715892</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\clock_div_1MHZ_1KHZ.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1455156268</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\clock_div_26MHZ_1MHZ.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1456715012</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\constant_sensor_data.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1456888156</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\dummy_mem.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1456706100</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\geig_data_handling.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1456803955</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\mag_data_handling.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1450492154</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\mag_i2c_interface.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1450492233</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\memory_controller.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457077549</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\NOR_FLASH_INTERFACE.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1457222665</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\orbit_control.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1456360026</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\read_address_traversal.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1456810616</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\read_buffer.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457115974</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\reset_pulse.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1455155860</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\sdram_interface.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457073366</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\spi_data_out.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1456447519</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\SPI_Master.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1456706100</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\spi_mode_config.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1456715580</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\test_constants_spi.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1456296721</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\test_harness.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1452802820</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\test_harness_geiger_stack.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1456804061</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\timestamp.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1455156309</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\write_address_traversal.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1456810635</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>smartgen\CLK_1MHZ\CLK_1MHZ.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1454471978</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>smartgen\CLK_26MHZ\CLK_26MHZ.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1454471969</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>smartgen\CLK_6_5MHZ\CLK_6_5MHZ.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1452624578</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\clock_div_26MHZ_1MHZ_sdc.sdc</path><type>SDC_ROOT</type><fileset>OTHER_SYNTHESIS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1454609968</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\full_sys_sdc.sdc</path><type>SDC_ROOT</type><fileset>OTHER_SYNTHESIS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1456813974</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\geiger_integration_sdc.sdc</path><type>SDC_ROOT</type><fileset>OTHER_SYNTHESIS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1457118492</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\spi_test_sdc.sdc</path><type>SDC_ROOT</type><fileset>OTHER_SYNTHESIS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1454612349</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\transceiver_integration_sdc.sdc</path><type>SDC_ROOT</type><fileset>OTHER_SYNTHESIS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1456715947</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\write_address_traversal_sdc.sdc</path><type>SDC_ROOT</type><fileset>OTHER_SYNTHESIS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1454469637</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></input_files><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SOFTWAREIDE" library="Tool" name="SoftwareIDE" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SMARTDESIGNCONFIGURATOR" library="Tool" name="SmartDesign" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SIM_PRESYNTH" library="Tool" name="RTLSimulation" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SIM_POSTSYNTH" library="Tool" name="PostSynthesisSimulation" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SDTB" library="Tool" name="SDTB" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="HDLTB" library="Tool" name="HDLTB" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="HDLEDITOR" library="Tool" name="HDL" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="FIRMWARECONFIGURATOR" library="Tool" name="FirmwareView" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITTIMING_PRESYNTH" library="Tool" name="TimingConstraints" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITIO_PRESYNTH" library="Tool" name="IOEditor" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="COMPILE" library="Tool" name="DesCompile" state="0" vendor="Actel" version="1.0.100"><configuration><spirit:hwParameter spirit:name="MERGEPDC">false</spirit:hwParameter><spirit:hwParameter spirit:name="MERGESDC">true</spirit:hwParameter></configuration><input_files><file><path>synthesis\full_sys_sdc.sdc</path><type>SDC_SYN</type><fileset>OTHER_SYNTHESIS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1456813974</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></input_files><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="PLACEROUTE" library="Tool" name="DesLayout" state="0" vendor="Actel" version="1.0.100"><configuration><spirit:hwParameter spirit:name="INCRPLACEANDROUTE">false</spirit:hwParameter><spirit:hwParameter spirit:name="TDPR">true</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTSDF" library="Tool" name="BackAnnotation" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SIM_POSTLAYOUT" library="Tool" name="BackAnnotatedSimulation" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTIBIS" library="Tool" name="ExportDesIBIS" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="VERIFYPOWER" library="Tool" name="AnalyzePower" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTPIN" library="Tool" name="ExportDesPin" state="0" vendor="Actel" version="1.0.100"><configuration><spirit:hwParameter spirit:name="PINRPT_BY_NAME">true</spirit:hwParameter><spirit:hwParameter spirit:name="PINRPT_BY_NUMBER">true</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="VERIFYTIMING" library="Tool" name="AnalyzeTiming" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="PUBLISHBLOCK" library="Tool" name="PublishDesignerBlock" state="0" vendor="Actel" version="1.0.100"><configuration><spirit:hwParameter spirit:name="LANGUAGE">verilog</spirit:hwParameter><spirit:hwParameter spirit:name="PLACEMENT">true</spirit:hwParameter><spirit:hwParameter spirit:name="REGION">true</spirit:hwParameter><spirit:hwParameter spirit:name="ROUTING">true</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="GENERATEPROGRAMMINGDATA" library="Tool" name="ProgrammingData" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTPROGRAMMINGFILE" library="Tool" name="ExportProgrammingFile" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="PROGRAMDEVICE" library="Tool" name="ProgramDevice" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="INSTRUMENTDESIGN" library="Tool" name="InstrumentDesign" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITFLOORPLAN_POSTCOMPILE" library="Tool" name="FloorPlan" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITTIMING_POSTCOMPILE" library="Tool" name="TimingConstraints" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITIO_POSTCOMPILE" library="Tool" name="MVNIOEditor" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool></toolSetting>
=======
<?xml version="1.0" encoding="UTF-8" standalone="no" ?><toolSetting xmlns="http://actel.com/sweng/afi" component="full_sys" xmlns:actel-cc="http://www.actel.com/XMLSchema/CoreConsole" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1"><device VendorTechnology_Die="M1IS8X8M2LDP" VendorTechnology_DieVoltage="1.5" VendorTechnology_Family="ProASIC3L" VendorTechnology_PART_RANGE="COM" VendorTechnology_Package="fg484" VendorTechnology_Speed="STD"><advancedoptions IO_DEFT_STD="LVCMOS 3.3V" RESTRICTPROBEPINS="1" RESTRICTSPIPINS="0" TEMPR="COM" UNUSED_MSS_IO_RESISTOR_PULL="None" VCCI_1.5_VOLTR="COM" VCCI_1.8_VOLTR="COM" VCCI_2.5_VOLTR="COM" VCCI_3.3_VOLTR="COM" VOLTR="COM"/></device><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="VIEWDRAWCONFIGURATOR" library="Tool" name="ViewDraw" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SYNTHESIZE_PS" library="Tool" name="Precision" state="0" vendor="Mentor" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SYNTHESIZE" library="Tool" name="Synthesize" state="0" vendor="Synopsys" version="1.0.102"><configuration><spirit:hwParameter spirit:name="CLOCK_ASYNC">12</spirit:hwParameter><spirit:hwParameter spirit:name="CLOCK_DATA">5000</spirit:hwParameter><spirit:hwParameter spirit:name="CLOCK_GLOBAL">2</spirit:hwParameter><spirit:hwParameter spirit:name="LANGUAGE_SYSTEM_VLOG">false</spirit:hwParameter><spirit:hwParameter spirit:name="LANGUAGE_VERILOG_2001">true</spirit:hwParameter><spirit:hwParameter spirit:name="LANGUAGE_VHDL_2008">false</spirit:hwParameter><spirit:hwParameter spirit:name="RAM_OPTIMIZED_FOR_POWER">false</spirit:hwParameter><spirit:hwParameter spirit:name="RETIMING">false</spirit:hwParameter></configuration><input_files><file><path>component\work\full_sys\full_sys.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457398932</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\geiger_integration\geiger_integration.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1457398932</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\master_mode\master_mode.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1457399822</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\memory_test\memory_test.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1457398932</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\transceiver_integration\transceiver_integration.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1457400296</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\clock_div_1MHZ_100KHZ.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457398940</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\clock_div_1MHZ_10HZ.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457398940</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\clock_div_1MHZ_1KHZ.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457398940</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\clock_div_26MHZ_1MHZ.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1457398940</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\dummy_mem.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1457398940</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\geig_data_handling.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457398940</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\mag_data_handling.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1457398940</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\mag_i2c_interface.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1457398940</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\memory_controller.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457398940</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\orbit_control.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457398940</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\read_address_traversal.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457398940</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\read_buffer.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457398940</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\reset_pulse.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457398940</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\sdram_interface.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457398940</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\spi_data_out.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1457398942</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\SPI_Master.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457399656</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\spi_mode_config.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457398942</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\spi_mode_config2.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1457399656</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\test_constants_spi.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1457398942</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\test_harness.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1457398942</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\test_harness_geiger_stack.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457398942</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\timestamp.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457398942</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\write_address_traversal.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457398942</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>smartgen\CLK_1MHZ\CLK_1MHZ.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457398948</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>smartgen\CLK_26MHZ\CLK_26MHZ.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457398948</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>smartgen\CLK_6_5MHZ\CLK_6_5MHZ.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1457398948</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\clock_div_26MHZ_1MHZ_sdc.sdc</path><type>SDC_ROOT</type><fileset>OTHER_SYNTHESIS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1457398950</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\full_sys_sdc.sdc</path><type>SDC_ROOT</type><fileset>OTHER_SYNTHESIS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1457398950</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\geiger_integration_sdc.sdc</path><type>SDC_ROOT</type><fileset>OTHER_SYNTHESIS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1457398952</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\spi_test_sdc.sdc</path><type>SDC_ROOT</type><fileset>OTHER_SYNTHESIS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1457398954</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\transceiver_integration_sdc.sdc</path><type>SDC_ROOT</type><fileset>OTHER_SYNTHESIS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1457398970</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\write_address_traversal_sdc.sdc</path><type>SDC_ROOT</type><fileset>OTHER_SYNTHESIS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1457398972</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></input_files><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SOFTWAREIDE" library="Tool" name="SoftwareIDE" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SMARTDESIGNCONFIGURATOR" library="Tool" name="SmartDesign" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SIM_PRESYNTH" library="Tool" name="RTLSimulation" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files><file><path>component\work\full_sys\full_sys.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457398932</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\geiger_integration\geiger_integration.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1457398932</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\master_mode\master_mode.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1457399822</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\memory_test\memory_test.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1457398932</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\transceiver_integration\transceiver_integration.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1457400296</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\clock_div_1MHZ_100KHZ.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457398940</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\clock_div_1MHZ_10HZ.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457398940</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\clock_div_1MHZ_1KHZ.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457398940</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\clock_div_26MHZ_1MHZ.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1457398940</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\dummy_mem.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1457398940</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\geig_data_handling.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457398940</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\mag_data_handling.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1457398940</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\mag_i2c_interface.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1457398940</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\memory_controller.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457398940</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\orbit_control.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457398940</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\read_address_traversal.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457398940</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\read_buffer.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457398940</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\reset_pulse.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457398940</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\sdram_interface.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457398940</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\spi_data_out.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1457398942</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\SPI_Master.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457399656</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\spi_mode_config.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457398942</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\spi_mode_config2.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1457399656</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\test_constants_spi.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1457398942</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\test_harness.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1457398942</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\test_harness_geiger_stack.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457398942</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\timestamp.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457398942</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\write_address_traversal.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457398942</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>smartgen\CLK_1MHZ\CLK_1MHZ.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457398948</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>smartgen\CLK_26MHZ\CLK_26MHZ.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1457398948</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>smartgen\CLK_6_5MHZ\CLK_6_5MHZ.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1457398948</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></input_files><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SIM_POSTSYNTH" library="Tool" name="PostSynthesisSimulation" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SDTB" library="Tool" name="SDTB" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="HDLTB" library="Tool" name="HDLTB" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="HDLEDITOR" library="Tool" name="HDL" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="FIRMWARECONFIGURATOR" library="Tool" name="FirmwareView" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITTIMING_PRESYNTH" library="Tool" name="TimingConstraints" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITIO_PRESYNTH" library="Tool" name="IOEditor" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="COMPILE" library="Tool" name="DesCompile" state="0" vendor="Actel" version="1.0.100"><configuration><spirit:hwParameter spirit:name="MERGEPDC">false</spirit:hwParameter><spirit:hwParameter spirit:name="MERGESDC">true</spirit:hwParameter></configuration><input_files><file><path>synthesis\full_sys_sdc.sdc</path><type>SDC_SYN</type><fileset>OTHER_SYNTHESIS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1457398950</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></input_files><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="PLACEROUTE" library="Tool" name="DesLayout" state="0" vendor="Actel" version="1.0.100"><configuration><spirit:hwParameter spirit:name="INCRPLACEANDROUTE">false</spirit:hwParameter><spirit:hwParameter spirit:name="TDPR">true</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTSDF" library="Tool" name="BackAnnotation" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SIM_POSTLAYOUT" library="Tool" name="BackAnnotatedSimulation" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTIBIS" library="Tool" name="ExportDesIBIS" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="VERIFYPOWER" library="Tool" name="AnalyzePower" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTPIN" library="Tool" name="ExportDesPin" state="0" vendor="Actel" version="1.0.100"><configuration><spirit:hwParameter spirit:name="PINRPT_BY_NAME">true</spirit:hwParameter><spirit:hwParameter spirit:name="PINRPT_BY_NUMBER">true</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="VERIFYTIMING" library="Tool" name="AnalyzeTiming" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="PUBLISHBLOCK" library="Tool" name="PublishDesignerBlock" state="0" vendor="Actel" version="1.0.100"><configuration><spirit:hwParameter spirit:name="LANGUAGE">verilog</spirit:hwParameter><spirit:hwParameter spirit:name="PLACEMENT">true</spirit:hwParameter><spirit:hwParameter spirit:name="REGION">true</spirit:hwParameter><spirit:hwParameter spirit:name="ROUTING">true</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="GENERATEPROGRAMMINGDATA" library="Tool" name="ProgrammingData" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTPROGRAMMINGFILE" library="Tool" name="ExportProgrammingFile" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="PROGRAMDEVICE" library="Tool" name="ProgramDevice" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="INSTRUMENTDESIGN" library="Tool" name="InstrumentDesign" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITFLOORPLAN_POSTCOMPILE" library="Tool" name="FloorPlan" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITTIMING_POSTCOMPILE" library="Tool" name="TimingConstraints" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITIO_POSTCOMPILE" library="Tool" name="MVNIOEditor" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool></toolSetting>
>>>>>>> e3d463430f9b1c845402c4b79cc586e97c769779
