// Seed: 2098233369
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input wire id_2
);
  assign id_4 = 1'b0;
endmodule
module module_1 (
    input tri0 id_0,
    output uwire id_1,
    input tri1 id_2,
    output supply0 id_3,
    input wire id_4,
    input wand id_5,
    input supply0 id_6,
    input wor id_7
);
  reg id_9;
  id_10 :
  assert property (@(posedge 1) 1)
  else $display(id_2, 1);
  always_ff #1 id_9 <= 1;
  module_0(
      id_6, id_5, id_4
  );
endmodule
