// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "09/24/2021 16:19:52"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for VCS only
// 

`timescale 1 ps/ 1 ps

module rom (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	address,
	clock,
	q);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	[15:0] address;
input 	clock;
output 	[31:0] q;

// Design Ports Information
// q[0]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[1]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[2]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[3]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[4]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[6]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[7]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[8]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[9]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[10]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[11]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[12]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[13]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[14]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[15]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[16]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[17]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[18]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[19]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[20]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[21]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[22]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[23]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[24]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[25]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[26]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[27]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[28]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[29]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[30]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[31]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[15]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[14]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[13]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[0]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[1]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[2]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[3]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[4]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[5]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[6]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[7]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[8]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[9]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[10]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[11]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[12]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \address[13]~input_o ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ;
wire \~QIC_CREATED_GND~I_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~17 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~18_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~20_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~22_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~24_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~26_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~28_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~30_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~32_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~34_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~36_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~38_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~40_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~42_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~11_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~10_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add1~1 ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add1~3 ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~8_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add1~5 ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~7_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add1~9 ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~9_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~5_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~47_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~46_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~48_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~6 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~6_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45 ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~49_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder_combout ;
wire \address[14]~input_o ;
wire \address[15]~input_o ;
wire \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3319w[3]~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3319w[3]~0_combout ;
wire \address[0]~input_o ;
wire \address[1]~input_o ;
wire \address[2]~input_o ;
wire \address[3]~input_o ;
wire \address[4]~input_o ;
wire \address[5]~input_o ;
wire \address[6]~input_o ;
wire \address[7]~input_o ;
wire \address[8]~input_o ;
wire \address[9]~input_o ;
wire \address[10]~input_o ;
wire \address[11]~input_o ;
wire \address[12]~input_o ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3341w[3]~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3341w[3]~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3330w[3]~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3330w[3]~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3]~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~1_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3363w[3]~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3363w[3]~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a160~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3352w[3]~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3]~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a128~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~2_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3385w[3]~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3385w[3]~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a224~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3374w[3]~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3374w[3]~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a192~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~3_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a225~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a193~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a161~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a129~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~6_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~7_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~4_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~5_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~8_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~9_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a194~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a162~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a130~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~10_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a226~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~11_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~2_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~12_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~13_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a195~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a131~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a163~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~14_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a227~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~15_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~3_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a228~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a196~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a164~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a132~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~18_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~19_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~16_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~17_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~4_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a165~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a133~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~22_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a197~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a229~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~23_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~20_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~21_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~5_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~24_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~25_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a166~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a134~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~26_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a198~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a230~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~27_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~6_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a199~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a231~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a167~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a135~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~30_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~31_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~28_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~29_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~7_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a200~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a232~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a168~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a136~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~34_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~35_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~32_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~33_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~8_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~36_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~37_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a233~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a201~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a169~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a137~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~38_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~39_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~9_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a234~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a138~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a170~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~42_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a202~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~43_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~40_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~41_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~10_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a139~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a171~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~46_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a235~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a203~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~47_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~44_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~45_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~11_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a236~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a172~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a140~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~50_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a204~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~51_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~48_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~49_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~12_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a141~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a173~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~54_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a205~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a237~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~55_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~52_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~53_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~13_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~56_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~57_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a238~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a206~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a142~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a174~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~58_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~59_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~14_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a239~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a143~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a175~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~62_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a207~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~63_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~60_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~61_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~15_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a208~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a240~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a176~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a144~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~66_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~67_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~64_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~65_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]~16_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a241~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a209~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a145~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a177~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~70_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~71_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~68_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~69_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]~17_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a210~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a178~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a146~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~74_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a242~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~75_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~72_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~73_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~18_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~76_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~77_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a243~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a211~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a147~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a179~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~78_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~79_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~19_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~80_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~81_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a148~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a180~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~82_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a244~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a212~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~83_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~20_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a245~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a213~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a181~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a149~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~86_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~87_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~84_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~85_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~21_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~88_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~89_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a246~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a150~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a182~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~90_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a214~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~91_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~22_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~92_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~93_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a183~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a151~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~94_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a247~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a215~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~95_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]~23_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a216~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a248~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a184~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a152~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~98_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~99_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~96_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~97_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~24_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a153~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a185~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~102_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a249~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a217~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~103_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~100_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~101_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]~25_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~104_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~105_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a250~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a186~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a154~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~106_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a218~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~107_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]~26_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~108_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~109_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a155~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a187~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~110_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a219~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a251~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~111_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~27_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a156~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a188~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~114_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a252~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a220~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~115_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~112_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~113_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~28_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a253~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a221~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a189~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a157~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~118_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~119_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~116_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~117_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]~29_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a158~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a190~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~122_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a254~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a222~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~123_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~120_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~121_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~30_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a223~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a255~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a191~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a159~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~126_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~127_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~124_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0 ;
wire \altsyncram_component|auto_generated|altsyncram1|mux7|_~125_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~31_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~32_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~44_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~2_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~3_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|address_reg_a[2]~feeder_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a192~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a160~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~0_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a224~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~1_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~4_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~7_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~8_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a193~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a225~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a161~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a129~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~5_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~6_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~9_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~12_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~13_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a194~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a162~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a130~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~10_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a226~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~11_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~14_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~17_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~18_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a195~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a227~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a163~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~15_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~16_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~19_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~22_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~23_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a196~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a228~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a132~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a164~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~20_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~21_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~24_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~27_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~28_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a229~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a165~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~25_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a197~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~26_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~29_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~32_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~33_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a230~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a198~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a134~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a166~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~30_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~31_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~34_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a231~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a199~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a167~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~35_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~36_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~37_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~38_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~39_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a200~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a232~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a168~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~40_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~41_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~42_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~43_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~44_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a233~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a201~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a169~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~45_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~46_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~47_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~48_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~49_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~52_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~53_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a170~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~50_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a234~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a202~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~51_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~54_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~57_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~58_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a235~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a139~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a171~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~55_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a203~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~56_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~59_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~62_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~63_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a204~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a236~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a140~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a172~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~60_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~61_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~64_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~67_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~68_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a205~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a173~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~65_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a237~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~66_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~69_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~72_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~73_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a206~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a142~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a174~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~70_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a238~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~71_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~74_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a239~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a207~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a175~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~75_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~76_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~77_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~78_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~79_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~82_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~83_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a240~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a176~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~80_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a208~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~81_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~84_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a177~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~85_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a241~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a209~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~86_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~87_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~88_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~89_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~92_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~93_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a178~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~90_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a242~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a210~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~91_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~94_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~97_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~98_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a243~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a211~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a179~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~95_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~96_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~99_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~102_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~103_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a212~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a244~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a180~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~100_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~101_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~104_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~107_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~108_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a213~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a245~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a181~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a149~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~105_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~106_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~109_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~112_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~113_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a150~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a182~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~110_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a246~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a214~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~111_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~114_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~117_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~118_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a247~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a215~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a183~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~115_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~116_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~119_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a184~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~120_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a248~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a216~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~121_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~122_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~123_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~124_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~127_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~128_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a185~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~125_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a249~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a217~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~126_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~129_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~132_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~133_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a218~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a250~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a186~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~130_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~131_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~134_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a219~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a251~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a187~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~135_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~136_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~137_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~138_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~139_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~142_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~143_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a220~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a156~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a188~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~140_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a252~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~141_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~144_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~147_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~148_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a253~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a189~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~145_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a221~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~146_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~149_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~152_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~153_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a190~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a158~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~150_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a222~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a254~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~151_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~154_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~157_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~158_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a255~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a159~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a191~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~155_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|ram_block3a223~portadataout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~156_combout ;
wire \altsyncram_component|auto_generated|altsyncram1|mux6|_~159_combout ;
wire \altera_internal_jtag~TDO ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [4:0] \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3270w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3280w ;
wire [3:0] \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [31:0] \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [15:0] \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [2:0] \altsyncram_component|auto_generated|altsyncram1|address_reg_a ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;
wire [2:0] \altsyncram_component|auto_generated|altsyncram1|address_reg_b ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3230w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3290w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3301w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3240w ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [3:0] \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3250w ;
wire [5:0] \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [6:0] \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [8:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;

wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a192_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a192_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a224_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a224_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a193_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a193_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a161_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a161_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a225_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a225_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a194_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a194_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a162_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a162_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a226_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a226_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a195_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a195_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a163_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a163_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a227_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a227_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a196_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a196_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a164_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a164_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a228_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a228_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a197_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a197_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a165_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a165_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a229_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a229_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a198_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a198_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a166_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a166_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a230_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a230_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a199_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a199_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a167_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a167_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a231_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a231_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a200_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a200_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a232_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a232_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a201_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a201_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a169_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a169_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a233_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a233_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a202_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a202_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a170_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a170_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a234_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a234_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a203_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a203_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a171_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a171_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a235_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a235_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a204_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a204_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a172_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a172_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a236_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a236_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a205_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a205_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a173_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a173_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a237_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a237_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a206_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a206_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a174_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a174_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a238_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a238_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a207_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a207_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a175_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a175_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a239_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a239_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a208_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a208_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a176_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a176_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a240_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a240_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a209_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a209_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a177_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a177_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a241_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a241_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a210_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a210_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a178_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a178_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a242_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a242_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a211_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a211_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a179_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a179_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a243_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a243_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a212_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a212_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a180_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a180_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a244_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a244_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a213_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a213_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a181_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a181_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a245_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a245_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a214_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a214_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a182_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a182_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a246_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a246_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a215_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a215_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a183_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a183_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a247_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a247_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a216_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a216_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a184_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a184_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a248_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a248_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a217_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a217_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a185_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a185_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a249_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a249_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a218_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a218_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a186_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a186_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a250_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a250_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a219_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a219_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a187_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a187_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a251_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a251_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a220_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a220_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a188_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a188_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a252_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a252_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a221_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a221_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a189_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a189_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a253_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a253_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a222_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a222_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a190_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a190_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a254_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a254_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a223_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a223_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a191_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a191_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a255_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a255_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus ;
wire [0:0] \altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus ;

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a192~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a192_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a192~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a192_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a160~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a160~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a128~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a224~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a224_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a224~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a224_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a193~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a193_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a193~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a193_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a161~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a161_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a161~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a161_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a129~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a129~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a225~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a225_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a225~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a225_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a194~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a194_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a194~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a194_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a162~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a162_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a162~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a162_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a130~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a130~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a226~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a226_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a226~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a226_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a195~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a195_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a195~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a195_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a163~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a163_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a163~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a163_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a131~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a227~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a227_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a227~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a227_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a196~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a196_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a196~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a196_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a164~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a164_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a164~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a164_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a132~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a132~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a228~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a228_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a228~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a228_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a197~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a197_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a197~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a197_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a165~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a165_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a165~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a165_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a133~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a229~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a229_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a229~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a229_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a198~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a198_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a198~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a198_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a166~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a166_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a166~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a166_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a134~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a134~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a230~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a230_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a230~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a230_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a199~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a199_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a199~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a199_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a167~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a167_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a167~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a167_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a135~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a231~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a231_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a231~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a231_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a200~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a200_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a200~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a200_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a168~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a168~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a136~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a232~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a232_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a232~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a232_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a201~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a201_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a201~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a201_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a169~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a169_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a169~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a169_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a137~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a233~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a233_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a233~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a233_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a202~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a202_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a202~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a202_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a170~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a170_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a170~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a170_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a138~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a234~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a234_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a234~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a234_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a203~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a203_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a203~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a203_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a171~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a171_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a171~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a171_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a139~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a139~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a235~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a235_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a235~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a235_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a204~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a204_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a204~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a204_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a172~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a172_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a172~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a172_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a140~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a140~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a236~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a236_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a236~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a236_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a205~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a205_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a205~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a205_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a173~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a173_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a173~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a173_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a141~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a237~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a237_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a237~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a237_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a206~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a206_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a206~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a206_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a174~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a174_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a174~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a174_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a142~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a142~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a238~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a238_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a238~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a238_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a207~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a207_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a207~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a207_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a175~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a175_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a175~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a175_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a143~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a239~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a239_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a239~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a239_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a208~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a208_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a208~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a208_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a176~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a176_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a176~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a176_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a144~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a240~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a240_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a240~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a240_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a209~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a209_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a209~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a209_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a177~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a177_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a177~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a177_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a145~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a241~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a241_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a241~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a241_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a210~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a210_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a210~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a210_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a178~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a178_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a178~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a178_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a146~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a242~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a242_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a242~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a242_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a211~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a211_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a211~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a211_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a179~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a179_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a179~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a179_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a147~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a243~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a243_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a243~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a243_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a212~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a212_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a212~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a212_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a180~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a180_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a180~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a180_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a148~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a244~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a244_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a244~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a244_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a213~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a213_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a213~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a213_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a181~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a181_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a181~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a181_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a149~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a149~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a245~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a245_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a245~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a245_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a214~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a214_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a214~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a214_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a182~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a182_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a182~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a182_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a150~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a150~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a246~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a246_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a246~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a246_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a215~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a215_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a215~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a215_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a183~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a183_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a183~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a183_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a151~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a247~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a247_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a247~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a247_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a216~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a216_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a216~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a216_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a184~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a184_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a184~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a184_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a152~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a248~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a248_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a248~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a248_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a217~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a217_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a217~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a217_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a185~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a185_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a185~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a185_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a153~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a249~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a249_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a249~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a249_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a218~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a218_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a218~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a218_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a186~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a186_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a186~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a186_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a154~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a250~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a250_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a250~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a250_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a219~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a219_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a219~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a219_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a187~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a187_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a187~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a187_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a155~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a251~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a251_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a251~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a251_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a220~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a220_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a220~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a220_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a188~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a188_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a188~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a188_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a156~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a156~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a252~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a252_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a252~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a252_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a221~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a221_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a221~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a221_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a189~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a189_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a189~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a189_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a157~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a253~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a253_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a253~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a253_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a222~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a222_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a222~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a222_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a190~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a190_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a190~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a190_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a158~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a158~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a254~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a254_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a254~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a254_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a223~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a223_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a223~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a223_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a191~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a191_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a191~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a191_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a159~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a159~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a255~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a255_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a255~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a255_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus [0];

assign \altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0  = \altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus [0];

// Location: LCCOMB_X25_Y37_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \q[0]~output (
	.i(\altsyncram_component|auto_generated|altsyncram1|mux6|_~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[0]),
	.obar());
// synopsys translate_off
defparam \q[0]~output .bus_hold = "false";
defparam \q[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \q[1]~output (
	.i(\altsyncram_component|auto_generated|altsyncram1|mux6|_~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[1]),
	.obar());
// synopsys translate_off
defparam \q[1]~output .bus_hold = "false";
defparam \q[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \q[2]~output (
	.i(\altsyncram_component|auto_generated|altsyncram1|mux6|_~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[2]),
	.obar());
// synopsys translate_off
defparam \q[2]~output .bus_hold = "false";
defparam \q[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \q[3]~output (
	.i(\altsyncram_component|auto_generated|altsyncram1|mux6|_~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[3]),
	.obar());
// synopsys translate_off
defparam \q[3]~output .bus_hold = "false";
defparam \q[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \q[4]~output (
	.i(\altsyncram_component|auto_generated|altsyncram1|mux6|_~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[4]),
	.obar());
// synopsys translate_off
defparam \q[4]~output .bus_hold = "false";
defparam \q[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \q[5]~output (
	.i(\altsyncram_component|auto_generated|altsyncram1|mux6|_~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[5]),
	.obar());
// synopsys translate_off
defparam \q[5]~output .bus_hold = "false";
defparam \q[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \q[6]~output (
	.i(\altsyncram_component|auto_generated|altsyncram1|mux6|_~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[6]),
	.obar());
// synopsys translate_off
defparam \q[6]~output .bus_hold = "false";
defparam \q[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \q[7]~output (
	.i(\altsyncram_component|auto_generated|altsyncram1|mux6|_~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[7]),
	.obar());
// synopsys translate_off
defparam \q[7]~output .bus_hold = "false";
defparam \q[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \q[8]~output (
	.i(\altsyncram_component|auto_generated|altsyncram1|mux6|_~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[8]),
	.obar());
// synopsys translate_off
defparam \q[8]~output .bus_hold = "false";
defparam \q[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \q[9]~output (
	.i(\altsyncram_component|auto_generated|altsyncram1|mux6|_~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[9]),
	.obar());
// synopsys translate_off
defparam \q[9]~output .bus_hold = "false";
defparam \q[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \q[10]~output (
	.i(\altsyncram_component|auto_generated|altsyncram1|mux6|_~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[10]),
	.obar());
// synopsys translate_off
defparam \q[10]~output .bus_hold = "false";
defparam \q[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \q[11]~output (
	.i(\altsyncram_component|auto_generated|altsyncram1|mux6|_~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[11]),
	.obar());
// synopsys translate_off
defparam \q[11]~output .bus_hold = "false";
defparam \q[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \q[12]~output (
	.i(\altsyncram_component|auto_generated|altsyncram1|mux6|_~64_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[12]),
	.obar());
// synopsys translate_off
defparam \q[12]~output .bus_hold = "false";
defparam \q[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \q[13]~output (
	.i(\altsyncram_component|auto_generated|altsyncram1|mux6|_~69_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[13]),
	.obar());
// synopsys translate_off
defparam \q[13]~output .bus_hold = "false";
defparam \q[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \q[14]~output (
	.i(\altsyncram_component|auto_generated|altsyncram1|mux6|_~74_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[14]),
	.obar());
// synopsys translate_off
defparam \q[14]~output .bus_hold = "false";
defparam \q[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \q[15]~output (
	.i(\altsyncram_component|auto_generated|altsyncram1|mux6|_~79_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[15]),
	.obar());
// synopsys translate_off
defparam \q[15]~output .bus_hold = "false";
defparam \q[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \q[16]~output (
	.i(\altsyncram_component|auto_generated|altsyncram1|mux6|_~84_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[16]),
	.obar());
// synopsys translate_off
defparam \q[16]~output .bus_hold = "false";
defparam \q[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \q[17]~output (
	.i(\altsyncram_component|auto_generated|altsyncram1|mux6|_~89_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[17]),
	.obar());
// synopsys translate_off
defparam \q[17]~output .bus_hold = "false";
defparam \q[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \q[18]~output (
	.i(\altsyncram_component|auto_generated|altsyncram1|mux6|_~94_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[18]),
	.obar());
// synopsys translate_off
defparam \q[18]~output .bus_hold = "false";
defparam \q[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \q[19]~output (
	.i(\altsyncram_component|auto_generated|altsyncram1|mux6|_~99_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[19]),
	.obar());
// synopsys translate_off
defparam \q[19]~output .bus_hold = "false";
defparam \q[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \q[20]~output (
	.i(\altsyncram_component|auto_generated|altsyncram1|mux6|_~104_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[20]),
	.obar());
// synopsys translate_off
defparam \q[20]~output .bus_hold = "false";
defparam \q[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \q[21]~output (
	.i(\altsyncram_component|auto_generated|altsyncram1|mux6|_~109_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[21]),
	.obar());
// synopsys translate_off
defparam \q[21]~output .bus_hold = "false";
defparam \q[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \q[22]~output (
	.i(\altsyncram_component|auto_generated|altsyncram1|mux6|_~114_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[22]),
	.obar());
// synopsys translate_off
defparam \q[22]~output .bus_hold = "false";
defparam \q[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \q[23]~output (
	.i(\altsyncram_component|auto_generated|altsyncram1|mux6|_~119_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[23]),
	.obar());
// synopsys translate_off
defparam \q[23]~output .bus_hold = "false";
defparam \q[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \q[24]~output (
	.i(\altsyncram_component|auto_generated|altsyncram1|mux6|_~124_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[24]),
	.obar());
// synopsys translate_off
defparam \q[24]~output .bus_hold = "false";
defparam \q[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \q[25]~output (
	.i(\altsyncram_component|auto_generated|altsyncram1|mux6|_~129_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[25]),
	.obar());
// synopsys translate_off
defparam \q[25]~output .bus_hold = "false";
defparam \q[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \q[26]~output (
	.i(\altsyncram_component|auto_generated|altsyncram1|mux6|_~134_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[26]),
	.obar());
// synopsys translate_off
defparam \q[26]~output .bus_hold = "false";
defparam \q[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \q[27]~output (
	.i(\altsyncram_component|auto_generated|altsyncram1|mux6|_~139_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[27]),
	.obar());
// synopsys translate_off
defparam \q[27]~output .bus_hold = "false";
defparam \q[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \q[28]~output (
	.i(\altsyncram_component|auto_generated|altsyncram1|mux6|_~144_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[28]),
	.obar());
// synopsys translate_off
defparam \q[28]~output .bus_hold = "false";
defparam \q[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \q[29]~output (
	.i(\altsyncram_component|auto_generated|altsyncram1|mux6|_~149_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[29]),
	.obar());
// synopsys translate_off
defparam \q[29]~output .bus_hold = "false";
defparam \q[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \q[30]~output (
	.i(\altsyncram_component|auto_generated|altsyncram1|mux6|_~154_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[30]),
	.obar());
// synopsys translate_off
defparam \q[30]~output .bus_hold = "false";
defparam \q[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \q[31]~output (
	.i(\altsyncram_component|auto_generated|altsyncram1|mux6|_~159_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[31]),
	.obar());
// synopsys translate_off
defparam \q[31]~output .bus_hold = "false";
defparam \q[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N1
cycloneive_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N1
cycloneive_io_ibuf \address[13]~input (
	.i(address[13]),
	.ibar(gnd),
	.o(\address[13]~input_o ));
// synopsys translate_off
defparam \address[13]~input .bus_hold = "false";
defparam \address[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y18_N19
dffeas \altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\address[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y38_N1
cycloneive_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y39_N1
cycloneive_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y40_N1
cycloneive_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X1_Y37_N0
cycloneive_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCCOMB_X19_Y38_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 16'hFAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y38_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y38_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y38_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y37_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y37_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y38_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 16'h3300;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y38_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y38_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y38_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y38_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 16'hCCC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y38_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y38_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hCCC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y38_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y38_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y38_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 16'hFEFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y38_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y37_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y37_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y37_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 16'hFCFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y37_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y37_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y37_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y37_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 16'hF0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y37_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y38_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y38_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y38_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y38_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y38_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y38_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y38_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 16'h3373;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y38_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y38_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 16'hFEFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y38_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y37_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 16'hAAA8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y37_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y37_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 16'h0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y37_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y37_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 16'hFFCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y37_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .lut_mask = 16'hCCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y37_N30
cycloneive_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QIC_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y38_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y38_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y38_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y38_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y38_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y38_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y38_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y38_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y38_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y38_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y38_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y38_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y38_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 16'h0004;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y38_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y38_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y38_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y38_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y38_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 16'h0020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y38_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y37_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .lut_mask = 16'h0808;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y37_N0
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16 (
	.dataa(gnd),
	.datab(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16_combout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~17 ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16 .lut_mask = 16'h33CC;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y37_N2
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~18 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~17 ),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~18_combout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19 ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~18 .lut_mask = 16'h5A5F;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y37_N4
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~20 (
	.dataa(gnd),
	.datab(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19 ),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~20_combout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21 ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~20 .lut_mask = 16'hC30C;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y37_N6
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~22 (
	.dataa(gnd),
	.datab(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21 ),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~22_combout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23 ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~22 .lut_mask = 16'h3C3F;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y37_N8
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~24 (
	.dataa(gnd),
	.datab(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23 ),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~24_combout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25 ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~24 .lut_mask = 16'hC30C;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y37_N10
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~26 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25 ),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~26_combout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27 ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~26 .lut_mask = 16'h5A5F;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y37_N12
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~28 (
	.dataa(gnd),
	.datab(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27 ),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~28_combout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29 ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~28 .lut_mask = 16'hC30C;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y37_N14
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~30 (
	.dataa(gnd),
	.datab(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29 ),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~30_combout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31 ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~30 .lut_mask = 16'h3C3F;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y37_N16
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~32 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31 ),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~32_combout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33 ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~32 .lut_mask = 16'hA50A;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y37_N18
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~34 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33 ),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~34_combout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35 ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~34 .lut_mask = 16'h5A5F;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y37_N20
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~36 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35 ),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~36_combout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37 ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~36 .lut_mask = 16'hA50A;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y37_N22
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~38 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37 ),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~38_combout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39 ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~38 .lut_mask = 16'h5A5F;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y37_N24
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~40 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39 ),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~40_combout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41 ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~40 .lut_mask = 16'hA50A;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y37_N26
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~42 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41 ),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~42_combout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43 ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~42 .lut_mask = 16'h5A5F;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y37_N14
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y37_N22
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFF0;
defparam \altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y38_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .lut_mask = 16'h2000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y38_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y38_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y38_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 16'hFA08;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y37_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 16'hB8F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y37_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 16'h002A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y37_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 16'h88D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y37_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y37_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 16'hA080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y37_N11
dffeas \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y37_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 16'hFC0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y37_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y37_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .lut_mask = 16'hC480;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y37_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y37_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6 .lut_mask = 16'h0400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y37_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y37_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y37_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y37_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .lut_mask = 16'hEAEE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y37_N12
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y37_N13
dffeas \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y37_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .lut_mask = 16'hAC0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y37_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 .lut_mask = 16'hF870;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y37_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y37_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y37_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 16'hA0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y37_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y37_N10
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h0080;
defparam \altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y37_N15
dffeas \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y37_N9
dffeas \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y37_N2
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y37_N3
dffeas \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y37_N4
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y37_N5
dffeas \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y37_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y37_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y37_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 16'hAFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y37_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y37_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 16'hAFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y37_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y37_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .lut_mask = 16'hACAC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y37_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y37_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y37_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y38_N16
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'h00F0;
defparam \altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y38_N17
dffeas \altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y37_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .lut_mask = 16'hFA0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y37_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y37_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y37_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y37_N18
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|process_0~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|process_0~4 .lut_mask = 16'h0080;
defparam \altsyncram_component|auto_generated|mgl_prim2|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y37_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y37_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y37_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y37_N26
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|process_1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|process_1~0 .lut_mask = 16'h0055;
defparam \altsyncram_component|auto_generated|mgl_prim2|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y37_N24
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4 .lut_mask = 16'h0040;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y37_N14
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~11 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4_combout ),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~11 .lut_mask = 16'h1333;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y37_N0
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.dataa(gnd),
	.datab(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|Add1~1 ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = 16'h33CC;
defparam \altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y37_N24
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~10 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12_combout ),
	.datab(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~11_combout ),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~10 .lut_mask = 16'hD5C0;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y37_N25
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y37_N2
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4_combout ),
	.datab(\altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12 .lut_mask = 16'hD555;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y37_N2
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|Add1~2 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|Add1~1 ),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|Add1~3 ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|Add1~2 .lut_mask = 16'h5A5F;
defparam \altsyncram_component|auto_generated|mgl_prim2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y37_N4
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|Add1~4 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|Add1~3 ),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|Add1~5 ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|Add1~4 .lut_mask = 16'hA50A;
defparam \altsyncram_component|auto_generated|mgl_prim2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y37_N26
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~8 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12_combout ),
	.datab(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~11_combout ),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~8 .lut_mask = 16'hD5C0;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y37_N27
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y37_N6
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|Add1~6 (
	.dataa(gnd),
	.datab(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|Add1~5 ),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|Add1~7 ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|Add1~6 .lut_mask = 16'h3C3F;
defparam \altsyncram_component|auto_generated|mgl_prim2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y37_N16
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~7 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12_combout ),
	.datab(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~11_combout ),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~7 .lut_mask = 16'hD5C0;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y37_N17
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y37_N8
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|Add1~8 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|Add1~9 ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|Add1~8 .lut_mask = 16'hA50A;
defparam \altsyncram_component|auto_generated|mgl_prim2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y37_N30
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12_combout ),
	.datab(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~11_combout ),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6 .lut_mask = 16'hD5C0;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y37_N31
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y37_N10
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|Add1~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|Add1~9 ),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|Add1~10 .lut_mask = 16'h0FF0;
defparam \altsyncram_component|auto_generated|mgl_prim2|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y37_N20
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~9 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12_combout ),
	.datab(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~11_combout ),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~9 .lut_mask = 16'hD5C0;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y37_N21
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y37_N22
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h2000;
defparam \altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y37_N28
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|Equal1~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .lut_mask = 16'hF000;
defparam \altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y37_N12
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~5 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4_combout ),
	.datab(\altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~5 .lut_mask = 16'h3A10;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y37_N13
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y37_N6
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~47 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(gnd),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~47 .lut_mask = 16'h0A0A;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y37_N12
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = 16'h00F0;
defparam \altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y37_N20
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~46 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(\altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~46 .lut_mask = 16'hECCC;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y37_N0
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~48 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~47_combout ),
	.datab(\altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~46_combout ),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~48_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~48 .lut_mask = 16'hF8F0;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y37_N27
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~42_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y37_N25
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~40_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y37_N23
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~38_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y37_N21
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~36_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y37_N19
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~34_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y37_N17
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~32_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y37_N15
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~30_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y37_N13
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~28_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y37_N11
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~26_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y37_N9
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~24_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y37_N7
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~22_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y37_N5
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~20_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y37_N3
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~18_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y37_N1
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y37_N25
dffeas \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.clrn(!\altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y37_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 (
	.dataa(gnd),
	.datab(\altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y37_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y37_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .lut_mask = 16'hA1A8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y37_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 .lut_mask = 16'hC000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y37_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .lut_mask = 16'hF878;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y37_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y37_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .lut_mask = 16'h000F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y37_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y37_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y37_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .lut_mask = 16'hB830;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y37_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y37_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 16'hA0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y37_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y37_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y37_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y37_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h55AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y37_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y37_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23 .lut_mask = 16'hF4F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y37_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y37_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .lut_mask = 16'hA50A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y37_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y37_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y37_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y37_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hA5A5;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y37_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y37_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 .lut_mask = 16'hFFFB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y37_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22 .lut_mask = 16'h888F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y37_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y37_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'h060F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y37_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'h0100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y37_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'hCECC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y37_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~12 .lut_mask = 16'hEEEC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y37_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y37_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 16'h5100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y37_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'h4540;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y37_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y37_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 16'h4540;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y37_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y37_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 16'h2000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y37_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 16'h3320;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y37_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .lut_mask = 16'h55AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .lut_mask = 16'hFFFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y38_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 .lut_mask = 16'hF888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y39_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~19 .lut_mask = 16'hC0D5;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y39_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y39_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13 .lut_mask = 16'h3CCF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y39_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y39_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 .lut_mask = 16'h02D9;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19 .lut_mask = 16'h44ED;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y38_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y37_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h0080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y37_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h4400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y38_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y38_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y38_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y38_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y38_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y38_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y37_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 16'h0400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y39_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~12 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~12_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~13 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 16'h11DE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 16'h10A6;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y39_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 16'h003E;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .lut_mask = 16'h03E8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y39_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~13_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y39_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .lut_mask = 16'hE922;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 .lut_mask = 16'h10F1;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~13_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y37_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 16'h3F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y38_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .lut_mask = 16'hC8C8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y39_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y39_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y39_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y39_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y37_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 16'h00F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y37_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y37_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 16'hFFCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y37_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y37_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 16'h3300;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y37_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y37_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 16'hFFCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y37_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y37_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 16'hBBC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y37_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 16'hC2C2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y38_N22
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5_combout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~6 ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5 .lut_mask = 16'h55AA;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y38_N20
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hA0A0;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y38_N30
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(gnd),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 16'h00A0;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y38_N4
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'hBAAA;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y38_N6
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 .lut_mask = 16'hDF20;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y38_N23
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.sload(gnd),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y38_N24
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 (
	.dataa(gnd),
	.datab(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~6 ),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .lut_mask = 16'h3C3F;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y38_N25
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.sload(gnd),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y38_N26
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .lut_mask = 16'hA50A;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y38_N27
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.sload(gnd),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y38_N28
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 (
	.dataa(gnd),
	.datab(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .lut_mask = 16'h3C3F;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y38_N29
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.sload(gnd),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y38_N30
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 .lut_mask = 16'hA5A5;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y38_N31
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.sload(gnd),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y38_N8
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h0007;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y38_N24
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h0010;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y38_N12
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'hC0F1;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y38_N14
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'h00B8;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y38_N16
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .lut_mask = 16'hC0D0;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y38_N22
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~6 .lut_mask = 16'h1FE0;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y38_N17
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y38_N18
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h4C00;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y38_N2
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.datab(gnd),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'hFFA0;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y38_N3
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y38_N10
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'hAAEA;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y38_N11
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y38_N28
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 16'h6C20;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y38_N16
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'hFA0E;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y38_N26
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.datab(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h22C0;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y38_N0
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h98F8;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y38_N1
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y37_N8
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hFC30;
defparam \altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y37_N9
dffeas \altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y37_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y37_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y37_N28
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~44 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43 ),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~44_combout ),
	.cout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45 ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~44 .lut_mask = 16'hA50A;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y37_N30
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~49 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45 ),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~49_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~49 .lut_mask = 16'h5A5A;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y37_N31
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~49_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N16
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder_combout  = \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder .lut_mask = 16'hFF00;
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y37_N17
dffeas \altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N15
cycloneive_io_ibuf \address[14]~input (
	.i(address[14]),
	.ibar(gnd),
	.o(\address[14]~input_o ));
// synopsys translate_off
defparam \address[14]~input .bus_hold = "false";
defparam \address[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N22
cycloneive_io_ibuf \address[15]~input (
	.i(address[15]),
	.ibar(gnd),
	.o(\address[15]~input_o ));
// synopsys translate_off
defparam \address[15]~input .bus_hold = "false";
defparam \address[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N24
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3319w[3]~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3319w[3]~0_combout  = (!\address[14]~input_o  & (\address[13]~input_o  & !\address[15]~input_o ))

	.dataa(\address[14]~input_o ),
	.datab(gnd),
	.datac(\address[13]~input_o ),
	.datad(\address[15]~input_o ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3319w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3319w[3]~0 .lut_mask = 16'h0050;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3319w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N18
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3319w[3]~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3319w[3]~0_combout  = (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]))

	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(gnd),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3319w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3319w[3]~0 .lut_mask = 16'h0050;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3319w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N8
cycloneive_io_ibuf \address[0]~input (
	.i(address[0]),
	.ibar(gnd),
	.o(\address[0]~input_o ));
// synopsys translate_off
defparam \address[0]~input .bus_hold = "false";
defparam \address[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cycloneive_io_ibuf \address[1]~input (
	.i(address[1]),
	.ibar(gnd),
	.o(\address[1]~input_o ));
// synopsys translate_off
defparam \address[1]~input .bus_hold = "false";
defparam \address[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N15
cycloneive_io_ibuf \address[2]~input (
	.i(address[2]),
	.ibar(gnd),
	.o(\address[2]~input_o ));
// synopsys translate_off
defparam \address[2]~input .bus_hold = "false";
defparam \address[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N8
cycloneive_io_ibuf \address[3]~input (
	.i(address[3]),
	.ibar(gnd),
	.o(\address[3]~input_o ));
// synopsys translate_off
defparam \address[3]~input .bus_hold = "false";
defparam \address[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneive_io_ibuf \address[4]~input (
	.i(address[4]),
	.ibar(gnd),
	.o(\address[4]~input_o ));
// synopsys translate_off
defparam \address[4]~input .bus_hold = "false";
defparam \address[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N22
cycloneive_io_ibuf \address[5]~input (
	.i(address[5]),
	.ibar(gnd),
	.o(\address[5]~input_o ));
// synopsys translate_off
defparam \address[5]~input .bus_hold = "false";
defparam \address[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
cycloneive_io_ibuf \address[6]~input (
	.i(address[6]),
	.ibar(gnd),
	.o(\address[6]~input_o ));
// synopsys translate_off
defparam \address[6]~input .bus_hold = "false";
defparam \address[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N8
cycloneive_io_ibuf \address[7]~input (
	.i(address[7]),
	.ibar(gnd),
	.o(\address[7]~input_o ));
// synopsys translate_off
defparam \address[7]~input .bus_hold = "false";
defparam \address[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
cycloneive_io_ibuf \address[8]~input (
	.i(address[8]),
	.ibar(gnd),
	.o(\address[8]~input_o ));
// synopsys translate_off
defparam \address[8]~input .bus_hold = "false";
defparam \address[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cycloneive_io_ibuf \address[9]~input (
	.i(address[9]),
	.ibar(gnd),
	.o(\address[9]~input_o ));
// synopsys translate_off
defparam \address[9]~input .bus_hold = "false";
defparam \address[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N1
cycloneive_io_ibuf \address[10]~input (
	.i(address[10]),
	.ibar(gnd),
	.o(\address[10]~input_o ));
// synopsys translate_off
defparam \address[10]~input .bus_hold = "false";
defparam \address[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N22
cycloneive_io_ibuf \address[11]~input (
	.i(address[11]),
	.ibar(gnd),
	.o(\address[11]~input_o ));
// synopsys translate_off
defparam \address[11]~input .bus_hold = "false";
defparam \address[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N15
cycloneive_io_ibuf \address[12]~input (
	.i(address[12]),
	.ibar(gnd),
	.o(\address[12]~input_o ));
// synopsys translate_off
defparam \address[12]~input .bus_hold = "false";
defparam \address[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X15_Y20_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3230w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3319w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X50_Y37_N17
dffeas \altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y37_N16
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h2000;
defparam \altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N20
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3250w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3250w [3] = (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & 
// (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15])))

	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3250w [3]),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3250w[3] .lut_mask = 16'h0080;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3250w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N22
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3341w[3]~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3341w[3]~0_combout  = (\address[14]~input_o  & (\address[13]~input_o  & !\address[15]~input_o ))

	.dataa(\address[14]~input_o ),
	.datab(gnd),
	.datac(\address[13]~input_o ),
	.datad(\address[15]~input_o ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3341w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3341w[3]~0 .lut_mask = 16'h00A0;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3341w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N22
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3341w[3]~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3341w[3]~0_combout  = (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]))

	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(gnd),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3341w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3341w[3]~0 .lut_mask = 16'h00A0;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3341w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3250w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N12
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3240w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3240w [3] = (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & 
// (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15])))

	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3240w [3]),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3240w[3] .lut_mask = 16'h0008;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3240w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N26
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3330w[3]~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3330w[3]~0_combout  = (\address[14]~input_o  & (!\address[13]~input_o  & !\address[15]~input_o ))

	.dataa(\address[14]~input_o ),
	.datab(gnd),
	.datac(\address[13]~input_o ),
	.datad(\address[15]~input_o ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3330w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3330w[3]~0 .lut_mask = 16'h000A;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3330w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N14
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3330w[3]~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3330w[3]~0_combout  = (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]))

	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(gnd),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3330w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3330w[3]~0 .lut_mask = 16'h000A;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3330w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3240w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N16
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w [3] = (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & 
// (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15])))

	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w [3]),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3] .lut_mask = 16'h0004;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N4
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3301w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3301w [3] = (!\address[14]~input_o  & (!\address[13]~input_o  & !\address[15]~input_o ))

	.dataa(\address[14]~input_o ),
	.datab(gnd),
	.datac(\address[13]~input_o ),
	.datad(\address[15]~input_o ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3301w [3]),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3301w[3] .lut_mask = 16'h0005;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3301w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N26
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3]~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3]~0_combout  = (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]))

	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(gnd),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3]~0 .lut_mask = 16'h0005;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3301w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N10
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout  = \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder .lut_mask = 16'hFF00;
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N11
dffeas \altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N6
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~0_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0 )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 )))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~0 .lut_mask = 16'hEE50;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N24
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~1 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~1_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux7|_~0_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0 ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~0_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux7|_~0_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~0_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~1 .lut_mask = 16'hF388;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N4
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3270w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3270w [3] = (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & 
// (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15])))

	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3270w [3]),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3270w[3] .lut_mask = 16'h4000;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3270w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N2
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3363w[3]~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3363w[3]~0_combout  = (!\address[14]~input_o  & (\address[13]~input_o  & \address[15]~input_o ))

	.dataa(\address[14]~input_o ),
	.datab(gnd),
	.datac(\address[13]~input_o ),
	.datad(\address[15]~input_o ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3363w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3363w[3]~0 .lut_mask = 16'h5000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3363w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N6
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3363w[3]~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3363w[3]~0_combout  = (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]))

	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(gnd),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3363w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3363w[3]~0 .lut_mask = 16'h5000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3363w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y24_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3270w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a160_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a160 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N0
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w [3] = (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & 
// (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15])))

	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w [3]),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3] .lut_mask = 16'h0400;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N28
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3352w[3]~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3352w[3]~0_combout  = (!\address[14]~input_o  & (!\address[13]~input_o  & \address[15]~input_o ))

	.dataa(\address[14]~input_o ),
	.datab(gnd),
	.datac(\address[13]~input_o ),
	.datad(\address[15]~input_o ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3352w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3352w[3]~0 .lut_mask = 16'h0500;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3352w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N10
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3]~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3]~0_combout  = (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]))

	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(gnd),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3]~0 .lut_mask = 16'h0500;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3352w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N10
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~2 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~2_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a160~PORTBDATAOUT0 )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a128~PORTBDATAOUT0 )))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a160~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a128~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~2 .lut_mask = 16'hE5E0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N28
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3290w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3290w [3] = (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & 
// (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15])))

	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3290w [3]),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3290w[3] .lut_mask = 16'h8000;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3290w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N14
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3385w[3]~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3385w[3]~0_combout  = (\address[14]~input_o  & (\address[13]~input_o  & \address[15]~input_o ))

	.dataa(\address[14]~input_o ),
	.datab(gnd),
	.datac(\address[13]~input_o ),
	.datad(\address[15]~input_o ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3385w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3385w[3]~0 .lut_mask = 16'hA000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3385w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N30
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3385w[3]~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3385w[3]~0_combout  = (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]))

	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(gnd),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3385w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3385w[3]~0 .lut_mask = 16'hA000;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3385w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y22_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3290w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a224_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a224_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a224 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N8
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3280w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3280w [3] = (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & 
// (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15])))

	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3280w [3]),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3280w[3] .lut_mask = 16'h0800;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3280w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N16
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3374w[3]~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3374w[3]~0_combout  = (\address[14]~input_o  & (!\address[13]~input_o  & \address[15]~input_o ))

	.dataa(\address[14]~input_o ),
	.datab(gnd),
	.datac(\address[13]~input_o ),
	.datad(\address[15]~input_o ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3374w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3374w[3]~0 .lut_mask = 16'h0A00;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3374w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N2
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3374w[3]~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3374w[3]~0_combout  = (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]))

	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(gnd),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3374w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3374w[3]~0 .lut_mask = 16'h0A00;
defparam \altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3374w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y19_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3280w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a192_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a192_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_b_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a192 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N12
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~3 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~3_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux7|_~2_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a224~PORTBDATAOUT0 ) # 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~2_combout  & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a192~PORTBDATAOUT0  & 
// \altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux7|_~2_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a224~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a192~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~3 .lut_mask = 16'hD8AA;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N8
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0 (
	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux7|_~1_combout ),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~3_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0 .lut_mask = 16'hEE44;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y20_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3290w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a225_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a225_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a225 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y21_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3280w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a193_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a193_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a193 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y8_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3270w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a161_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a161_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a161 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y18_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3352w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N18
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~6 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~6_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a161~PORTBDATAOUT0 ) # 
// ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a129~PORTBDATAOUT0  & 
// !\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a161~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a129~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~6 .lut_mask = 16'hF0AC;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N4
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~7 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~7_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|mux7|_~6_combout  & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a225~PORTBDATAOUT0 )) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~6_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a193~PORTBDATAOUT0 ))))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\altsyncram_component|auto_generated|altsyncram1|mux7|_~6_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a225~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a193~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~6_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~7 .lut_mask = 16'hDDA0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y10_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3240w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y17_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3301w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFF;
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N22
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~4 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~4_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0 )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 )))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~4 .lut_mask = 16'hFA0C;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y15_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3250w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y19_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3230w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3319w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_bit_number = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N0
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~5 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~5_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux7|_~4_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0 ) # 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~4_combout  & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// \altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux7|_~4_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~5 .lut_mask = 16'hDA8A;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N26
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 (
	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux7|_~7_combout ),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~5_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 .lut_mask = 16'hDD88;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y60_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3230w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3319w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y51_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3250w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y56_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3240w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y61_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3301w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N10
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~8 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~8_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]) # 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0 )))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~8 .lut_mask = 16'hB9A8;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N12
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~9 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~9_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux7|_~8_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0 ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~8_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux7|_~8_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~8_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~9 .lut_mask = 16'hF388;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y45_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3280w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a194_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a194_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a194 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3270w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a162_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a162_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a162 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3352w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N22
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~10 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~10_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a162~PORTBDATAOUT0 )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a130~PORTBDATAOUT0 )))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a162~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a130~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~10 .lut_mask = 16'hD9C8;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y59_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3290w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a226_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a226_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .port_a_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .port_b_first_bit_number = 2;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a226 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N24
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~11 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~11_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|mux7|_~10_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a226~PORTBDATAOUT0 ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~10_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a194~PORTBDATAOUT0 )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\altsyncram_component|auto_generated|altsyncram1|mux7|_~10_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a194~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|mux7|_~10_combout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a226~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~11 .lut_mask = 16'hF858;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N8
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~2 (
	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux7|_~9_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~11_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~2 .lut_mask = 16'hEE22;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3250w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y49_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3230w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3319w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3301w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3240w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N2
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~12 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~12_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]) # 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0 )))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 )))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~12 .lut_mask = 16'hBA98;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N20
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~13 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~13_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux7|_~12_combout  & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0 )) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~12_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ))))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux7|_~12_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~12_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~13 .lut_mask = 16'hBBC0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3280w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a195_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a195_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a195 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3352w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y44_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3270w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a163_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a163_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a163 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N30
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~14 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~14_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a163~PORTBDATAOUT0 ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a131~PORTBDATAOUT0 ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a131~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a163~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~14 .lut_mask = 16'hDC98;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y43_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3290w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a227_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a227_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .port_a_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .port_b_first_bit_number = 3;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a227 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N0
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~15 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~15_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|mux7|_~14_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a227~PORTBDATAOUT0 ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~14_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a195~PORTBDATAOUT0 )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\altsyncram_component|auto_generated|altsyncram1|mux7|_~14_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a195~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|mux7|_~14_combout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a227~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~15 .lut_mask = 16'hF858;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N26
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~3 (
	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux7|_~13_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~15_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~3 .lut_mask = 16'hEE22;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y38_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3290w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a228_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a228_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .port_a_first_bit_number = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .port_b_first_bit_number = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a228 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y37_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3280w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a196_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a196_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_a_first_bit_number = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_b_first_bit_number = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a196 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y35_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3270w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a164_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a164_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_first_bit_number = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_first_bit_number = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a164 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3352w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_first_bit_number = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_first_bit_number = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N24
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~18 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~18_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a164~PORTBDATAOUT0 )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a132~PORTBDATAOUT0 )))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a164~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a132~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~18 .lut_mask = 16'hE5E0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N2
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~19 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~19_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|mux7|_~18_combout  & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a228~PORTBDATAOUT0 )) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~18_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a196~PORTBDATAOUT0 ))))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\altsyncram_component|auto_generated|altsyncram1|mux7|_~18_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a228~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a196~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~18_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~19 .lut_mask = 16'hDDA0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3230w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3319w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_bit_number = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_bit_number = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3250w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_first_bit_number = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_first_bit_number = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3301w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005FFF;
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3240w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_first_bit_number = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_first_bit_number = 4;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N18
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~16 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~16_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]) # 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0 )))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 )))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~16 .lut_mask = 16'hBA98;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N28
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~17 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~17_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux7|_~16_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0 ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~16_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux7|_~16_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~16_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~17 .lut_mask = 16'hF388;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N4
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~4 (
	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux7|_~19_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~17_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~4 .lut_mask = 16'hBB88;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3270w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a165_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a165_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_first_bit_number = 5;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_first_bit_number = 5;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a165 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3352w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_first_bit_number = 5;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_first_bit_number = 5;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N6
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~22 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~22_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a165~PORTBDATAOUT0 ) # 
// ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a133~PORTBDATAOUT0  & 
// !\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a165~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a133~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~22 .lut_mask = 16'hCCB8;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y46_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3280w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a197_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a197_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_a_first_bit_number = 5;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_b_first_bit_number = 5;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a197 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y55_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3290w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a229_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a229_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .port_a_first_bit_number = 5;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .port_b_first_bit_number = 5;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a229 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N0
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~23 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~23_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux7|_~22_combout  & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a229~PORTBDATAOUT0 )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~22_combout  & (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a197~PORTBDATAOUT0 )))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux7|_~22_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a197~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a229~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~23 .lut_mask = 16'hEA62;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y63_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3250w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_first_bit_number = 5;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_first_bit_number = 5;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3301w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F7C;
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3240w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_first_bit_number = 5;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_first_bit_number = 5;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N26
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~20 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~20_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0 ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~20 .lut_mask = 16'hF2C2;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y65_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3230w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3319w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_bit_number = 5;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_bit_number = 5;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N28
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~21 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~21_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux7|_~20_combout  & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0 )) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~20_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ))))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux7|_~20_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|mux7|_~20_combout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~21 .lut_mask = 16'hBCB0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N8
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~5 (
	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux7|_~23_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~21_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~5 .lut_mask = 16'hBB88;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3240w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_first_bit_number = 6;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_first_bit_number = 6;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3301w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N12
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~24 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~24_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0 ) # 
// ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// \altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~24 .lut_mask = 16'hADA8;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3250w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_first_bit_number = 6;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_first_bit_number = 6;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3230w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3319w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_bit_number = 6;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_bit_number = 6;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N14
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~25 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~25_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux7|_~24_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0 ) # 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~24_combout  & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// \altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux7|_~24_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~25 .lut_mask = 16'hDA8A;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y39_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3270w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a166_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a166_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_first_bit_number = 6;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_first_bit_number = 6;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a166 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3352w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_first_bit_number = 6;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_first_bit_number = 6;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N10
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~26 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~26_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a166~PORTBDATAOUT0 ) # 
// ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// \altsyncram_component|auto_generated|altsyncram1|ram_block3a134~PORTBDATAOUT0 ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a166~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a134~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~26 .lut_mask = 16'hCBC8;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3280w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a198_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a198_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_a_first_bit_number = 6;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_b_first_bit_number = 6;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a198 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3290w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a230_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a230_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .port_a_first_bit_number = 6;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .port_b_first_bit_number = 6;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a230 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N12
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~27 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~27_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux7|_~26_combout  & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a230~PORTBDATAOUT0 )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~26_combout  & (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a198~PORTBDATAOUT0 )))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux7|_~26_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a198~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a230~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~27 .lut_mask = 16'hEA62;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N14
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~6 (
	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux7|_~25_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~27_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~6 .lut_mask = 16'hEE22;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3280w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a199_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a199_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_a_first_bit_number = 7;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_b_first_bit_number = 7;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a199 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y53_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3290w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a231_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a231_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .port_a_first_bit_number = 7;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .port_b_first_bit_number = 7;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a231 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y49_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3270w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a167_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a167_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_first_bit_number = 7;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_first_bit_number = 7;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a167 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3352w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_first_bit_number = 7;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_first_bit_number = 7;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N28
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~30 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~30_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a167~PORTBDATAOUT0 ) # 
// ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// \altsyncram_component|auto_generated|altsyncram1|ram_block3a135~PORTBDATAOUT0 ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a167~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a135~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~30 .lut_mask = 16'hADA8;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N22
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~31 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~31_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|mux7|_~30_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a231~PORTBDATAOUT0 ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~30_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a199~PORTBDATAOUT0 )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\altsyncram_component|auto_generated|altsyncram1|mux7|_~30_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a199~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a231~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~30_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~31 .lut_mask = 16'hCFA0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3230w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3319w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_bit_number = 7;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_bit_number = 7;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y57_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3301w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F7D;
// synopsys translate_on

// Location: M9K_X78_Y49_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3240w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_first_bit_number = 7;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_first_bit_number = 7;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N24
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~28 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~28_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0 ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~28 .lut_mask = 16'hF4A4;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3250w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_first_bit_number = 7;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_first_bit_number = 7;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N10
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~29 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~29_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux7|_~28_combout  & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0 ) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~28_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0  & 
// (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux7|_~28_combout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~29 .lut_mask = 16'hEC2C;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N8
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~7 (
	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux7|_~31_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~29_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~7 .lut_mask = 16'hBB88;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y54_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3280w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a200_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a200_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_a_first_bit_number = 8;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_b_first_bit_number = 8;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a200 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y56_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3290w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a232_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a232_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .port_a_first_bit_number = 8;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .port_b_first_bit_number = 8;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a232 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y50_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3270w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a168_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_first_bit_number = 8;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_first_bit_number = 8;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a168 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y50_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3352w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_first_bit_number = 8;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_first_bit_number = 8;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X43_Y46_N24
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~34 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~34_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a168~PORTBDATAOUT0 )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a136~PORTBDATAOUT0 )))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a168~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a136~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~34 .lut_mask = 16'hFA0C;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y46_N26
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~35 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~35_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|mux7|_~34_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a232~PORTBDATAOUT0 ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~34_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a200~PORTBDATAOUT0 )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\altsyncram_component|auto_generated|altsyncram1|mux7|_~34_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a200~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a232~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~34_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~35 .lut_mask = 16'hF388;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y48_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3230w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3319w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_bit_number = 8;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_bit_number = 8;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y55_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3250w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_first_bit_number = 8;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_first_bit_number = 8;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y58_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3240w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_first_bit_number = 8;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_first_bit_number = 8;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y58_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3301w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000082;
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N24
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~32 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~32_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0 ) # 
// ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0  & 
// !\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~32 .lut_mask = 16'hCCB8;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N26
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~33 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~33_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux7|_~32_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0 ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~32_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux7|_~32_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~32_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~33 .lut_mask = 16'hF388;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N26
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~8 (
	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux7|_~35_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~33_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~8 .lut_mask = 16'hBB88;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3230w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3319w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_bit_number = 9;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_bit_number = 9;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3250w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_first_bit_number = 9;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_first_bit_number = 9;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y49_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3301w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 9;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 9;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFF;
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3240w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_first_bit_number = 9;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_first_bit_number = 9;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N16
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~36 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~36_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0 ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~36 .lut_mask = 16'hDC98;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N26
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~37 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~37_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux7|_~36_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0 ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~36_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux7|_~36_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~36_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~37 .lut_mask = 16'hCFA0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3290w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a233_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a233_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .port_a_first_bit_number = 9;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .port_b_first_bit_number = 9;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a233 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3280w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a201_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a201_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_a_first_bit_number = 9;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_b_first_bit_number = 9;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a201 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3270w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a169_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a169_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_a_first_bit_number = 9;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_b_first_bit_number = 9;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a169 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3352w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_first_bit_number = 9;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_first_bit_number = 9;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N24
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~38 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~38_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a169~PORTBDATAOUT0 )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a137~PORTBDATAOUT0 )))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a169~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a137~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~38 .lut_mask = 16'hFA0C;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N10
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~39 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~39_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|mux7|_~38_combout  & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a233~PORTBDATAOUT0 )) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~38_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a201~PORTBDATAOUT0 ))))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\altsyncram_component|auto_generated|altsyncram1|mux7|_~38_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a233~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a201~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~38_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~39 .lut_mask = 16'hAFC0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N30
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~9 (
	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux7|_~37_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~39_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~9 .lut_mask = 16'hEE22;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y59_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3290w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a234_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a234_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .port_a_first_bit_number = 10;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .port_b_first_bit_number = 10;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a234 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y52_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3352w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_first_bit_number = 10;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_first_bit_number = 10;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y54_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3270w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a170_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a170_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_a_first_bit_number = 10;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_b_first_bit_number = 10;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a170 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N24
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~42 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~42_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a170~PORTBDATAOUT0 ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a138~PORTBDATAOUT0 ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a138~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a170~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~42 .lut_mask = 16'hFC0A;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y64_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3280w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a202_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a202_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_a_first_bit_number = 10;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_b_first_bit_number = 10;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a202 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N26
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~43 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~43_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux7|_~42_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a234~PORTBDATAOUT0 ) # 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~42_combout  & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// \altsyncram_component|auto_generated|altsyncram1|ram_block3a202~PORTBDATAOUT0 ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a234~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux7|_~42_combout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a202~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~43 .lut_mask = 16'hBC8C;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y63_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3250w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_first_bit_number = 10;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_first_bit_number = 10;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y62_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3301w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 10;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 10;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000;
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3240w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_first_bit_number = 10;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_first_bit_number = 10;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N12
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~40 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~40_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0 ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~40 .lut_mask = 16'hF4A4;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y64_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3230w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3319w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_bit_number = 10;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_bit_number = 10;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N18
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~41 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~41_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux7|_~40_combout  & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0 )) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~40_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ))))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux7|_~40_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|mux7|_~40_combout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~41 .lut_mask = 16'hDAD0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N14
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~10 (
	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux7|_~43_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~41_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~10 .lut_mask = 16'hBB88;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3352w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_first_bit_number = 11;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_first_bit_number = 11;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y54_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3270w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a171_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a171_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_a_first_bit_number = 11;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_b_first_bit_number = 11;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a171 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N8
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~46 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~46_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]) # 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a171~PORTBDATAOUT0 )))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a139~PORTBDATAOUT0 )))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a139~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a171~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~46 .lut_mask = 16'hBA98;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y60_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3290w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a235_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a235_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .port_a_first_bit_number = 11;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .port_b_first_bit_number = 11;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a235 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y65_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3280w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a203_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a203_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_a_first_bit_number = 11;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_b_first_bit_number = 11;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a203 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N6
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~47 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~47_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux7|_~46_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a235~PORTBDATAOUT0 ) # 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~46_combout  & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a203~PORTBDATAOUT0  & 
// \altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux7|_~46_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a235~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a203~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~47 .lut_mask = 16'hD8AA;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y62_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3230w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3319w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_bit_number = 11;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_bit_number = 11;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3250w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_first_bit_number = 11;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_first_bit_number = 11;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y42_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3301w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 11;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 11;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y54_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3240w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_first_bit_number = 11;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_first_bit_number = 11;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N12
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~44 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~44_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0 ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~44 .lut_mask = 16'hDC98;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N22
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~45 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~45_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux7|_~44_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0 ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~44_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux7|_~44_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~44_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~45 .lut_mask = 16'hF588;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N4
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~11 (
	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux7|_~47_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~45_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~11 .lut_mask = 16'hBB88;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y58_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3290w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a236_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a236_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .port_a_first_bit_number = 12;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .port_b_first_bit_number = 12;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a236 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3270w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a172_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a172_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_first_bit_number = 12;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_first_bit_number = 12;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a172 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y51_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3352w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_first_bit_number = 12;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_first_bit_number = 12;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N24
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~50 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~50_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a172~PORTBDATAOUT0 ) # 
// ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// \altsyncram_component|auto_generated|altsyncram1|ram_block3a140~PORTBDATAOUT0 ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a172~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a140~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~50_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~50 .lut_mask = 16'hADA8;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y64_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3280w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a204_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a204_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_a_first_bit_number = 12;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_b_first_bit_number = 12;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a204 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N12
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~51 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~51_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux7|_~50_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a236~PORTBDATAOUT0 ) # 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~50_combout  & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// \altsyncram_component|auto_generated|altsyncram1|ram_block3a204~PORTBDATAOUT0 ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a236~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux7|_~50_combout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a204~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~51_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~51 .lut_mask = 16'hBC8C;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y61_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3301w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y58_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3240w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_first_bit_number = 12;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_first_bit_number = 12;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N10
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~48 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~48_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0 ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~48 .lut_mask = 16'hF4A4;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y60_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3250w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_first_bit_number = 12;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_first_bit_number = 12;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y65_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3230w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3319w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_bit_number = 12;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_bit_number = 12;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N2
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~49 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~49_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux7|_~48_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0 ) # 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~48_combout  & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// \altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux7|_~48_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~49_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~49 .lut_mask = 16'hDA8A;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N22
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~12 (
	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux7|_~51_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux7|_~49_combout ),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~12 .lut_mask = 16'hAACC;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3352w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_first_bit_number = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_first_bit_number = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3270w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a173_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a173_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_a_first_bit_number = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_b_first_bit_number = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a173 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N12
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~54 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~54_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a173~PORTBDATAOUT0 ) # 
// (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a141~PORTBDATAOUT0  & 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a141~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a173~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~54_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~54 .lut_mask = 16'hCCE2;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3280w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a205_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a205_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_a_first_bit_number = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_b_first_bit_number = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a205 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3290w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a237_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a237_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .port_a_first_bit_number = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .port_b_first_bit_number = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a237 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N6
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~55 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~55_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux7|_~54_combout  & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a237~PORTBDATAOUT0 ) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~54_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a205~PORTBDATAOUT0  & 
// ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux7|_~54_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a205~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a237~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~55_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~55 .lut_mask = 16'hE4AA;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3250w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_first_bit_number = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_first_bit_number = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3230w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3319w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_bit_number = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_bit_number = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y55_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3240w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_first_bit_number = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_first_bit_number = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3301w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000;
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N0
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~52 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~52_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0 )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 )))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~52_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~52 .lut_mask = 16'hEE30;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N10
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~53 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~53_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux7|_~52_combout  & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0 )) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~52_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ))))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux7|_~52_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~52_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~53_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~53 .lut_mask = 16'hBBC0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N24
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~13 (
	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux7|_~55_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~53_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~13 .lut_mask = 16'hBB88;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y64_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3230w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3319w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_bit_number = 14;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_bit_number = 14;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y53_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3250w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_first_bit_number = 14;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_first_bit_number = 14;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y53_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3240w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_first_bit_number = 14;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_first_bit_number = 14;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y56_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3301w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N6
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~56 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~56_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0 )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 )))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~56_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~56 .lut_mask = 16'hE5E0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N0
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~57 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~57_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux7|_~56_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0 ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~56_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux7|_~56_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~56_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~57_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~57 .lut_mask = 16'hF588;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y59_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3290w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a238_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a238_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .port_a_first_bit_number = 14;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .port_b_first_bit_number = 14;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a238 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3280w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a206_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a206_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_a_first_bit_number = 14;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_b_first_bit_number = 14;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a206 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3352w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_first_bit_number = 14;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_first_bit_number = 14;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3270w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a174_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a174_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_a_first_bit_number = 14;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_b_first_bit_number = 14;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a174 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N8
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~58 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~58_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a174~PORTBDATAOUT0 ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a142~PORTBDATAOUT0 ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a142~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a174~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~58_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~58 .lut_mask = 16'hDC98;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N2
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~59 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~59_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux7|_~58_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a238~PORTBDATAOUT0 ) # 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~58_combout  & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a206~PORTBDATAOUT0  & 
// \altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a238~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a206~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|mux7|_~58_combout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~59_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~59 .lut_mask = 16'hACF0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N26
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~14 (
	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux7|_~57_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~59_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~14 .lut_mask = 16'hEE22;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y60_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3290w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a239_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a239_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .port_a_first_bit_number = 15;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .port_b_first_bit_number = 15;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a239 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3352w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_first_bit_number = 15;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_first_bit_number = 15;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y53_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3270w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a175_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a175_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_a_first_bit_number = 15;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_b_first_bit_number = 15;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a175 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N16
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~62 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~62_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]) # 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a175~PORTBDATAOUT0 )))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a143~PORTBDATAOUT0 )))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a143~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a175~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~62_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~62 .lut_mask = 16'hBA98;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y61_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3280w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a207_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a207_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_a_first_bit_number = 15;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_b_first_bit_number = 15;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a207 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N18
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~63 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~63_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux7|_~62_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a239~PORTBDATAOUT0 ) # 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~62_combout  & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// \altsyncram_component|auto_generated|altsyncram1|ram_block3a207~PORTBDATAOUT0 ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a239~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux7|_~62_combout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a207~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~63_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~63 .lut_mask = 16'hBC8C;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y54_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3250w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_first_bit_number = 15;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_first_bit_number = 15;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y62_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3230w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3319w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_bit_number = 15;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_bit_number = 15;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y57_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3240w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_first_bit_number = 15;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_first_bit_number = 15;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y61_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3301w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 15;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 15;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007C;
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N28
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~60 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~60_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0 )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 )))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~60_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~60 .lut_mask = 16'hD9C8;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N20
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~61 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~61_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux7|_~60_combout  & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0 )) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~60_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ))))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux7|_~60_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~60_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~61_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~61 .lut_mask = 16'hAFC0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N0
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~15 (
	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux7|_~63_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~61_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~15 .lut_mask = 16'hBB88;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3280w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a208_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a208_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_a_first_bit_number = 16;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_b_first_bit_number = 16;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a208 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3290w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a240_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a240_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .port_a_first_bit_number = 16;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .port_b_first_bit_number = 16;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a240 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3270w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a176_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a176_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_a_first_bit_number = 16;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_b_first_bit_number = 16;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a176 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3352w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_first_bit_number = 16;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_first_bit_number = 16;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N4
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~66 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~66_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a176~PORTBDATAOUT0 )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a144~PORTBDATAOUT0 )))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a176~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a144~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~66_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~66 .lut_mask = 16'hD9C8;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N30
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~67 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~67_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux7|_~66_combout  & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a240~PORTBDATAOUT0 ) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~66_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a208~PORTBDATAOUT0  & 
// ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a208~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a240~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|mux7|_~66_combout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~67_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~67 .lut_mask = 16'hCAF0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3230w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3319w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_bit_number = 16;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_bit_number = 16;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3301w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 16;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 16;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F00;
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3240w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_first_bit_number = 16;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_first_bit_number = 16;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N26
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~64 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~64_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0 ) # 
// (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0  & 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~64_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~64 .lut_mask = 16'hF0CA;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3250w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_first_bit_number = 16;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_first_bit_number = 16;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N20
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~65 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~65_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux7|_~64_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0 ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~64_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux7|_~64_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|mux7|_~64_combout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~65_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~65 .lut_mask = 16'hF858;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N20
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]~16 (
	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux7|_~67_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~65_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]~16 .lut_mask = 16'hBB88;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3290w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a241_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a241_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .port_a_first_bit_number = 17;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .port_b_first_bit_number = 17;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a241 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3280w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a209_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a209_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_a_first_bit_number = 17;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_b_first_bit_number = 17;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a209 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3352w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_first_bit_number = 17;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_first_bit_number = 17;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3270w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a177_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a177_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_a_first_bit_number = 17;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_b_first_bit_number = 17;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a177 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N28
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~70 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~70_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a177~PORTBDATAOUT0 ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a145~PORTBDATAOUT0 ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a145~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a177~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~70_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~70 .lut_mask = 16'hF4A4;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N6
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~71 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~71_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|mux7|_~70_combout  & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a241~PORTBDATAOUT0 )) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~70_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a209~PORTBDATAOUT0 ))))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\altsyncram_component|auto_generated|altsyncram1|mux7|_~70_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a241~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a209~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~70_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~71_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~71 .lut_mask = 16'hDDA0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3250w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_first_bit_number = 17;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_first_bit_number = 17;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y12_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3230w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3319w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_bit_number = 17;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_bit_number = 17;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y12_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3301w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_bit_number = 17;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_bit_number = 17;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F7C;
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3240w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_first_bit_number = 17;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_first_bit_number = 17;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N16
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~68 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~68_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0 ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~68_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~68 .lut_mask = 16'hFC22;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N18
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~69 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~69_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux7|_~68_combout  & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0 )) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~68_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ))))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux7|_~68_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~68_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~69_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~69 .lut_mask = 16'hBBC0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N14
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]~17 (
	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux7|_~71_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~69_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]~17 .lut_mask = 16'hBB88;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3280w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a210_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a210_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_a_first_bit_number = 18;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_b_first_bit_number = 18;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a210 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y52_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3270w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a178_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a178_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_a_first_bit_number = 18;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_b_first_bit_number = 18;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a178 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3352w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_first_bit_number = 18;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_first_bit_number = 18;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N28
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~74 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~74_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a178~PORTBDATAOUT0 ) # 
// ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a146~PORTBDATAOUT0  & 
// !\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a178~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a146~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~74_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~74 .lut_mask = 16'hCCB8;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3290w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a242_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a242_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .port_a_first_bit_number = 18;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .port_b_first_bit_number = 18;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a242 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N20
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~75 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~75_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|mux7|_~74_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a242~PORTBDATAOUT0 ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~74_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a210~PORTBDATAOUT0 )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\altsyncram_component|auto_generated|altsyncram1|mux7|_~74_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a210~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|mux7|_~74_combout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a242~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~75_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~75 .lut_mask = 16'hF858;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y56_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3250w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_first_bit_number = 18;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_first_bit_number = 18;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y56_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3301w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 18;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 18;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006000;
// synopsys translate_on

// Location: M9K_X78_Y55_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3240w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_first_bit_number = 18;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_first_bit_number = 18;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N16
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~72 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~72_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]) # 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0 )))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 )))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~72_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~72 .lut_mask = 16'hBA98;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3230w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3319w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_bit_number = 18;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_bit_number = 18;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N10
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~73 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~73_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux7|_~72_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0 ) # 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~72_combout  & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// \altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux7|_~72_combout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~73_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~73 .lut_mask = 16'hBC8C;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N0
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~18 (
	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux7|_~75_combout ),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~73_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~18 .lut_mask = 16'hDD88;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3250w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_first_bit_number = 19;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_first_bit_number = 19;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3230w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3319w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_bit_number = 19;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_bit_number = 19;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3301w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_bit_number = 19;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_bit_number = 19;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3240w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_first_bit_number = 19;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_first_bit_number = 19;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N22
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~76 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~76_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]) # 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0 )))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 )))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~76_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~76 .lut_mask = 16'hBA98;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N24
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~77 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~77_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux7|_~76_combout  & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0 )) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~76_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ))))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux7|_~76_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~76_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~77_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~77 .lut_mask = 16'hBBC0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3290w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a243_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a243_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .port_a_first_bit_number = 19;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .port_b_first_bit_number = 19;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a243 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3280w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a211_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a211_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_a_first_bit_number = 19;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_b_first_bit_number = 19;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a211 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3352w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_first_bit_number = 19;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_first_bit_number = 19;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3270w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a179_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a179_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_a_first_bit_number = 19;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_b_first_bit_number = 19;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a179 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N18
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~78 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~78_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a179~PORTBDATAOUT0 ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a147~PORTBDATAOUT0 ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a147~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a179~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~78_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~78 .lut_mask = 16'hDC98;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N12
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~79 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~79_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|mux7|_~78_combout  & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a243~PORTBDATAOUT0 )) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~78_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a211~PORTBDATAOUT0 ))))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\altsyncram_component|auto_generated|altsyncram1|mux7|_~78_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a243~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a211~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~78_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~79_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~79 .lut_mask = 16'hDDA0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N26
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~19 (
	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux7|_~77_combout ),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~79_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~19 .lut_mask = 16'hEE44;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y20_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3230w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3319w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_bit_number = 20;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_bit_number = 20;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3250w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_first_bit_number = 20;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_first_bit_number = 20;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y18_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3301w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 20;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 20;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F03;
// synopsys translate_on

// Location: M9K_X104_Y20_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3240w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_first_bit_number = 20;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_first_bit_number = 20;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N24
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~80 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~80_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]) # 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0 )))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 )))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~80_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~80 .lut_mask = 16'hBA98;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N10
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~81 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~81_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux7|_~80_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0 ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~80_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux7|_~80_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~80_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~81_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~81 .lut_mask = 16'hF388;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3352w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_first_bit_number = 20;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_first_bit_number = 20;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y17_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3270w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a180_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a180_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_a_first_bit_number = 20;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_b_first_bit_number = 20;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a180 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N6
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~82 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~82_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]) # 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a180~PORTBDATAOUT0 )))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a148~PORTBDATAOUT0 )))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a148~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a180~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~82_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~82 .lut_mask = 16'hBA98;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3290w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a244_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a244_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .port_a_first_bit_number = 20;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .port_b_first_bit_number = 20;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a244 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3280w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a212_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a212_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_a_first_bit_number = 20;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_b_first_bit_number = 20;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a212 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N24
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~83 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~83_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux7|_~82_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a244~PORTBDATAOUT0 ) # 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~82_combout  & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// \altsyncram_component|auto_generated|altsyncram1|ram_block3a212~PORTBDATAOUT0 ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux7|_~82_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a244~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a212~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~83_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~83 .lut_mask = 16'hDA8A;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N16
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~20 (
	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux7|_~81_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~83_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~20 .lut_mask = 16'hEE22;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y14_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3290w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a245_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a245_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .port_a_first_bit_number = 21;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .port_b_first_bit_number = 21;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a245 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y9_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3280w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a213_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a213_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_a_first_bit_number = 21;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_b_first_bit_number = 21;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a213 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y6_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3270w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a181_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a181_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_a_first_bit_number = 21;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_b_first_bit_number = 21;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a181 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y16_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3352w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_first_bit_number = 21;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_first_bit_number = 21;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N2
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~86 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~86_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a181~PORTBDATAOUT0 ) # 
// ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a149~PORTBDATAOUT0  & 
// !\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a181~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a149~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~86_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~86 .lut_mask = 16'hF0AC;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N20
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~87 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~87_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|mux7|_~86_combout  & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a245~PORTBDATAOUT0 )) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~86_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a213~PORTBDATAOUT0 ))))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\altsyncram_component|auto_generated|altsyncram1|mux7|_~86_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a245~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a213~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~86_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~87_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~87 .lut_mask = 16'hDDA0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y7_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3240w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_first_bit_number = 21;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_first_bit_number = 21;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y12_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3301w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_bit_number = 21;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_bit_number = 21;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF;
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N30
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~84 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~84_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0 ) # 
// ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// \altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~84_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~84 .lut_mask = 16'hADA8;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y9_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3230w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3319w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_bit_number = 21;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_bit_number = 21;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y11_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3250w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_first_bit_number = 21;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_first_bit_number = 21;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N16
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~85 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~85_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux7|_~84_combout  & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0 ) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~84_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0  & 
// ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux7|_~84_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~85_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~85 .lut_mask = 16'hE4AA;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N28
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~21 (
	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux7|_~87_combout ),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~85_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~21 .lut_mask = 16'hDD88;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y9_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3230w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3319w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_bit_number = 22;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_bit_number = 22;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y13_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3301w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 22;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 22;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFF;
// synopsys translate_on

// Location: M9K_X51_Y3_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3240w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_first_bit_number = 22;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_first_bit_number = 22;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N18
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~88 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~88_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0 ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~88_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~88 .lut_mask = 16'hDC98;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y11_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3250w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_first_bit_number = 22;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_first_bit_number = 22;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N12
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~89 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~89_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux7|_~88_combout  & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0 ) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~88_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0  & 
// ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux7|_~88_combout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~89_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~89 .lut_mask = 16'hE2CC;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y13_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3290w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a246_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a246_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .port_a_first_bit_number = 22;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .port_b_first_bit_number = 22;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a246 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y16_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3352w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_first_bit_number = 22;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_first_bit_number = 22;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y5_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3270w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a182_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a182_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_a_first_bit_number = 22;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_b_first_bit_number = 22;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a182 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N22
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~90 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~90_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]) # 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a182~PORTBDATAOUT0 )))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a150~PORTBDATAOUT0 )))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a150~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a182~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~90_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~90 .lut_mask = 16'hBA98;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y7_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3280w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a214_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a214_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_a_first_bit_number = 22;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_b_first_bit_number = 22;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a214 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N8
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~91 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~91_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|mux7|_~90_combout  & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a246~PORTBDATAOUT0 )) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~90_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a214~PORTBDATAOUT0 ))))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\altsyncram_component|auto_generated|altsyncram1|mux7|_~90_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a246~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|mux7|_~90_combout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a214~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~91_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~91 .lut_mask = 16'hBCB0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N10
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~22 (
	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux7|_~89_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~91_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~22 .lut_mask = 16'hEE22;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3230w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3319w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_bit_number = 23;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_bit_number = 23;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y16_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3250w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_first_bit_number = 23;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_first_bit_number = 23;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y4_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3240w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_first_bit_number = 23;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_first_bit_number = 23;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y17_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3301w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_bit_number = 23;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_bit_number = 23;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000083;
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N26
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~92 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~92_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0 ) # 
// ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0  & 
// !\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~92_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~92 .lut_mask = 16'hCCB8;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N28
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~93 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~93_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux7|_~92_combout  & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0 ) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~92_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0  & 
// ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|mux7|_~92_combout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~93_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~93 .lut_mask = 16'hCAF0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y5_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3270w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a183_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a183_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_a_first_bit_number = 23;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_b_first_bit_number = 23;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a183 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3352w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_first_bit_number = 23;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_first_bit_number = 23;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N30
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~94 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~94_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]) # 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a183~PORTBDATAOUT0 )))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a151~PORTBDATAOUT0 ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a183~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a151~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~94_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~94 .lut_mask = 16'hB9A8;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y14_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3290w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a247_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a247_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .port_a_first_bit_number = 23;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .port_b_first_bit_number = 23;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a247 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y6_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3280w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a215_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a215_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_a_first_bit_number = 23;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_b_first_bit_number = 23;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a215 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N0
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~95 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~95_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux7|_~94_combout  & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a247~PORTBDATAOUT0 )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~94_combout  & (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a215~PORTBDATAOUT0 ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux7|_~94_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a247~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a215~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~95_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~95 .lut_mask = 16'hE6A2;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N20
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]~23 (
	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux7|_~93_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~95_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]~23 .lut_mask = 16'hEE22;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3280w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a216_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a216_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_a_first_bit_number = 24;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_b_first_bit_number = 24;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a216 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3290w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a248_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a248_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .port_a_first_bit_number = 24;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .port_b_first_bit_number = 24;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a248 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3270w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a184_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a184_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_a_first_bit_number = 24;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_b_first_bit_number = 24;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a184 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3352w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_first_bit_number = 24;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_first_bit_number = 24;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N20
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~98 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~98_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a184~PORTBDATAOUT0 )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a152~PORTBDATAOUT0 )))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a184~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a152~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~98_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~98 .lut_mask = 16'hFA0C;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N2
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~99 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~99_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|mux7|_~98_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a248~PORTBDATAOUT0 ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~98_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a216~PORTBDATAOUT0 )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\altsyncram_component|auto_generated|altsyncram1|mux7|_~98_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a216~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a248~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~98_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~99_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~99 .lut_mask = 16'hCFA0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3230w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3319w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_bit_number = 24;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_bit_number = 24;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3301w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_bit_number = 24;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_bit_number = 24;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000083;
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3240w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_first_bit_number = 24;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_first_bit_number = 24;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N16
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~96 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~96_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0 ) # 
// (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0  & 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~96_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~96 .lut_mask = 16'hCCE2;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3250w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_first_bit_number = 24;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_first_bit_number = 24;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N18
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~97 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~97_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux7|_~96_combout  & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0 ) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~96_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0  & 
// ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux7|_~96_combout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~97_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~97 .lut_mask = 16'hE2CC;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N30
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~24 (
	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux7|_~99_combout ),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~97_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~24 .lut_mask = 16'hDD88;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3352w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_first_bit_number = 25;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_first_bit_number = 25;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y11_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3270w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a185_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a185_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_a_first_bit_number = 25;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_b_first_bit_number = 25;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a185 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N22
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~102 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~102_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]) # 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a185~PORTBDATAOUT0 )))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a153~PORTBDATAOUT0  & 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a153~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a185~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~102_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~102 .lut_mask = 16'hCEC2;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y13_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3290w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a249_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a249_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .port_a_first_bit_number = 25;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .port_b_first_bit_number = 25;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a249 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y8_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3280w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a217_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a217_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_a_first_bit_number = 25;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_b_first_bit_number = 25;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a217 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N0
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~103 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~103_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux7|_~102_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a249~PORTBDATAOUT0 ) # 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~102_combout  & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// \altsyncram_component|auto_generated|altsyncram1|ram_block3a217~PORTBDATAOUT0 ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux7|_~102_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a249~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a217~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~103_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~103 .lut_mask = 16'hDA8A;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y10_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3230w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3319w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_bit_number = 25;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_bit_number = 25;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y13_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3301w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_bit_number = 25;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_bit_number = 25;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000083;
// synopsys translate_on

// Location: M9K_X78_Y9_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3240w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_first_bit_number = 25;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_first_bit_number = 25;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N8
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~100 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~100_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0 ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~100_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~100 .lut_mask = 16'hF4A4;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y11_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3250w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_first_bit_number = 25;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_first_bit_number = 25;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y17_N24
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~101 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~101_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux7|_~100_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0 ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~100_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux7|_~100_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|mux7|_~100_combout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~101_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~101 .lut_mask = 16'hF858;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N12
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]~25 (
	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux7|_~103_combout ),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~101_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]~25 .lut_mask = 16'hDD88;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3250w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_first_bit_number = 26;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_first_bit_number = 26;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y21_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3230w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3319w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_bit_number = 26;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_bit_number = 26;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y13_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3301w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_bit_number = 26;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_bit_number = 26;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000083;
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3240w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_first_bit_number = 26;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_first_bit_number = 26;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N10
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~104 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~104_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0 ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~104_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~104 .lut_mask = 16'hF2C2;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N24
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~105 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~105_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux7|_~104_combout  & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0 )) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~104_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ))))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux7|_~104_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~104_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~105_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~105 .lut_mask = 16'hBBC0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y15_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3290w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a250_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a250_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .port_a_first_bit_number = 26;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .port_b_first_bit_number = 26;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a250 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3270w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a186_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a186_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_a_first_bit_number = 26;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_b_first_bit_number = 26;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a186 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3352w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_first_bit_number = 26;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_first_bit_number = 26;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N0
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~106 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~106_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a186~PORTBDATAOUT0 ) # 
// ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// \altsyncram_component|auto_generated|altsyncram1|ram_block3a154~PORTBDATAOUT0 ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a186~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a154~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~106_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~106 .lut_mask = 16'hCBC8;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3280w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a218_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a218_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_a_first_bit_number = 26;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_b_first_bit_number = 26;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a218 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y23_N24
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~107 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~107_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|mux7|_~106_combout  & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a250~PORTBDATAOUT0 )) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~106_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a218~PORTBDATAOUT0 ))))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\altsyncram_component|auto_generated|altsyncram1|mux7|_~106_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a250~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|mux7|_~106_combout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a218~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~107_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~107 .lut_mask = 16'hDAD0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N4
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]~26 (
	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux7|_~105_combout ),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~107_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]~26 .lut_mask = 16'hEE44;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3230w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3319w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_bit_number = 27;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_bit_number = 27;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3250w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_first_bit_number = 27;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_first_bit_number = 27;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3240w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_first_bit_number = 27;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_first_bit_number = 27;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3301w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_bit_number = 27;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_bit_number = 27;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000083;
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N0
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~108 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~108_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0 )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 )))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~108_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~108 .lut_mask = 16'hE3E0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N24
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~109 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~109_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux7|_~108_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0 ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~108_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux7|_~108_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~108_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~109_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~109 .lut_mask = 16'hF588;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3352w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_first_bit_number = 27;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_first_bit_number = 27;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3270w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a187_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a187_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_a_first_bit_number = 27;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_b_first_bit_number = 27;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a187 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N6
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~110 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~110_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]) # 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a187~PORTBDATAOUT0 )))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a155~PORTBDATAOUT0  & 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a155~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a187~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~110_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~110 .lut_mask = 16'hCEC2;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3280w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a219_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a219_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_a_first_bit_number = 27;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_b_first_bit_number = 27;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a219 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3290w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a251_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a251_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .port_a_first_bit_number = 27;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .port_b_first_bit_number = 27;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a251 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N28
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~111 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~111_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux7|_~110_combout  & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a251~PORTBDATAOUT0 ) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~110_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a219~PORTBDATAOUT0  & 
// (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux7|_~110_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a219~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a251~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~111_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~111 .lut_mask = 16'hEA4A;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N26
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~27 (
	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux7|_~109_combout ),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~111_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~27 .lut_mask = 16'hEE44;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3352w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_first_bit_number = 28;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_first_bit_number = 28;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y50_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3270w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a188_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a188_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_first_bit_number = 28;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_first_bit_number = 28;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a188 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N12
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~114 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~114_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a188~PORTBDATAOUT0 ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a156~PORTBDATAOUT0 ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a156~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a188~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~114_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~114 .lut_mask = 16'hFC22;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y59_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3290w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a252_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a252_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .port_a_first_bit_number = 28;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .port_b_first_bit_number = 28;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a252 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y63_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3280w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a220_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a220_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_a_first_bit_number = 28;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_b_first_bit_number = 28;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a220 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N20
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~115 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~115_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux7|_~114_combout  & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a252~PORTBDATAOUT0 )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~114_combout  & (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a220~PORTBDATAOUT0 ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux7|_~114_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a252~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a220~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~115_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~115 .lut_mask = 16'hE6A2;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y57_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3230w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3319w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_bit_number = 28;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_bit_number = 28;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y57_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3240w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_first_bit_number = 28;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_first_bit_number = 28;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y62_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3301w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_bit_number = 28;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_bit_number = 28;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000083;
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N20
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~112 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~112_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0 )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 )))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~112_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~112 .lut_mask = 16'hE5E0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y63_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3250w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_first_bit_number = 28;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_first_bit_number = 28;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N14
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~113 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~113_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux7|_~112_combout  & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0 ) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~112_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0  & 
// (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux7|_~112_combout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~113_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~113 .lut_mask = 16'hEC2C;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N14
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~28 (
	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux7|_~115_combout ),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~113_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~28 .lut_mask = 16'hDD88;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3290w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a253_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a253_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .port_a_first_bit_number = 29;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .port_b_first_bit_number = 29;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a253 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3280w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a221_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a221_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_a_first_bit_number = 29;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_b_first_bit_number = 29;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a221 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3270w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a189_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a189_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_a_first_bit_number = 29;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_b_first_bit_number = 29;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a189 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3352w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_first_bit_number = 29;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_first_bit_number = 29;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N10
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~118 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~118_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a189~PORTBDATAOUT0 ) # 
// ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// \altsyncram_component|auto_generated|altsyncram1|ram_block3a157~PORTBDATAOUT0 ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a189~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a157~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~118_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~118 .lut_mask = 16'hCBC8;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N24
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~119 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~119_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|mux7|_~118_combout  & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a253~PORTBDATAOUT0 )) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~118_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a221~PORTBDATAOUT0 ))))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\altsyncram_component|auto_generated|altsyncram1|mux7|_~118_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a253~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a221~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~118_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~119_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~119 .lut_mask = 16'hAFC0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3230w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3319w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_bit_number = 29;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_bit_number = 29;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3240w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_first_bit_number = 29;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_first_bit_number = 29;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3301w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_bit_number = 29;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_bit_number = 29;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000083;
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N8
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~116 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~116_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0 )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 )))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~116_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~116 .lut_mask = 16'hEE30;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3250w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_first_bit_number = 29;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_first_bit_number = 29;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N18
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~117 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~117_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux7|_~116_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0 ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~116_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux7|_~116_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|mux7|_~116_combout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~117_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~117 .lut_mask = 16'hF838;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N4
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]~29 (
	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux7|_~119_combout ),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~117_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]~29 .lut_mask = 16'hDD88;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3352w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_first_bit_number = 30;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_first_bit_number = 30;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3270w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a190_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a190_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_a_first_bit_number = 30;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_b_first_bit_number = 30;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a190 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N6
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~122 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~122_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a190~PORTBDATAOUT0 ) # 
// (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a158~PORTBDATAOUT0  & 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a158~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a190~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~122_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~122 .lut_mask = 16'hCCE2;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y22_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3290w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a254_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a254_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .port_a_first_bit_number = 30;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .port_b_first_bit_number = 30;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a254 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y9_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3280w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a222_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a222_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_a_first_bit_number = 30;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_b_first_bit_number = 30;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a222 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N22
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~123 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~123_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux7|_~122_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a254~PORTBDATAOUT0 ) # 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~122_combout  & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// \altsyncram_component|auto_generated|altsyncram1|ram_block3a222~PORTBDATAOUT0 ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux7|_~122_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a254~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a222~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~123_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~123 .lut_mask = 16'hDA8A;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y19_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3250w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_first_bit_number = 30;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_first_bit_number = 30;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3230w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3319w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_bit_number = 30;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_bit_number = 30;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y7_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3240w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_first_bit_number = 30;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_first_bit_number = 30;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3301w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_bit_number = 30;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_bit_number = 30;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000083;
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N24
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~120 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~120_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0 )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 )))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~120_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~120 .lut_mask = 16'hE5E0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N16
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~121 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~121_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux7|_~120_combout  & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0 )) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~120_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ))))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux7|_~120_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~120_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~121_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~121 .lut_mask = 16'hBBC0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N26
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~30 (
	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux7|_~123_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~121_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~30 .lut_mask = 16'hBB88;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y14_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3280w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3374w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3374w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a223_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a223_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_a_first_bit_number = 31;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_b_first_bit_number = 31;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a223 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3290w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3385w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3385w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a255_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a255_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .port_a_first_bit_number = 31;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .port_b_first_bit_number = 31;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a255 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3270w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3363w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3363w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a191_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a191_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_a_first_bit_number = 31;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_b_first_bit_number = 31;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a191 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3352w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3260w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_first_bit_number = 31;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_first_bit_number = 31;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N0
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~126 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~126_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a191~PORTBDATAOUT0 )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a159~PORTBDATAOUT0 )))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a191~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a159~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~126_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~126 .lut_mask = 16'hEE30;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N2
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~127 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~127_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|mux7|_~126_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a255~PORTBDATAOUT0 ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~126_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a223~PORTBDATAOUT0 )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\altsyncram_component|auto_generated|altsyncram1|mux7|_~126_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a223~PORTBDATAOUT0 ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a255~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~126_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~127_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~127 .lut_mask = 16'hF388;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3240w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3330w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3330w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_first_bit_number = 31;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_first_bit_number = 31;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3301w [3]),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3213w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_bit_number = 31;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_bit_number = 31;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000083;
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N8
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~124 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~124_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0 ) # 
// ((\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// \altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0 ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~124_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~124 .lut_mask = 16'hADA8;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y15_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3230w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3319w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3319w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_bit_number = 31;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_bit_number = 31;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y15_N0
cycloneive_ram_block \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3250w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode3341w[3]~0_combout ),
	.ena1(\altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode3341w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\address[12]~input_o ,\address[11]~input_o ,\address[10]~input_o ,\address[9]~input_o ,\address[8]~input_o ,\address[7]~input_o ,\address[6]~input_o ,\address[5]~input_o ,\address[4]~input_o ,\address[3]~input_o ,\address[2]~input_o ,\address[1]~input_o ,
\address[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]}),
	.portbaddr({\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus ),
	.portbdataout(\altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .clk0_core_clock_enable = "ena0";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .clk1_core_clock_enable = "ena1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .init_file = "./rom_data/main.mif";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_lmc1:auto_generated|altsyncram_jge2:altsyncram1|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mixed_port_feed_through_mode = "dont_care";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .operation_mode = "bidir_dual_port";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_first_bit_number = 31;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_address_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_address_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_address_width = 13;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_in_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_width = 1;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_first_address = 0;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_first_bit_number = 31;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_last_address = 8191;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_logical_ram_depth = 65536;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_logical_ram_width = 32;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_read_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_write_enable_clock = "clock1";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N28
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux7|_~125 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux7|_~125_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux7|_~124_combout  & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0 )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))) # (!\altsyncram_component|auto_generated|altsyncram1|mux7|_~124_combout  & (\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 )))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux7|_~124_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux7|_~125_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~125 .lut_mask = 16'hEA62;
defparam \altsyncram_component|auto_generated|altsyncram1|mux7|_~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N30
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~31 (
	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux7|_~127_combout ),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux7|_~125_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~31 .lut_mask = 16'hDD88;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y37_N30
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'hAA00;
defparam \altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y37_N18
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(\altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h070F;
defparam \altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N16
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~32 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~32 .lut_mask = 16'hFF0F;
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N31
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~31_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y31_N27
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]~30_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y31_N5
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]~29_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y31_N15
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]~28_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N27
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~27_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N5
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]~26_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N13
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]~25_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N31
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]~24_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y17_N21
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]~23_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y17_N11
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~22_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y19_N29
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]~21_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y17_N17
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]~20_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N27
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]~19_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N1
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]~18_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y44_N15
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]~17_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y44_N21
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]~16_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y49_N1
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~15_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y44_N27
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~14_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y44_N25
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~13_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y49_N23
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~12_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y49_N5
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~11_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y49_N15
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~10_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y49_N31
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~9_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y49_N27
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~8_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y49_N9
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~7_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y45_N15
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~6_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y43_N9
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~5_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y45_N5
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~4_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y45_N27
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~3_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y45_N9
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~2_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y19_N27
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y19_N9
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y37_N28
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(\altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.datab(\altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 16'h5D08;
defparam \altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y37_N22
cycloneive_lcell_comb \altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 (
	.dataa(gnd),
	.datab(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .lut_mask = 16'hCFC0;
defparam \altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y37_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 16'hA0E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y37_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 16'h4544;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y37_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 16'hCCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y37_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y37_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 16'hC800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y37_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 16'hFFF4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y37_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 16'hFF08;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y37_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 16'hF0F8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y37_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X29_Y37_N29
dffeas \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~44_combout ),
	.asdata(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N24
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3230w[3] (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3230w [3] = (!\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & 
// (\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & !\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15])))

	.dataa(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(\altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datac(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(\altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3230w [3]),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3230w[3] .lut_mask = 16'h0040;
defparam \altsyncram_component|auto_generated|altsyncram1|decode5|w_anode3230w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y18_N1
dffeas \altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\address[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N4
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~2 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~2_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout )))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~2 .lut_mask = 16'hE5E0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N22
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~3 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~3_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~2_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~2_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~2_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|mux6|_~2_combout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~3 .lut_mask = 16'hF858;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N20
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|address_reg_a[2]~feeder (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|address_reg_a[2]~feeder_combout  = \address[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\address[15]~input_o ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|address_reg_a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_a[2]~feeder .lut_mask = 16'hFF00;
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y18_N21
dffeas \altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\altsyncram_component|auto_generated|altsyncram1|address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] .is_wysiwyg = "true";
defparam \altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N8
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~0 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~0_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a160~portadataout ) # 
// ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a160~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~0 .lut_mask = 16'hADA8;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N18
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~1 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~1_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~0_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a224~portadataout ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~0_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a192~portadataout )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~0_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a192~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|mux6|_~0_combout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a224~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~1 .lut_mask = 16'hF858;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N0
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~4 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~4_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~1_combout ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\altsyncram_component|auto_generated|altsyncram1|mux6|_~3_combout ))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux6|_~3_combout ),
	.datab(gnd),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~1_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~4 .lut_mask = 16'hFA0A;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N30
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~7 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~7_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout ) # 
// ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// \altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~7 .lut_mask = 16'hADA8;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N24
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~8 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~8_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~7_combout  & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout )) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~7_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ))))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~7_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|mux6|_~7_combout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~8 .lut_mask = 16'hDAD0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N10
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~5 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~5_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a161~portadataout )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a129~portadataout )))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a161~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a129~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~5 .lut_mask = 16'hE5E0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N20
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~6 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~6_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~5_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a225~portadataout ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~5_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a193~portadataout )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~5_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a193~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a225~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~5_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~6 .lut_mask = 16'hCFA0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N26
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~9 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~9_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~6_combout ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\altsyncram_component|auto_generated|altsyncram1|mux6|_~8_combout ))

	.dataa(gnd),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux6|_~8_combout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~6_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~9 .lut_mask = 16'hFC0C;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y54_N26
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~12 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~12_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~12 .lut_mask = 16'hDC98;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y54_N20
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~13 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~13_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~12_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~12_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~12_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|mux6|_~12_combout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~13 .lut_mask = 16'hF858;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N16
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~10 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~10_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a162~portadataout )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a130~portadataout )))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a162~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a130~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~10 .lut_mask = 16'hE3E0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y54_N16
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~11 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~11_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~10_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a226~portadataout ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~10_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a194~portadataout )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~10_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a194~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|mux6|_~10_combout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a226~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~11 .lut_mask = 16'hF838;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y54_N14
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~14 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~14_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~11_combout ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\altsyncram_component|auto_generated|altsyncram1|mux6|_~13_combout ))

	.dataa(gnd),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux6|_~13_combout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~11_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~14 .lut_mask = 16'hFC0C;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N20
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~17 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~17_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout )))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~17 .lut_mask = 16'hD9C8;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N30
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~18 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~18_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~17_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~17_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~17_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~17_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~18 .lut_mask = 16'hCFA0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N16
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~15 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~15_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a163~portadataout )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout )))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a163~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~15 .lut_mask = 16'hE3E0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N18
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~16 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~16_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~15_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a227~portadataout ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~15_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a195~portadataout )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~15_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a195~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a227~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~15_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~16 .lut_mask = 16'hF388;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N0
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~19 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~19_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~16_combout ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\altsyncram_component|auto_generated|altsyncram1|mux6|_~18_combout ))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux6|_~18_combout ),
	.datab(gnd),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~16_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~19 .lut_mask = 16'hFA0A;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N6
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~22 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~22_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~22 .lut_mask = 16'hDC98;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N8
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~23 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~23_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~22_combout  & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout )) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~22_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ))))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~22_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~22_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~23 .lut_mask = 16'hAFC0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N10
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~20 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~20_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a164~portadataout )))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a132~portadataout )))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a132~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a164~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~20 .lut_mask = 16'hBA98;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N28
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~21 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~21_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~20_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a228~portadataout ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~20_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a196~portadataout )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~20_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a196~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a228~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~20_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~21 .lut_mask = 16'hF388;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N2
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~24 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~24_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~21_combout ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\altsyncram_component|auto_generated|altsyncram1|mux6|_~23_combout ))

	.dataa(gnd),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux6|_~23_combout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~21_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~24 .lut_mask = 16'hFC0C;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N4
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~27 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~27_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout )))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~27 .lut_mask = 16'hD9C8;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N22
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~28 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~28_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~27_combout  & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout )) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~27_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ))))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~27_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|mux6|_~27_combout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~28 .lut_mask = 16'hDAD0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N0
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~25 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~25_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a165~portadataout )))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a165~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~25 .lut_mask = 16'hB9A8;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N10
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~26 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~26_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux6|_~25_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a229~portadataout ) # 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~25_combout  & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a197~portadataout  & 
// \altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a229~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux6|_~25_combout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a197~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~26 .lut_mask = 16'hB8CC;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N8
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~29 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~29_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~26_combout ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\altsyncram_component|auto_generated|altsyncram1|mux6|_~28_combout ))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux6|_~28_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~26_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~29 .lut_mask = 16'hEE22;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N28
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~32 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~32_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~32 .lut_mask = 16'hFC22;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N22
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~33 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~33_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~32_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~32_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~32_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~32_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~33 .lut_mask = 16'hF388;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N8
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~30 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~30_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a166~portadataout ) # 
// (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a134~portadataout  & 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a134~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a166~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~30 .lut_mask = 16'hF0CA;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N10
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~31 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~31_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux6|_~30_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a230~portadataout ) # 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~30_combout  & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a198~portadataout  & 
// \altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a230~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a198~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|mux6|_~30_combout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~31 .lut_mask = 16'hACF0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N0
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~34 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~34_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~31_combout ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\altsyncram_component|auto_generated|altsyncram1|mux6|_~33_combout ))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux6|_~33_combout ),
	.datab(gnd),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~31_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~34 .lut_mask = 16'hFA0A;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N18
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~35 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~35_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a167~portadataout )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout )))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a167~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~35 .lut_mask = 16'hE3E0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N12
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~36 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~36_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~35_combout  & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a231~portadataout )) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~35_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a199~portadataout ))))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~35_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a231~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a199~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~35_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~36 .lut_mask = 16'hBBC0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N30
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~37 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~37_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout )))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~37 .lut_mask = 16'hD9C8;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N24
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~38 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~38_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux6|_~37_combout  & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout ) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~37_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  & 
// (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux6|_~37_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~38 .lut_mask = 16'hEA4A;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N26
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~39 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~39_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\altsyncram_component|auto_generated|altsyncram1|mux6|_~36_combout )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~38_combout )))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux6|_~36_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux6|_~38_combout ),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~39 .lut_mask = 16'hAACC;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y54_N24
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~40 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~40_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a168~portadataout ) # 
// ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout  & 
// !\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a168~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~40 .lut_mask = 16'hAAD8;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y54_N2
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~41 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~41_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~40_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a232~portadataout ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~40_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a200~portadataout )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~40_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a200~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a232~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~40_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~41 .lut_mask = 16'hF588;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y54_N12
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~42 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~42_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~42 .lut_mask = 16'hFC0A;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y54_N6
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~43 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~43_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~42_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~42_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~42_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~42_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~43 .lut_mask = 16'hF588;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y54_N0
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~44 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~44_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\altsyncram_component|auto_generated|altsyncram1|mux6|_~41_combout )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~43_combout )))

	.dataa(gnd),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux6|_~41_combout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~43_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~44 .lut_mask = 16'hCFC0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N20
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~45 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~45_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a169~portadataout )))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a169~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~45 .lut_mask = 16'hB9A8;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N6
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~46 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~46_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~45_combout  & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a233~portadataout )) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~45_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a201~portadataout ))))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~45_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a233~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a201~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~45_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~46 .lut_mask = 16'hBBC0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N16
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~47 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~47_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~47 .lut_mask = 16'hDC98;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N2
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~48 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~48_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~47_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~47_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~47_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~47_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~48 .lut_mask = 16'hCFA0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N28
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~49 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~49_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\altsyncram_component|auto_generated|altsyncram1|mux6|_~46_combout )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~48_combout )))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux6|_~46_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux6|_~48_combout ),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~49_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~49 .lut_mask = 16'hAACC;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y52_N0
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~52 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~52_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout ) # 
// ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  & 
// !\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~52_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~52 .lut_mask = 16'hAAD8;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y54_N30
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~53 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~53_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~52_combout  & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout )) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~52_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ))))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~52_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~52_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~53_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~53 .lut_mask = 16'hDDA0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y54_N10
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~50 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~50_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a170~portadataout ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a170~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~50_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~50 .lut_mask = 16'hF2C2;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y54_N4
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~51 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~51_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux6|_~50_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a234~portadataout ) # 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~50_combout  & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a202~portadataout  & 
// \altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux6|_~50_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a234~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a202~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~51_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~51 .lut_mask = 16'hD8AA;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y54_N8
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~54 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~54_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~51_combout ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\altsyncram_component|auto_generated|altsyncram1|mux6|_~53_combout ))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux6|_~53_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux6|_~51_combout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~54_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~54 .lut_mask = 16'hCACA;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y54_N28
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~57 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~57_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout ) # 
// (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  & 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~57_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~57 .lut_mask = 16'hCCE2;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y54_N6
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~58 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~58_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~57_combout  & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout )) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~57_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ))))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~57_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~57_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~58_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~58 .lut_mask = 16'hBBC0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y54_N16
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~55 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~55_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a171~portadataout ) # 
// (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a139~portadataout  & 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a139~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a171~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~55_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~55 .lut_mask = 16'hCCE2;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y54_N26
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~56 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~56_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux6|_~55_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a235~portadataout ) # 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~55_combout  & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a203~portadataout  & 
// \altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a235~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux6|_~55_combout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a203~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~56_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~56 .lut_mask = 16'hB8CC;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y54_N8
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~59 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~59_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~56_combout ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\altsyncram_component|auto_generated|altsyncram1|mux6|_~58_combout ))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux6|_~58_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|mux6|_~56_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~59_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~59 .lut_mask = 16'hE2E2;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y54_N22
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~62 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~62_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout ) # 
// (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  & 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~62_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~62 .lut_mask = 16'hCCE2;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y54_N0
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~63 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~63_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux6|_~62_combout  & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~62_combout  & (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout )))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux6|_~62_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~63_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~63 .lut_mask = 16'hEA62;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y54_N2
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~60 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~60_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a172~portadataout ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a140~portadataout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a140~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a172~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~60_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~60 .lut_mask = 16'hFC22;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y54_N12
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~61 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~61_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~60_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a236~portadataout ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~60_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a204~portadataout )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~60_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a204~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a236~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~60_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~61_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~61 .lut_mask = 16'hF388;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y54_N10
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~64 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~64_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~61_combout ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\altsyncram_component|auto_generated|altsyncram1|mux6|_~63_combout ))

	.dataa(gnd),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux6|_~63_combout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~61_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~64_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~64 .lut_mask = 16'hFC0C;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N26
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~67 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~67_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~67_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~67 .lut_mask = 16'hDC98;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N20
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~68 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~68_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~67_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~67_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~67_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|mux6|_~67_combout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~68_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~68 .lut_mask = 16'hF858;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y54_N20
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~65 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~65_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a173~portadataout )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout )))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a173~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~65_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~65 .lut_mask = 16'hEE30;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N24
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~66 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~66_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~65_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a237~portadataout ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~65_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a205~portadataout )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~65_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a205~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|mux6|_~65_combout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a237~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~66_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~66 .lut_mask = 16'hF838;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N6
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~69 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~69_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~66_combout ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\altsyncram_component|auto_generated|altsyncram1|mux6|_~68_combout ))

	.dataa(gnd),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux6|_~68_combout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~66_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~69_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~69 .lut_mask = 16'hFC0C;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N28
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~72 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~72_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout )))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~72_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~72 .lut_mask = 16'hE5E0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N30
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~73 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~73_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~72_combout  & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout )) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~72_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ))))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\altsyncram_component|auto_generated|altsyncram1|mux6|_~72_combout ))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux6|_~72_combout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~73_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~73 .lut_mask = 16'hE6C4;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N8
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~70 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~70_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a174~portadataout )))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a142~portadataout )))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a142~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a174~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~70_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~70 .lut_mask = 16'hBA98;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N10
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~71 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~71_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~70_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a238~portadataout ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~70_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a206~portadataout )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~70_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a206~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|mux6|_~70_combout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a238~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~71_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~71 .lut_mask = 16'hF838;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N16
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~74 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~74_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~71_combout ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\altsyncram_component|auto_generated|altsyncram1|mux6|_~73_combout ))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux6|_~73_combout ),
	.datab(gnd),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~71_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~74_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~74 .lut_mask = 16'hFA0A;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y53_N24
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~75 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~75_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a175~portadataout ) # 
// (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout  & 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a175~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~75_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~75 .lut_mask = 16'hAAE4;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y53_N2
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~76 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~76_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~75_combout  & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a239~portadataout )) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~75_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a207~portadataout ))))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~75_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a239~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a207~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~75_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~76_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~76 .lut_mask = 16'hBBC0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y54_N18
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~77 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~77_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~77_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~77 .lut_mask = 16'hFC0A;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y54_N28
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~78 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~78_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~77_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~77_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~77_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~77_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~78_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~78 .lut_mask = 16'hCFA0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y54_N22
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~79 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~79_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\altsyncram_component|auto_generated|altsyncram1|mux6|_~76_combout )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~78_combout )))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux6|_~76_combout ),
	.datab(gnd),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~78_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~79_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~79 .lut_mask = 16'hAFA0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N30
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~82 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~82_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout ) # 
// (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  & 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~82_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~82 .lut_mask = 16'hCCE2;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N24
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~83 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~83_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux6|_~82_combout  & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~82_combout  & (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout )))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux6|_~82_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~83_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~83 .lut_mask = 16'hEA62;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N2
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~80 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~80_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a176~portadataout ) # 
// ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout  & 
// !\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a176~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~80_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~80 .lut_mask = 16'hCCB8;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N12
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~81 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~81_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux6|_~80_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a240~portadataout ) # 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~80_combout  & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a208~portadataout  & 
// \altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a240~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux6|_~80_combout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a208~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~81_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~81 .lut_mask = 16'hB8CC;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N26
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~84 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~84_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~81_combout ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\altsyncram_component|auto_generated|altsyncram1|mux6|_~83_combout ))

	.dataa(gnd),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux6|_~83_combout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~81_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~84_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~84 .lut_mask = 16'hFC0C;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N0
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~85 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~85_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a177~portadataout )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout )))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a177~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~85_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~85 .lut_mask = 16'hD9C8;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N26
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~86 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~86_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~85_combout  & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a241~portadataout )) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~85_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a209~portadataout ))))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\altsyncram_component|auto_generated|altsyncram1|mux6|_~85_combout ))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux6|_~85_combout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a241~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a209~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~86_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~86 .lut_mask = 16'hE6C4;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N20
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~87 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~87_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout )))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  & 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~87_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~87 .lut_mask = 16'hAEA4;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N22
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~88 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~88_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~87_combout  & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout )) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~87_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ))))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~87_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~87_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~88_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~88 .lut_mask = 16'hBBC0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N8
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~89 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~89_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\altsyncram_component|auto_generated|altsyncram1|mux6|_~86_combout )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~88_combout )))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(gnd),
	.datac(\altsyncram_component|auto_generated|altsyncram1|mux6|_~86_combout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~88_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~89_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~89 .lut_mask = 16'hF5A0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y54_N18
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~92 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~92_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout ) # 
// ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  & 
// !\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~92_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~92 .lut_mask = 16'hCCB8;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y54_N4
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~93 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~93_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~92_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~92_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~92_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~92_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~93_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~93 .lut_mask = 16'hF388;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y54_N30
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~90 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~90_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a178~portadataout ) # 
// (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout  & 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a178~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~90_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~90 .lut_mask = 16'hCCE2;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y54_N24
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~91 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~91_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux6|_~90_combout  & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a242~portadataout )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~90_combout  & (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a210~portadataout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux6|_~90_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a242~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a210~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~91_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~91 .lut_mask = 16'hE6A2;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y54_N14
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~94 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~94_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~91_combout ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\altsyncram_component|auto_generated|altsyncram1|mux6|_~93_combout ))

	.dataa(gnd),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux6|_~93_combout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~91_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~94_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~94 .lut_mask = 16'hFC0C;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N4
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~97 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~97_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout )))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  & 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~97_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~97 .lut_mask = 16'hAEA4;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N22
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~98 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~98_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux6|_~97_combout  & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout ) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~97_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  & 
// (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux6|_~97_combout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~98_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~98 .lut_mask = 16'hEC2C;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N0
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~95 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~95_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a179~portadataout ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a179~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~95_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~95 .lut_mask = 16'hDC98;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N10
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~96 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~96_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~95_combout  & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a243~portadataout )) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~95_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a211~portadataout ))))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~95_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a243~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a211~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~95_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~96_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~96 .lut_mask = 16'hDDA0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N8
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~99 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~99_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~96_combout ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\altsyncram_component|auto_generated|altsyncram1|mux6|_~98_combout ))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(gnd),
	.datac(\altsyncram_component|auto_generated|altsyncram1|mux6|_~98_combout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~96_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~99_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~99 .lut_mask = 16'hFA50;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N30
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~102 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~102_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout )))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout )))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~102_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~102 .lut_mask = 16'hBA98;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N24
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~103 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~103_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux6|_~102_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout ) # 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~102_combout  & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// \altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux6|_~102_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~103_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~103 .lut_mask = 16'hDA8A;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N18
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~100 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~100_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a180~portadataout )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout )))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a180~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~100_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~100 .lut_mask = 16'hD9C8;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N12
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~101 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~101_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~100_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a244~portadataout ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~100_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a212~portadataout )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~100_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a212~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a244~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~100_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~101_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~101 .lut_mask = 16'hF588;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N26
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~104 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~104_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~101_combout ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\altsyncram_component|auto_generated|altsyncram1|mux6|_~103_combout ))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux6|_~103_combout ),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~101_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~104_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~104 .lut_mask = 16'hEE44;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N20
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~107 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~107_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout ) # 
// ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  & 
// !\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~107_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~107 .lut_mask = 16'hCCB8;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N22
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~108 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~108_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~107_combout  & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout )) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~107_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ))))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\altsyncram_component|auto_generated|altsyncram1|mux6|_~107_combout ))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux6|_~107_combout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~108_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~108 .lut_mask = 16'hE6C4;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N0
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~105 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~105_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a181~portadataout )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a149~portadataout )))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a181~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a149~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~105_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~105 .lut_mask = 16'hEE30;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N10
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~106 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~106_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~105_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a245~portadataout ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~105_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a213~portadataout )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~105_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a213~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a245~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~105_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~106_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~106 .lut_mask = 16'hF388;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N8
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~109 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~109_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~106_combout ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\altsyncram_component|auto_generated|altsyncram1|mux6|_~108_combout ))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(gnd),
	.datac(\altsyncram_component|auto_generated|altsyncram1|mux6|_~108_combout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~106_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~109_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~109 .lut_mask = 16'hFA50;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N30
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~112 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~112_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout )))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~112_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~112 .lut_mask = 16'hD9C8;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N24
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~113 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~113_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~112_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~112_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~112_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|mux6|_~112_combout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~113_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~113 .lut_mask = 16'hF858;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N26
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~110 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~110_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a182~portadataout )))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a150~portadataout )))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a150~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a182~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~110_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~110 .lut_mask = 16'hBA98;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N12
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~111 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~111_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux6|_~110_combout  & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a246~portadataout )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~110_combout  & (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a214~portadataout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux6|_~110_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a246~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a214~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~111_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~111 .lut_mask = 16'hE6A2;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N2
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~114 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~114_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~111_combout ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\altsyncram_component|auto_generated|altsyncram1|mux6|_~113_combout ))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux6|_~113_combout ),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~111_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~114_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~114 .lut_mask = 16'hEE44;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N30
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~117 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~117_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout )))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout )))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~117_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~117 .lut_mask = 16'hBA98;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N24
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~118 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~118_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux6|_~117_combout  & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~117_combout  & (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout )))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux6|_~117_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~118_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~118 .lut_mask = 16'hEA62;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N18
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~115 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~115_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a183~portadataout )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout )))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a183~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~115_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~115 .lut_mask = 16'hD9C8;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N4
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~116 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~116_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~115_combout  & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a247~portadataout )) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~115_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a215~portadataout ))))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~115_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a247~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a215~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~115_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~116_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~116 .lut_mask = 16'hDDA0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N10
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~119 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~119_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~116_combout ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\altsyncram_component|auto_generated|altsyncram1|mux6|_~118_combout ))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux6|_~118_combout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|mux6|_~116_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~119_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~119 .lut_mask = 16'hE4E4;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N12
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~120 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~120_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a184~portadataout )))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout )))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a184~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~120_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~120 .lut_mask = 16'hBA98;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N22
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~121 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~121_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux6|_~120_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a248~portadataout ) # 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~120_combout  & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a216~portadataout  & 
// \altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux6|_~120_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a248~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a216~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~121_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~121 .lut_mask = 16'hD8AA;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N24
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~122 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~122_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout ) # 
// ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  & 
// !\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~122_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~122 .lut_mask = 16'hF0AC;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N10
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~123 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~123_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~122_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~122_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~122_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~122_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~123_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~123 .lut_mask = 16'hF388;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N24
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~124 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~124_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\altsyncram_component|auto_generated|altsyncram1|mux6|_~121_combout )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~123_combout )))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux6|_~121_combout ),
	.datab(gnd),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~123_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~124_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~124 .lut_mask = 16'hAFA0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N16
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~127 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~127_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~127_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~127 .lut_mask = 16'hDC98;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N18
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~128 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~128_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux6|_~127_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout ) # 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~127_combout  & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  & 
// \altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux6|_~127_combout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~128_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~128 .lut_mask = 16'hB8CC;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N28
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~125 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~125_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a185~portadataout )))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a185~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~125_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~125 .lut_mask = 16'hB9A8;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N6
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~126 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~126_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux6|_~125_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a249~portadataout ) # 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~125_combout  & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \altsyncram_component|auto_generated|altsyncram1|ram_block3a217~portadataout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux6|_~125_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a249~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a217~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~126_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~126 .lut_mask = 16'hDA8A;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N4
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~129 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~129_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~126_combout ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\altsyncram_component|auto_generated|altsyncram1|mux6|_~128_combout ))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux6|_~128_combout ),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~126_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~129_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~129 .lut_mask = 16'hEE44;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N16
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~132 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~132_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout )))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~132_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~132 .lut_mask = 16'hB9A8;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N2
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~133 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~133_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~132_combout  & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout )) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~132_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ))))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~132_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~132_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~133_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~133 .lut_mask = 16'hBBC0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N28
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~130 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~130_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a186~portadataout )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout )))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a186~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~130_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~130 .lut_mask = 16'hE5E0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N6
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~131 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~131_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~130_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a250~portadataout ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~130_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a218~portadataout )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~130_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a218~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a250~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~130_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~131_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~131 .lut_mask = 16'hF588;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N12
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~134 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~134_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~131_combout ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\altsyncram_component|auto_generated|altsyncram1|mux6|_~133_combout ))

	.dataa(gnd),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux6|_~133_combout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~131_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~134_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~134 .lut_mask = 16'hFC0C;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N12
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~135 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~135_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a187~portadataout )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout )))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a187~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~135_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~135 .lut_mask = 16'hE5E0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N6
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~136 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~136_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~135_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a251~portadataout ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~135_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a219~portadataout )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~135_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a219~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a251~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~135_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~136_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~136 .lut_mask = 16'hCFA0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N16
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~137 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~137_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout )))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~137_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~137 .lut_mask = 16'hE5E0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N2
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~138 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~138_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~137_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~137_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~137_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~137_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~138_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~138 .lut_mask = 16'hCFA0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N28
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~139 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~139_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\altsyncram_component|auto_generated|altsyncram1|mux6|_~136_combout )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~138_combout )))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux6|_~136_combout ),
	.datab(gnd),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~138_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~139_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~139 .lut_mask = 16'hAFA0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N14
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~142 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~142_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout )) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout )))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~142_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~142 .lut_mask = 16'hE5E0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N0
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~143 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~143_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~142_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~142_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\altsyncram_component|auto_generated|altsyncram1|mux6|_~142_combout ))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux6|_~142_combout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~143_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~143 .lut_mask = 16'hEC64;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N18
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~140 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~140_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a188~portadataout )))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a156~portadataout  & 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a156~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a188~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~140_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~140 .lut_mask = 16'hAEA4;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N12
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~141 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~141_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux6|_~140_combout  & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a252~portadataout ) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~140_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a220~portadataout  & 
// (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a220~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux6|_~140_combout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a252~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~141_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~141 .lut_mask = 16'hEC2C;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N2
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~144 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~144_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~141_combout ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\altsyncram_component|auto_generated|altsyncram1|mux6|_~143_combout ))

	.dataa(gnd),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux6|_~143_combout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~141_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~144_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~144 .lut_mask = 16'hFC0C;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N16
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~147 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~147_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~147_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~147 .lut_mask = 16'hFC22;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N18
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~148 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~148_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~147_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~147_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~147_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~147_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~148_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~148 .lut_mask = 16'hF388;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N4
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~145 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~145_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a189~portadataout ) # 
// ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout  & 
// !\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a189~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~145_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~145 .lut_mask = 16'hCCB8;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N6
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~146 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~146_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~145_combout  & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a253~portadataout )) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~145_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a221~portadataout ))))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~145_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a253~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|mux6|_~145_combout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a221~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~146_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~146 .lut_mask = 16'hBCB0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N20
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~149 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~149_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~146_combout ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\altsyncram_component|auto_generated|altsyncram1|mux6|_~148_combout ))

	.dataa(gnd),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux6|_~148_combout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~146_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~149_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~149 .lut_mask = 16'hFC0C;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N16
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~152 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~152_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout ) # 
// ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// \altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~152_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~152 .lut_mask = 16'hADA8;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N2
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~153 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~153_combout  = (\altsyncram_component|auto_generated|altsyncram1|mux6|_~152_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout ) # 
// ((!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~152_combout  & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// \altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux6|_~152_combout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~153_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~153 .lut_mask = 16'hBC8C;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N28
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~150 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~150_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a190~portadataout ) # 
// ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|ram_block3a158~portadataout  & 
// !\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a190~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a158~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~150_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~150 .lut_mask = 16'hCCB8;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N6
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~151 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~151_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~150_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a254~portadataout ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~150_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a222~portadataout )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\altsyncram_component|auto_generated|altsyncram1|mux6|_~150_combout ))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux6|_~150_combout ),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a222~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a254~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~151_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~151 .lut_mask = 16'hEC64;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N20
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~154 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~154_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~151_combout ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\altsyncram_component|auto_generated|altsyncram1|mux6|_~153_combout ))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(\altsyncram_component|auto_generated|altsyncram1|mux6|_~153_combout ),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~151_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~154_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~154 .lut_mask = 16'hEE44;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N10
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~157 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~157_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~157_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~157 .lut_mask = 16'hFC22;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N12
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~158 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~158_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~157_combout  & 
// ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout ))) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~157_combout  & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout )))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~157_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|mux6|_~157_combout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~158_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~158 .lut_mask = 16'hF388;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N30
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~155 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~155_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a191~portadataout ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\altsyncram_component|auto_generated|altsyncram1|ram_block3a159~portadataout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a159~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|ram_block3a191~portadataout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~155_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~155 .lut_mask = 16'hFC22;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N8
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~156 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~156_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~155_combout  & 
// (\altsyncram_component|auto_generated|altsyncram1|ram_block3a255~portadataout )) # (!\altsyncram_component|auto_generated|altsyncram1|mux6|_~155_combout  & ((\altsyncram_component|auto_generated|altsyncram1|ram_block3a223~portadataout ))))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\altsyncram_component|auto_generated|altsyncram1|mux6|_~155_combout ))))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|ram_block3a255~portadataout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|mux6|_~155_combout ),
	.datad(\altsyncram_component|auto_generated|altsyncram1|ram_block3a223~portadataout ),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~156_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~156 .lut_mask = 16'hBCB0;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N6
cycloneive_lcell_comb \altsyncram_component|auto_generated|altsyncram1|mux6|_~159 (
// Equation(s):
// \altsyncram_component|auto_generated|altsyncram1|mux6|_~159_combout  = (\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\altsyncram_component|auto_generated|altsyncram1|mux6|_~156_combout ))) # 
// (!\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\altsyncram_component|auto_generated|altsyncram1|mux6|_~158_combout ))

	.dataa(\altsyncram_component|auto_generated|altsyncram1|mux6|_~158_combout ),
	.datab(\altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(\altsyncram_component|auto_generated|altsyncram1|mux6|_~156_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\altsyncram_component|auto_generated|altsyncram1|mux6|_~159_combout ),
	.cout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~159 .lut_mask = 16'hE2E2;
defparam \altsyncram_component|auto_generated|altsyncram1|mux6|_~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y37_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y37_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y67_N0
cycloneive_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y37_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y38_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
