// Seed: 2406068986
module module_0;
  id_1(
      1, 1
  );
  logic id_2;
  wire  id_3;
  logic id_4;
  assign module_2.id_7 = 0;
endmodule
module module_1 ();
  module_0 modCall_1 ();
  logic [7:0][-1][-1 : -1][-1] id_1;
  wire id_2, id_3;
endmodule : SymbolIdentifier
module module_2 #(
    parameter id_11 = 32'd47,
    parameter id_12 = 32'd1,
    parameter id_16 = 32'd78,
    parameter id_20 = 32'd8
) (
    output supply0 id_0,
    output wor id_1,
    output wand id_2,
    output wand id_3
    , id_22,
    output supply1 id_4,
    output wor id_5,
    output wand id_6,
    input tri0 id_7,
    output tri id_8,
    input tri1 id_9,
    input supply1 id_10,
    input uwire _id_11,
    input wor _id_12,
    input tri0 id_13,
    input wire id_14,
    input supply1 id_15,
    input tri1 _id_16,
    output uwire id_17[1 : id_11],
    output supply0 id_18,
    input wor id_19,
    input supply1 _id_20
);
  assign id_8 = -1;
  wire id_23, id_24, id_25, id_26;
  module_0 modCall_1 ();
  logic [7:0][-1  -  id_20  |  id_16][id_12] id_27;
endmodule
