module module_0 (
    input id_1,
    input logic id_2,
    input id_3,
    input id_4,
    input id_5,
    input [id_2 : id_4] id_6,
    input logic id_7,
    output id_8
);
  assign id_7 = id_5;
  logic [1 : id_7] id_9 (
      .id_2(id_8),
      .id_6(id_3),
      .id_8(id_4),
      .id_5(id_4),
      .id_2(id_4)
  );
  id_10 id_11 (
      .id_4(1),
      .id_4(id_8),
      .id_4(id_9),
      .id_2(id_3),
      .id_1(id_8[id_8])
  );
endmodule
