`timescale 1ns / 1ps

always @(posedge clk) begin
    case (sel)
      0 : out <= data0;
      1 : out <= data1;
      2 : out <= data2;
      3 : out <= data3;
      4 : out <= data4;
      5 : out <= data5;
      default : out <= 4'b0000; // Output 0 if sel is not between 0 and 5
    endcase
end

// Your module interface is already provided, so I won't repeat it here.

endmodule