# compile vhdl design source files
vhdl xil_defaultlib  "../../../sixteen_bit_claa.srcs/sources_1/imports/new/full_adder.vhd"
vhdl xil_defaultlib  "../../../sixteen_bit_claa.srcs/sources_1/imports/new/for_bit_cla_pg.vhd"
vhdl xil_defaultlib  "../../../sixteen_bit_claa.srcs/sources_1/imports/new/four_bit_claa_pg.vhd"
vhdl xil_defaultlib  "../../../sixteen_bit_claa.srcs/sources_1/imports/new/sixteen_bit_claa.vhd"
vhdl xil_defaultlib  "../../../sixteen_bit_claa.srcs/sim_1/imports/new/claa_tb.vhd"
