INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user-win7/Xilinx/MemoryTest/MemoryTest.srcs/sources_1/new/ClkMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user-win7/Xilinx/MemoryTest/MemoryTest.srcs/sources_1/new/Clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user-win7/Xilinx/MemoryTest/MemoryTest.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user-win7/Xilinx/MemoryTest/MemoryTest.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
