<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Robobo: Pio Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Robobo
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('a00144.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="a01874.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">Pio Struct Reference<div class="ingroups"><a class="el" href="a01287.html">Parallel Input/Output Controller</a> &#124; <a class="el" href="a01408.html">Parallel Input/Output Controller</a> &#124; <a class="el" href="a01497.html">Parallel Input/Output Controller</a> &#124; <a class="el" href="a01550.html">Parallel Input/Output Controller</a> &#124; <a class="el" href="a01619.html">Parallel Input/Output Controller</a> &#124; <a class="el" href="a01696.html">Parallel Input/Output Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> hardware registers.  
 <a href="a00144.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="a00539_source.html">component_pio.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:abdfb941374ffeab29332f838db796492"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abdfb941374ffeab29332f838db796492"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#abdfb941374ffeab29332f838db796492">PIO_PER</a></td></tr>
<tr class="memdesc:abdfb941374ffeab29332f838db796492"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0000) PIO Enable Register <br /></td></tr>
<tr class="separator:abdfb941374ffeab29332f838db796492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bb1fb5debb99689f198213ac389392d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0bb1fb5debb99689f198213ac389392d"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a0bb1fb5debb99689f198213ac389392d">PIO_PDR</a></td></tr>
<tr class="memdesc:a0bb1fb5debb99689f198213ac389392d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0004) PIO Disable Register <br /></td></tr>
<tr class="separator:a0bb1fb5debb99689f198213ac389392d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e0dab4cc7bc299eb91f5e54d074c099"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7e0dab4cc7bc299eb91f5e54d074c099"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a7e0dab4cc7bc299eb91f5e54d074c099">PIO_PSR</a></td></tr>
<tr class="memdesc:a7e0dab4cc7bc299eb91f5e54d074c099"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0008) PIO Status Register <br /></td></tr>
<tr class="separator:a7e0dab4cc7bc299eb91f5e54d074c099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cec752f4a278c0ad62d9d8278f95c20"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4cec752f4a278c0ad62d9d8278f95c20"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b> [1]</td></tr>
<tr class="separator:a4cec752f4a278c0ad62d9d8278f95c20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac46ac5259225b08736ed34a05707eb92"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac46ac5259225b08736ed34a05707eb92"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#ac46ac5259225b08736ed34a05707eb92">PIO_OER</a></td></tr>
<tr class="memdesc:ac46ac5259225b08736ed34a05707eb92"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0010) Output Enable Register <br /></td></tr>
<tr class="separator:ac46ac5259225b08736ed34a05707eb92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1361bbbf416ae9dcc5a9d09be96b0d6d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1361bbbf416ae9dcc5a9d09be96b0d6d"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a1361bbbf416ae9dcc5a9d09be96b0d6d">PIO_ODR</a></td></tr>
<tr class="memdesc:a1361bbbf416ae9dcc5a9d09be96b0d6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0014) Output Disable Register <br /></td></tr>
<tr class="separator:a1361bbbf416ae9dcc5a9d09be96b0d6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae24d090cba884b809c1b0836a31fb853"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae24d090cba884b809c1b0836a31fb853"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#ae24d090cba884b809c1b0836a31fb853">PIO_OSR</a></td></tr>
<tr class="memdesc:ae24d090cba884b809c1b0836a31fb853"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0018) Output Status Register <br /></td></tr>
<tr class="separator:ae24d090cba884b809c1b0836a31fb853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a127c6fda75329849944a065736726a99"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a127c6fda75329849944a065736726a99"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b> [1]</td></tr>
<tr class="separator:a127c6fda75329849944a065736726a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21769375fcf3ca47de35e45cf0f4dc5a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a21769375fcf3ca47de35e45cf0f4dc5a"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a21769375fcf3ca47de35e45cf0f4dc5a">PIO_IFER</a></td></tr>
<tr class="memdesc:a21769375fcf3ca47de35e45cf0f4dc5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0020) Glitch Input Filter Enable Register <br /></td></tr>
<tr class="separator:a21769375fcf3ca47de35e45cf0f4dc5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e2a0b0733d41692a39bfd6e208dbb19"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e2a0b0733d41692a39bfd6e208dbb19"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a6e2a0b0733d41692a39bfd6e208dbb19">PIO_IFDR</a></td></tr>
<tr class="memdesc:a6e2a0b0733d41692a39bfd6e208dbb19"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0024) Glitch Input Filter Disable Register <br /></td></tr>
<tr class="separator:a6e2a0b0733d41692a39bfd6e208dbb19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a114c487ace4660d9fec34a00fd0a4816"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a114c487ace4660d9fec34a00fd0a4816"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a114c487ace4660d9fec34a00fd0a4816">PIO_IFSR</a></td></tr>
<tr class="memdesc:a114c487ace4660d9fec34a00fd0a4816"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0028) Glitch Input Filter Status Register <br /></td></tr>
<tr class="separator:a114c487ace4660d9fec34a00fd0a4816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5408a50e6264a1b4aed9d9096729571"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa5408a50e6264a1b4aed9d9096729571"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b> [1]</td></tr>
<tr class="separator:aa5408a50e6264a1b4aed9d9096729571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d2a8600bb8fe5f51175618dec1860cb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8d2a8600bb8fe5f51175618dec1860cb"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a8d2a8600bb8fe5f51175618dec1860cb">PIO_SODR</a></td></tr>
<tr class="memdesc:a8d2a8600bb8fe5f51175618dec1860cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0030) Set Output Data Register <br /></td></tr>
<tr class="separator:a8d2a8600bb8fe5f51175618dec1860cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a7f16a5eb04461ef0f9fb0eb738a866"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1a7f16a5eb04461ef0f9fb0eb738a866"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a1a7f16a5eb04461ef0f9fb0eb738a866">PIO_CODR</a></td></tr>
<tr class="memdesc:a1a7f16a5eb04461ef0f9fb0eb738a866"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0034) Clear Output Data Register <br /></td></tr>
<tr class="separator:a1a7f16a5eb04461ef0f9fb0eb738a866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c61fc9ade3a4c8fbd379ae426e09a71"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7c61fc9ade3a4c8fbd379ae426e09a71"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a7c61fc9ade3a4c8fbd379ae426e09a71">PIO_ODSR</a></td></tr>
<tr class="memdesc:a7c61fc9ade3a4c8fbd379ae426e09a71"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0038) Output Data Status Register <br /></td></tr>
<tr class="separator:a7c61fc9ade3a4c8fbd379ae426e09a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b527ca065b6dd00153b9b47d54a4ce9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8b527ca065b6dd00153b9b47d54a4ce9"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a8b527ca065b6dd00153b9b47d54a4ce9">PIO_PDSR</a></td></tr>
<tr class="memdesc:a8b527ca065b6dd00153b9b47d54a4ce9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x003C) Pin Data Status Register <br /></td></tr>
<tr class="separator:a8b527ca065b6dd00153b9b47d54a4ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc33a2cfe176fd81768035ab360cf300"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abc33a2cfe176fd81768035ab360cf300"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#abc33a2cfe176fd81768035ab360cf300">PIO_IER</a></td></tr>
<tr class="memdesc:abc33a2cfe176fd81768035ab360cf300"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0040) Interrupt Enable Register <br /></td></tr>
<tr class="separator:abc33a2cfe176fd81768035ab360cf300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55b0f88d27ff655b1a3278cded2bf6da"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a55b0f88d27ff655b1a3278cded2bf6da"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a55b0f88d27ff655b1a3278cded2bf6da">PIO_IDR</a></td></tr>
<tr class="memdesc:a55b0f88d27ff655b1a3278cded2bf6da"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0044) Interrupt Disable Register <br /></td></tr>
<tr class="separator:a55b0f88d27ff655b1a3278cded2bf6da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77f35f707b72fed69b5bbd45613e5129"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a77f35f707b72fed69b5bbd45613e5129"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a77f35f707b72fed69b5bbd45613e5129">PIO_IMR</a></td></tr>
<tr class="memdesc:a77f35f707b72fed69b5bbd45613e5129"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0048) Interrupt Mask Register <br /></td></tr>
<tr class="separator:a77f35f707b72fed69b5bbd45613e5129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1ec860bfec48a454bef8559b5970a9b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa1ec860bfec48a454bef8559b5970a9b"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#aa1ec860bfec48a454bef8559b5970a9b">PIO_ISR</a></td></tr>
<tr class="memdesc:aa1ec860bfec48a454bef8559b5970a9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x004C) Interrupt Status Register <br /></td></tr>
<tr class="separator:aa1ec860bfec48a454bef8559b5970a9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4b988524b74e25a95105b5fd3c2cbb2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae4b988524b74e25a95105b5fd3c2cbb2"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#ae4b988524b74e25a95105b5fd3c2cbb2">PIO_MDER</a></td></tr>
<tr class="memdesc:ae4b988524b74e25a95105b5fd3c2cbb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0050) Multi-driver Enable Register <br /></td></tr>
<tr class="separator:ae4b988524b74e25a95105b5fd3c2cbb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9407611c6749d711299f1398befff5e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af9407611c6749d711299f1398befff5e"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#af9407611c6749d711299f1398befff5e">PIO_MDDR</a></td></tr>
<tr class="memdesc:af9407611c6749d711299f1398befff5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0054) Multi-driver Disable Register <br /></td></tr>
<tr class="separator:af9407611c6749d711299f1398befff5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cc0a4c2dd2a0dce16a668e9b8539d5c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4cc0a4c2dd2a0dce16a668e9b8539d5c"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a4cc0a4c2dd2a0dce16a668e9b8539d5c">PIO_MDSR</a></td></tr>
<tr class="memdesc:a4cc0a4c2dd2a0dce16a668e9b8539d5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0058) Multi-driver Status Register <br /></td></tr>
<tr class="separator:a4cc0a4c2dd2a0dce16a668e9b8539d5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5555ce0bb28c8e36a73efc5088948842"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5555ce0bb28c8e36a73efc5088948842"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b> [1]</td></tr>
<tr class="separator:a5555ce0bb28c8e36a73efc5088948842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab033d4ffb1be9fc2728262c800e2fd7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aab033d4ffb1be9fc2728262c800e2fd7"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#aab033d4ffb1be9fc2728262c800e2fd7">PIO_PUDR</a></td></tr>
<tr class="memdesc:aab033d4ffb1be9fc2728262c800e2fd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0060) Pull-up Disable Register <br /></td></tr>
<tr class="separator:aab033d4ffb1be9fc2728262c800e2fd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a3fdd2a74ed0fcf616ad3ad8aa2e6f6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a3fdd2a74ed0fcf616ad3ad8aa2e6f6"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a3a3fdd2a74ed0fcf616ad3ad8aa2e6f6">PIO_PUER</a></td></tr>
<tr class="memdesc:a3a3fdd2a74ed0fcf616ad3ad8aa2e6f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0064) Pull-up Enable Register <br /></td></tr>
<tr class="separator:a3a3fdd2a74ed0fcf616ad3ad8aa2e6f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22988aa371ffcd08335a50275a53f3d1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a22988aa371ffcd08335a50275a53f3d1"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a22988aa371ffcd08335a50275a53f3d1">PIO_PUSR</a></td></tr>
<tr class="memdesc:a22988aa371ffcd08335a50275a53f3d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0068) Pad Pull-up Status Register <br /></td></tr>
<tr class="separator:a22988aa371ffcd08335a50275a53f3d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85d002c2b8bdd651402a4513383ddfd2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a85d002c2b8bdd651402a4513383ddfd2"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b> [1]</td></tr>
<tr class="separator:a85d002c2b8bdd651402a4513383ddfd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25b15f228059141cacb86094a639ce31"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a25b15f228059141cacb86094a639ce31"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a25b15f228059141cacb86094a639ce31">PIO_ABCDSR</a> [2]</td></tr>
<tr class="memdesc:a25b15f228059141cacb86094a639ce31"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0070) Peripheral Select Register <br /></td></tr>
<tr class="separator:a25b15f228059141cacb86094a639ce31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f59ff81ebd282830216a6b6e7e354a6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5f59ff81ebd282830216a6b6e7e354a6"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved6</b> [2]</td></tr>
<tr class="separator:a5f59ff81ebd282830216a6b6e7e354a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3438bfb79277732799598c448608e62e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3438bfb79277732799598c448608e62e"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a3438bfb79277732799598c448608e62e">PIO_IFSCDR</a></td></tr>
<tr class="memdesc:a3438bfb79277732799598c448608e62e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0080) Input Filter Slow Clock Disable Register <br /></td></tr>
<tr class="separator:a3438bfb79277732799598c448608e62e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf50765ef5ad7fd3a434e8a809c5fc80"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adf50765ef5ad7fd3a434e8a809c5fc80"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#adf50765ef5ad7fd3a434e8a809c5fc80">PIO_IFSCER</a></td></tr>
<tr class="memdesc:adf50765ef5ad7fd3a434e8a809c5fc80"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0084) Input Filter Slow Clock Enable Register <br /></td></tr>
<tr class="separator:adf50765ef5ad7fd3a434e8a809c5fc80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa92ff7a338fa9c2c4d92f03f9f8f3938"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa92ff7a338fa9c2c4d92f03f9f8f3938"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#aa92ff7a338fa9c2c4d92f03f9f8f3938">PIO_IFSCSR</a></td></tr>
<tr class="memdesc:aa92ff7a338fa9c2c4d92f03f9f8f3938"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0088) Input Filter Slow Clock Status Register <br /></td></tr>
<tr class="separator:aa92ff7a338fa9c2c4d92f03f9f8f3938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57308223f45a9d5e20ed5192ad4fa99b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a57308223f45a9d5e20ed5192ad4fa99b"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a57308223f45a9d5e20ed5192ad4fa99b">PIO_SCDR</a></td></tr>
<tr class="memdesc:a57308223f45a9d5e20ed5192ad4fa99b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x008C) Slow Clock Divider Debouncing Register <br /></td></tr>
<tr class="separator:a57308223f45a9d5e20ed5192ad4fa99b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0f814fb11fd143e1fa93747f43d8709"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae0f814fb11fd143e1fa93747f43d8709"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#ae0f814fb11fd143e1fa93747f43d8709">PIO_PPDDR</a></td></tr>
<tr class="memdesc:ae0f814fb11fd143e1fa93747f43d8709"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0090) Pad Pull-down Disable Register <br /></td></tr>
<tr class="separator:ae0f814fb11fd143e1fa93747f43d8709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79677ad84a24073920c5ea477aee7dca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a79677ad84a24073920c5ea477aee7dca"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a79677ad84a24073920c5ea477aee7dca">PIO_PPDER</a></td></tr>
<tr class="memdesc:a79677ad84a24073920c5ea477aee7dca"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0094) Pad Pull-down Enable Register <br /></td></tr>
<tr class="separator:a79677ad84a24073920c5ea477aee7dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ffd4f6953cedc1acc35f8fda20240fe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ffd4f6953cedc1acc35f8fda20240fe"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a6ffd4f6953cedc1acc35f8fda20240fe">PIO_PPDSR</a></td></tr>
<tr class="memdesc:a6ffd4f6953cedc1acc35f8fda20240fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0098) Pad Pull-down Status Register <br /></td></tr>
<tr class="separator:a6ffd4f6953cedc1acc35f8fda20240fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a579567c827ea5220a05e9a020db05a95"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a579567c827ea5220a05e9a020db05a95"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved7</b> [1]</td></tr>
<tr class="separator:a579567c827ea5220a05e9a020db05a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6322e55fd17a3c5db970c3dbc173b27e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6322e55fd17a3c5db970c3dbc173b27e"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a6322e55fd17a3c5db970c3dbc173b27e">PIO_OWER</a></td></tr>
<tr class="memdesc:a6322e55fd17a3c5db970c3dbc173b27e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00A0) Output Write Enable <br /></td></tr>
<tr class="separator:a6322e55fd17a3c5db970c3dbc173b27e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42c5ad7358e7ebf04e0673803ce0c4ad"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a42c5ad7358e7ebf04e0673803ce0c4ad"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a42c5ad7358e7ebf04e0673803ce0c4ad">PIO_OWDR</a></td></tr>
<tr class="memdesc:a42c5ad7358e7ebf04e0673803ce0c4ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00A4) Output Write Disable <br /></td></tr>
<tr class="separator:a42c5ad7358e7ebf04e0673803ce0c4ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a073814a60116b683003439e1229c67b2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a073814a60116b683003439e1229c67b2"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a073814a60116b683003439e1229c67b2">PIO_OWSR</a></td></tr>
<tr class="memdesc:a073814a60116b683003439e1229c67b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00A8) Output Write Status Register <br /></td></tr>
<tr class="separator:a073814a60116b683003439e1229c67b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcb163f3a467aa43665102f5ccc6ba63"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abcb163f3a467aa43665102f5ccc6ba63"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved8</b> [1]</td></tr>
<tr class="separator:abcb163f3a467aa43665102f5ccc6ba63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2520da2c697c5fa2d42af60ffc1038c0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2520da2c697c5fa2d42af60ffc1038c0"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a2520da2c697c5fa2d42af60ffc1038c0">PIO_AIMER</a></td></tr>
<tr class="memdesc:a2520da2c697c5fa2d42af60ffc1038c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00B0) Additional Interrupt Modes Enable Register <br /></td></tr>
<tr class="separator:a2520da2c697c5fa2d42af60ffc1038c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a858178a0f7daddd7931852adb5baa667"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a858178a0f7daddd7931852adb5baa667"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a858178a0f7daddd7931852adb5baa667">PIO_AIMDR</a></td></tr>
<tr class="memdesc:a858178a0f7daddd7931852adb5baa667"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00B4) Additional Interrupt Modes Disables Register <br /></td></tr>
<tr class="separator:a858178a0f7daddd7931852adb5baa667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a708bee475908e41a7de67d414ec78747"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a708bee475908e41a7de67d414ec78747"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a708bee475908e41a7de67d414ec78747">PIO_AIMMR</a></td></tr>
<tr class="memdesc:a708bee475908e41a7de67d414ec78747"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00B8) Additional Interrupt Modes Mask Register <br /></td></tr>
<tr class="separator:a708bee475908e41a7de67d414ec78747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad35b8673751bd5d9a5370368561523d9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad35b8673751bd5d9a5370368561523d9"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved9</b> [1]</td></tr>
<tr class="separator:ad35b8673751bd5d9a5370368561523d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9c25aacaa83bdb1cda9f32920a67e8e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab9c25aacaa83bdb1cda9f32920a67e8e"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#ab9c25aacaa83bdb1cda9f32920a67e8e">PIO_ESR</a></td></tr>
<tr class="memdesc:ab9c25aacaa83bdb1cda9f32920a67e8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00C0) Edge Select Register <br /></td></tr>
<tr class="separator:ab9c25aacaa83bdb1cda9f32920a67e8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a979a603e21fb417c67e11af6eaf4b7b1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a979a603e21fb417c67e11af6eaf4b7b1"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a979a603e21fb417c67e11af6eaf4b7b1">PIO_LSR</a></td></tr>
<tr class="memdesc:a979a603e21fb417c67e11af6eaf4b7b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00C4) Level Select Register <br /></td></tr>
<tr class="separator:a979a603e21fb417c67e11af6eaf4b7b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43c05d9a7c23ded25b64bb8ef1004762"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a43c05d9a7c23ded25b64bb8ef1004762"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a43c05d9a7c23ded25b64bb8ef1004762">PIO_ELSR</a></td></tr>
<tr class="memdesc:a43c05d9a7c23ded25b64bb8ef1004762"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00C8) Edge/Level Status Register <br /></td></tr>
<tr class="separator:a43c05d9a7c23ded25b64bb8ef1004762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab80f949b8662d38c3de720deebf6581a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab80f949b8662d38c3de720deebf6581a"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved10</b> [1]</td></tr>
<tr class="separator:ab80f949b8662d38c3de720deebf6581a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b33e7dd2ad00c1fbe2619bb21a29959"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1b33e7dd2ad00c1fbe2619bb21a29959"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a1b33e7dd2ad00c1fbe2619bb21a29959">PIO_FELLSR</a></td></tr>
<tr class="memdesc:a1b33e7dd2ad00c1fbe2619bb21a29959"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00D0) Falling Edge/Low Level Select Register <br /></td></tr>
<tr class="separator:a1b33e7dd2ad00c1fbe2619bb21a29959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a4d418bd6e2cb69f60afa40cf69b80a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a4d418bd6e2cb69f60afa40cf69b80a"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a4a4d418bd6e2cb69f60afa40cf69b80a">PIO_REHLSR</a></td></tr>
<tr class="memdesc:a4a4d418bd6e2cb69f60afa40cf69b80a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00D4) Rising Edge/ High Level Select Register <br /></td></tr>
<tr class="separator:a4a4d418bd6e2cb69f60afa40cf69b80a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf54632d84096c76ed10ebb50b640f6b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adf54632d84096c76ed10ebb50b640f6b"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#adf54632d84096c76ed10ebb50b640f6b">PIO_FRLHSR</a></td></tr>
<tr class="memdesc:adf54632d84096c76ed10ebb50b640f6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00D8) Fall/Rise - Low/High Status Register <br /></td></tr>
<tr class="separator:adf54632d84096c76ed10ebb50b640f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ad0f192a58828e8897e745a7723f9b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4ad0f192a58828e8897e745a7723f9b5"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved11</b> [1]</td></tr>
<tr class="separator:a4ad0f192a58828e8897e745a7723f9b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39946df28013ae15e2285d7ead5f64af"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a39946df28013ae15e2285d7ead5f64af"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a39946df28013ae15e2285d7ead5f64af">PIO_LOCKSR</a></td></tr>
<tr class="memdesc:a39946df28013ae15e2285d7ead5f64af"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00E0) Lock Status <br /></td></tr>
<tr class="separator:a39946df28013ae15e2285d7ead5f64af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a804f3cda209fca8b1d642b4d319d3798"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a804f3cda209fca8b1d642b4d319d3798"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a804f3cda209fca8b1d642b4d319d3798">PIO_WPMR</a></td></tr>
<tr class="memdesc:a804f3cda209fca8b1d642b4d319d3798"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00E4) Write Protect Mode Register <br /></td></tr>
<tr class="separator:a804f3cda209fca8b1d642b4d319d3798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ba30d54ba0bd0e34fbb0da9d7911996"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1ba30d54ba0bd0e34fbb0da9d7911996"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a1ba30d54ba0bd0e34fbb0da9d7911996">PIO_WPSR</a></td></tr>
<tr class="memdesc:a1ba30d54ba0bd0e34fbb0da9d7911996"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x00E8) Write Protect Status Register <br /></td></tr>
<tr class="separator:a1ba30d54ba0bd0e34fbb0da9d7911996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcbbfe4ff5b38e24b57ff301a5f676fe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adcbbfe4ff5b38e24b57ff301a5f676fe"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved12</b> [5]</td></tr>
<tr class="separator:adcbbfe4ff5b38e24b57ff301a5f676fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e9e6f3ec5264a2bce5ffab69a71e043"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3e9e6f3ec5264a2bce5ffab69a71e043"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a3e9e6f3ec5264a2bce5ffab69a71e043">PIO_SCHMITT</a></td></tr>
<tr class="memdesc:a3e9e6f3ec5264a2bce5ffab69a71e043"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0100) Schmitt Trigger Register <br /></td></tr>
<tr class="separator:a3e9e6f3ec5264a2bce5ffab69a71e043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a462572934ca4084080d77c576777032d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a462572934ca4084080d77c576777032d"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved13</b> [19]</td></tr>
<tr class="separator:a462572934ca4084080d77c576777032d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cba0b22951ab50ab5dcbf22c9a762eb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0cba0b22951ab50ab5dcbf22c9a762eb"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a0cba0b22951ab50ab5dcbf22c9a762eb">PIO_PCMR</a></td></tr>
<tr class="memdesc:a0cba0b22951ab50ab5dcbf22c9a762eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x150) Parallel Capture Mode Register <br /></td></tr>
<tr class="separator:a0cba0b22951ab50ab5dcbf22c9a762eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a812d7c833c184830512376561d850293"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a812d7c833c184830512376561d850293"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a812d7c833c184830512376561d850293">PIO_PCIER</a></td></tr>
<tr class="memdesc:a812d7c833c184830512376561d850293"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x154) Parallel Capture Interrupt Enable Register <br /></td></tr>
<tr class="separator:a812d7c833c184830512376561d850293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4e3e6a28a2e47d3418a12d98b54b951"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4e3e6a28a2e47d3418a12d98b54b951"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#ab4e3e6a28a2e47d3418a12d98b54b951">PIO_PCIDR</a></td></tr>
<tr class="memdesc:ab4e3e6a28a2e47d3418a12d98b54b951"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x158) Parallel Capture Interrupt Disable Register <br /></td></tr>
<tr class="separator:ab4e3e6a28a2e47d3418a12d98b54b951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01d6d733233807f3e2bae37b385e19c9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a01d6d733233807f3e2bae37b385e19c9"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a01d6d733233807f3e2bae37b385e19c9">PIO_PCIMR</a></td></tr>
<tr class="memdesc:a01d6d733233807f3e2bae37b385e19c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x15C) Parallel Capture Interrupt Mask Register <br /></td></tr>
<tr class="separator:a01d6d733233807f3e2bae37b385e19c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdd067079b4596322c374009b6a47337"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abdd067079b4596322c374009b6a47337"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#abdd067079b4596322c374009b6a47337">PIO_PCISR</a></td></tr>
<tr class="memdesc:abdd067079b4596322c374009b6a47337"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x160) Parallel Capture Interrupt Status Register <br /></td></tr>
<tr class="separator:abdd067079b4596322c374009b6a47337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1a63da1678eeaf400cb394aff330b80"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af1a63da1678eeaf400cb394aff330b80"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#af1a63da1678eeaf400cb394aff330b80">PIO_PCRHR</a></td></tr>
<tr class="memdesc:af1a63da1678eeaf400cb394aff330b80"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x164) Parallel Capture Reception Holding Register <br /></td></tr>
<tr class="separator:af1a63da1678eeaf400cb394aff330b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb80cf72e8eb5281e589ba2e293b0f1d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adb80cf72e8eb5281e589ba2e293b0f1d"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#adb80cf72e8eb5281e589ba2e293b0f1d">PIO_RPR</a></td></tr>
<tr class="memdesc:adb80cf72e8eb5281e589ba2e293b0f1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x168) Receive Pointer Register <br /></td></tr>
<tr class="separator:adb80cf72e8eb5281e589ba2e293b0f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87facbd0aa168e1eb0a980d9b91c90e3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a87facbd0aa168e1eb0a980d9b91c90e3"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a87facbd0aa168e1eb0a980d9b91c90e3">PIO_RCR</a></td></tr>
<tr class="memdesc:a87facbd0aa168e1eb0a980d9b91c90e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x16C) Receive Counter Register <br /></td></tr>
<tr class="separator:a87facbd0aa168e1eb0a980d9b91c90e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad956b2a04d254e49ce4ea26a9272ed6b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad956b2a04d254e49ce4ea26a9272ed6b"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved14</b> [2]</td></tr>
<tr class="separator:ad956b2a04d254e49ce4ea26a9272ed6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78a18934431ef1b7c229c5af4099819d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a78a18934431ef1b7c229c5af4099819d"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a78a18934431ef1b7c229c5af4099819d">PIO_RNPR</a></td></tr>
<tr class="memdesc:a78a18934431ef1b7c229c5af4099819d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x178) Receive Next Pointer Register <br /></td></tr>
<tr class="separator:a78a18934431ef1b7c229c5af4099819d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae201ed36f51f9b0c8869b4b1003a10a2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae201ed36f51f9b0c8869b4b1003a10a2"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#ae201ed36f51f9b0c8869b4b1003a10a2">PIO_RNCR</a></td></tr>
<tr class="memdesc:ae201ed36f51f9b0c8869b4b1003a10a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x17C) Receive Next Counter Register <br /></td></tr>
<tr class="separator:ae201ed36f51f9b0c8869b4b1003a10a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79a5a63ac670cfde11e239eff90ed183"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a79a5a63ac670cfde11e239eff90ed183"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved15</b> [2]</td></tr>
<tr class="separator:a79a5a63ac670cfde11e239eff90ed183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9586c2161536d1592e32c5888fef1a04"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9586c2161536d1592e32c5888fef1a04"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a9586c2161536d1592e32c5888fef1a04">PIO_PTCR</a></td></tr>
<tr class="memdesc:a9586c2161536d1592e32c5888fef1a04"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x188) Transfer Control Register <br /></td></tr>
<tr class="separator:a9586c2161536d1592e32c5888fef1a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e7e92b2c7793e650004b05ce34f1dd3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1e7e92b2c7793e650004b05ce34f1dd3"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a1e7e92b2c7793e650004b05ce34f1dd3">PIO_PTSR</a></td></tr>
<tr class="memdesc:a1e7e92b2c7793e650004b05ce34f1dd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x18C) Transfer Status Register <br /></td></tr>
<tr class="separator:a1e7e92b2c7793e650004b05ce34f1dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a588fe29fd702193576736935e86b57"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1a588fe29fd702193576736935e86b57"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a1a588fe29fd702193576736935e86b57">PIO_ABSR</a></td></tr>
<tr class="memdesc:a1a588fe29fd702193576736935e86b57"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0070) Peripheral AB Select Register <br /></td></tr>
<tr class="separator:a1a588fe29fd702193576736935e86b57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12d64275e23af5921f90d10ebba04d3e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a12d64275e23af5921f90d10ebba04d3e"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a12d64275e23af5921f90d10ebba04d3e">PIO_SCIFSR</a></td></tr>
<tr class="memdesc:a12d64275e23af5921f90d10ebba04d3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0080) System Clock Glitch Input Filter Select Register <br /></td></tr>
<tr class="separator:a12d64275e23af5921f90d10ebba04d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f5fd7c6db69cfc8efe3164e0bfd4702"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5f5fd7c6db69cfc8efe3164e0bfd4702"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#a5f5fd7c6db69cfc8efe3164e0bfd4702">PIO_DIFSR</a></td></tr>
<tr class="memdesc:a5f5fd7c6db69cfc8efe3164e0bfd4702"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0084) Debouncing Input Filter Select Register <br /></td></tr>
<tr class="separator:a5f5fd7c6db69cfc8efe3164e0bfd4702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaf0c05244712fd309ef491cfc7ef329"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adaf0c05244712fd309ef491cfc7ef329"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00144.html#adaf0c05244712fd309ef491cfc7ef329">PIO_IFDGSR</a></td></tr>
<tr class="memdesc:adaf0c05244712fd309ef491cfc7ef329"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> Offset: 0x0088) Glitch or Debouncing Input Filter Clock Selection Status Register <br /></td></tr>
<tr class="separator:adaf0c05244712fd309ef491cfc7ef329"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="a00144.html" title="Pio hardware registers. ">Pio</a> hardware registers. </p>
</div><hr/>The documentation for this struct was generated from the following file:<ul>
<li>src/CMSIS/Device/ATMEL/sam3n/include/component/<a class="el" href="a00539_source.html">component_pio.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="a00144.html">Pio</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
