Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,1
design__inferred_latch__count,0
design__instance__count,147
design__instance__area,2157.32
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00010357989958720282
power__switching__total,0.000022364285541698337
power__leakage__total,0.0000016797272337498725
power__total,0.00012762390542775393
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25215341639504135
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25230368508567425
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.12218987278953201
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.079756536965599
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.122190
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.643255
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.254613504153733
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2573883401488076
timing__hold__ws__corner:nom_slow_1p08V_125C,0.644697646848926
timing__setup__ws__corner:nom_slow_1p08V_125C,14.145914173762565
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.644698
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,17.086084
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2531107062250984
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25427799474620244
timing__hold__ws__corner:nom_typ_1p20V_25C,0.30827563596629765
timing__setup__ws__corner:nom_typ_1p20V_25C,14.753708894407684
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.308276
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.080305
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25215341639504135
clock__skew__worst_setup,0.25230368508567425
timing__hold__ws,0.12218987278953201
timing__setup__ws,14.145914173762565
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.122190
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,17.086084
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,147
design__instance__area__stdcell,2157.32
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.0745408
design__instance__utilization__stdcell,0.0745408
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,5
design__instance__area__class:inverter,30.8448
design__instance__count__class:sequential_cell,18
design__instance__area__class:sequential_cell,849.139
design__instance__count__class:multi_input_combinational_cell,83
design__instance__area__class:multi_input_combinational_cell,714.874
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,34
design__instance__area__class:timing_repair_buffer,506.218
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,3077.72
design__violations,0
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,45.36
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,10.8864
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,26
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,182
route__net__special,2
route__drc_errors__iter:0,59
route__wirelength__iter:0,3194
route__drc_errors__iter:1,31
route__wirelength__iter:1,3176
route__drc_errors__iter:2,34
route__wirelength__iter:2,3181
route__drc_errors__iter:3,0
route__wirelength__iter:3,3162
route__drc_errors,0
route__wirelength,3162
route__vias,830
route__vias__singlecut,830
route__vias__multicut,0
design__disconnected_pin__count,15
design__critical_disconnected_pin__count,0
route__wirelength__max,115.065
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,34
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,34
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,34
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,34
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000826697
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000126576
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000144296
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000126576
design_powergrid__voltage__worst,0.0000126576
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000126576
design_powergrid__drop__worst__net:VPWR,0.00000826697
design_powergrid__voltage__worst__net:VGND,0.0000126576
design_powergrid__drop__worst__net:VGND,0.0000126576
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000001599999999999999927596978921418013896982301957905292510986328125
ir__drop__worst,0.000008270000000000000441036096532343435683287680149078369140625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
