#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Mar 29 19:07:11 2021
# Process ID: 30236
# Current directory: C:/Users/Nader/Downloads/FINALICD
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent124 C:\Users\Nader\Downloads\FINALICD\FINALICD.xpr
# Log file: C:/Users/Nader/Downloads/FINALICD/vivado.log
# Journal file: C:/Users/Nader/Downloads/FINALICD\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Nader/Downloads/FINALICD/FINALICD.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 793.004 ; gain = 55.742
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PNC_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Nader/Downloads/FINALICD/FINALICD.sim/sim_1/behav'
"xvhdl -m64 --relax -prj PNC_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nader/Downloads/FINALICD/FINALICD.srcs/sources_1/new/ANDGATE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Pnc_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nader/Downloads/FINALICD/FINALICD.srcs/sim_1/new/PNC_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PNC_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Nader/Downloads/FINALICD/FINALICD.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2f2ba17ca83246c9838fc0a70e07b15b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PNC_TB_behav xil_defaultlib.PNC_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture fsm of entity xil_defaultlib.Pnc_FSM [pnc_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.pnc_tb
Built simulation snapshot PNC_TB_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Nader/Downloads/FINALICD/FINALICD.sim/sim_1/behav/xsim.dir/PNC_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 29 19:15:42 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Nader/Downloads/FINALICD/FINALICD.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "PNC_TB_behav -key {Behavioral:sim_1:Functional:PNC_TB} -tclbatch {PNC_TB.tcl} -view {C:/Users/Nader/Downloads/Iproject_1/PNC_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/Users/Nader/Downloads/Iproject_1/PNC_TB_behav.wcfg
source PNC_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PNC_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 796.254 ; gain = 0.000
run all
save_wave_config {C:/Users/Nader/Downloads/Iproject_1/PNC_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PNC_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Nader/Downloads/FINALICD/FINALICD.sim/sim_1/behav'
"xvhdl -m64 --relax -prj PNC_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nader/Downloads/FINALICD/FINALICD.srcs/sources_1/new/ANDGATE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Pnc_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nader/Downloads/FINALICD/FINALICD.srcs/sim_1/new/PNC_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PNC_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Nader/Downloads/FINALICD/FINALICD.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2f2ba17ca83246c9838fc0a70e07b15b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PNC_TB_behav xil_defaultlib.PNC_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture fsm of entity xil_defaultlib.Pnc_FSM [pnc_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.pnc_tb
Built simulation snapshot PNC_TB_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Nader/Downloads/FINALICD/FINALICD.sim/sim_1/behav/xsim.dir/PNC_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 29 19:24:49 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Nader/Downloads/FINALICD/FINALICD.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "PNC_TB_behav -key {Behavioral:sim_1:Functional:PNC_TB} -tclbatch {PNC_TB.tcl} -view {C:/Users/Nader/Downloads/Iproject_1/PNC_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/Users/Nader/Downloads/Iproject_1/PNC_TB_behav.wcfg
source PNC_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PNC_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 820.535 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PNC_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Nader/Downloads/FINALICD/FINALICD.sim/sim_1/behav'
"xvhdl -m64 --relax -prj PNC_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nader/Downloads/FINALICD/FINALICD.srcs/sources_1/new/ANDGATE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Pnc_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nader/Downloads/FINALICD/FINALICD.srcs/sim_1/new/PNC_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PNC_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Nader/Downloads/FINALICD/FINALICD.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2f2ba17ca83246c9838fc0a70e07b15b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PNC_TB_behav xil_defaultlib.PNC_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture fsm of entity xil_defaultlib.Pnc_FSM [pnc_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.pnc_tb
Built simulation snapshot PNC_TB_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Nader/Downloads/FINALICD/FINALICD.sim/sim_1/behav/xsim.dir/PNC_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 29 19:44:50 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Nader/Downloads/FINALICD/FINALICD.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "PNC_TB_behav -key {Behavioral:sim_1:Functional:PNC_TB} -tclbatch {PNC_TB.tcl} -view {C:/Users/Nader/Downloads/Iproject_1/PNC_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/Users/Nader/Downloads/Iproject_1/PNC_TB_behav.wcfg
source PNC_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PNC_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 826.012 ; gain = 0.000
run all
save_wave_config {C:/Users/Nader/Downloads/Iproject_1/PNC_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PNC_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Nader/Downloads/FINALICD/FINALICD.sim/sim_1/behav'
"xvhdl -m64 --relax -prj PNC_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nader/Downloads/FINALICD/FINALICD.srcs/sources_1/new/ANDGATE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Pnc_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nader/Downloads/FINALICD/FINALICD.srcs/sim_1/new/PNC_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PNC_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Nader/Downloads/FINALICD/FINALICD.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2f2ba17ca83246c9838fc0a70e07b15b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PNC_TB_behav xil_defaultlib.PNC_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture fsm of entity xil_defaultlib.Pnc_FSM [pnc_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.pnc_tb
Built simulation snapshot PNC_TB_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Nader/Downloads/FINALICD/FINALICD.sim/sim_1/behav/xsim.dir/PNC_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 29 19:46:53 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Nader/Downloads/FINALICD/FINALICD.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "PNC_TB_behav -key {Behavioral:sim_1:Functional:PNC_TB} -tclbatch {PNC_TB.tcl} -view {C:/Users/Nader/Downloads/Iproject_1/PNC_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/Users/Nader/Downloads/Iproject_1/PNC_TB_behav.wcfg
source PNC_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PNC_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 826.012 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PNC_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Nader/Downloads/FINALICD/FINALICD.sim/sim_1/behav'
"xvhdl -m64 --relax -prj PNC_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nader/Downloads/FINALICD/FINALICD.srcs/sources_1/new/ANDGATE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Pnc_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nader/Downloads/FINALICD/FINALICD.srcs/sim_1/new/PNC_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PNC_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Nader/Downloads/FINALICD/FINALICD.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2f2ba17ca83246c9838fc0a70e07b15b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PNC_TB_behav xil_defaultlib.PNC_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture fsm of entity xil_defaultlib.Pnc_FSM [pnc_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.pnc_tb
Built simulation snapshot PNC_TB_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Nader/Downloads/FINALICD/FINALICD.sim/sim_1/behav/xsim.dir/PNC_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 29 19:47:47 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Nader/Downloads/FINALICD/FINALICD.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "PNC_TB_behav -key {Behavioral:sim_1:Functional:PNC_TB} -tclbatch {PNC_TB.tcl} -view {C:/Users/Nader/Downloads/Iproject_1/PNC_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/Users/Nader/Downloads/Iproject_1/PNC_TB_behav.wcfg
source PNC_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PNC_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 829.520 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PNC_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Nader/Downloads/FINALICD/FINALICD.sim/sim_1/behav'
"xvhdl -m64 --relax -prj PNC_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nader/Downloads/FINALICD/FINALICD.srcs/sources_1/new/ANDGATE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Pnc_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nader/Downloads/FINALICD/FINALICD.srcs/sim_1/new/PNC_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PNC_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Nader/Downloads/FINALICD/FINALICD.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2f2ba17ca83246c9838fc0a70e07b15b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PNC_TB_behav xil_defaultlib.PNC_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture fsm of entity xil_defaultlib.Pnc_FSM [pnc_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.pnc_tb
Built simulation snapshot PNC_TB_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Nader/Downloads/FINALICD/FINALICD.sim/sim_1/behav/xsim.dir/PNC_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 29 19:50:08 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Nader/Downloads/FINALICD/FINALICD.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "PNC_TB_behav -key {Behavioral:sim_1:Functional:PNC_TB} -tclbatch {PNC_TB.tcl} -view {C:/Users/Nader/Downloads/Iproject_1/PNC_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/Users/Nader/Downloads/Iproject_1/PNC_TB_behav.wcfg
source PNC_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PNC_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 840.895 ; gain = 0.000
run all
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Nader/Downloads/FINALICD/FINALICD.runs/synth_1

launch_runs synth_1 -jobs 2
[Mon Mar 29 21:01:09 2021] Launched synth_1...
Run output will be captured here: C:/Users/Nader/Downloads/FINALICD/FINALICD.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Nader/Downloads/DSDB_Master.xdc]
Finished Parsing XDC File [C:/Users/Nader/Downloads/DSDB_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1177.848 ; gain = 333.715
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: Pnc_FSM
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1567.871 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Pnc_FSM' [C:/Users/Nader/Downloads/FINALICD/FINALICD.srcs/sources_1/new/ANDGATE.vhd:48]
WARNING: [Synth 8-614] signal 'TEMP' is read in the process but is not in the sensitivity list [C:/Users/Nader/Downloads/FINALICD/FINALICD.srcs/sources_1/new/ANDGATE.vhd:71]
WARNING: [Synth 8-614] signal 'D' is read in the process but is not in the sensitivity list [C:/Users/Nader/Downloads/FINALICD/FINALICD.srcs/sources_1/new/ANDGATE.vhd:71]
WARNING: [Synth 8-614] signal 'R' is read in the process but is not in the sensitivity list [C:/Users/Nader/Downloads/FINALICD/FINALICD.srcs/sources_1/new/ANDGATE.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'Pnc_FSM' (1#1) [C:/Users/Nader/Downloads/FINALICD/FINALICD.srcs/sources_1/new/ANDGATE.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1567.871 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1567.871 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Nader/Downloads/DSDB_Master.xdc]
Finished Parsing XDC File [C:/Users/Nader/Downloads/DSDB_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1649.957 ; gain = 82.086
5 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1649.957 ; gain = 82.086
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1649.957 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Pnc_FSM' [C:/Users/Nader/Downloads/FINALICD/FINALICD.srcs/sources_1/new/ANDGATE.vhd:48]
WARNING: [Synth 8-614] signal 'TEMP' is read in the process but is not in the sensitivity list [C:/Users/Nader/Downloads/FINALICD/FINALICD.srcs/sources_1/new/ANDGATE.vhd:71]
WARNING: [Synth 8-614] signal 'D' is read in the process but is not in the sensitivity list [C:/Users/Nader/Downloads/FINALICD/FINALICD.srcs/sources_1/new/ANDGATE.vhd:71]
WARNING: [Synth 8-614] signal 'R' is read in the process but is not in the sensitivity list [C:/Users/Nader/Downloads/FINALICD/FINALICD.srcs/sources_1/new/ANDGATE.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'Pnc_FSM' (1#1) [C:/Users/Nader/Downloads/FINALICD/FINALICD.srcs/sources_1/new/ANDGATE.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1650.441 ; gain = 0.484
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1650.441 ; gain = 0.484
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Nader/Downloads/DSDB_Master.xdc]
Finished Parsing XDC File [C:/Users/Nader/Downloads/DSDB_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1676.652 ; gain = 26.695
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PNC_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Nader/Downloads/FINALICD/FINALICD.sim/sim_1/behav'
"xvhdl -m64 --relax -prj PNC_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nader/Downloads/FINALICD/FINALICD.srcs/sources_1/new/ANDGATE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Pnc_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nader/Downloads/FINALICD/FINALICD.srcs/sim_1/new/PNC_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PNC_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Nader/Downloads/FINALICD/FINALICD.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2f2ba17ca83246c9838fc0a70e07b15b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PNC_TB_behav xil_defaultlib.PNC_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture fsm of entity xil_defaultlib.Pnc_FSM [pnc_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.pnc_tb
Built simulation snapshot PNC_TB_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Nader/Downloads/FINALICD/FINALICD.sim/sim_1/behav/xsim.dir/PNC_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 30 18:38:01 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Nader/Downloads/FINALICD/FINALICD.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "PNC_TB_behav -key {Behavioral:sim_1:Functional:PNC_TB} -tclbatch {PNC_TB.tcl} -view {C:/Users/Nader/Downloads/Iproject_1/PNC_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config C:/Users/Nader/Downloads/Iproject_1/PNC_TB_behav.wcfg
source PNC_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PNC_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1676.652 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1676.652 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 30 18:43:13 2021...
