

================================================================
== Vitis HLS Report for 'insert_point_Pipeline_insert_point_label4'
================================================================
* Date:           Wed Oct 12 10:20:13 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  18.00 ns|  5.558 ns|     4.86 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.180 us|  0.180 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- insert_point_label4  |        8|        8|         1|          1|          1|     8|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     34|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     42|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       6|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       6|    103|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_84_32_1_1_U14  |mux_84_32_1_1  |        0|   0|  0|  42|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  42|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln259_fu_222_p2   |         +|   0|  0|  13|           4|           1|
    |add_ln260_fu_232_p2   |         +|   0|  0|  12|          12|          12|
    |icmp_ln259_fu_216_p2  |      icmp|   0|  0|   9|           4|           5|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  34|          20|          18|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i  |   9|          2|    4|          8|
    |i_2_fu_66           |   9|          2|    4|          8|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  27|          6|    9|         18|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_2_fu_66    |  4|   0|    4|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label4|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label4|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label4|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label4|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label4|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label4|  return value|
|tmp_187                    |   in|   12|     ap_none|                                    tmp_187|        scalar|
|regions_min_0_address0     |  out|   12|   ap_memory|                              regions_min_0|         array|
|regions_min_0_ce0          |  out|    1|   ap_memory|                              regions_min_0|         array|
|regions_min_0_we0          |  out|    1|   ap_memory|                              regions_min_0|         array|
|regions_min_0_d0           |  out|   32|   ap_memory|                              regions_min_0|         array|
|regions_min_1_address0     |  out|   12|   ap_memory|                              regions_min_1|         array|
|regions_min_1_ce0          |  out|    1|   ap_memory|                              regions_min_1|         array|
|regions_min_1_we0          |  out|    1|   ap_memory|                              regions_min_1|         array|
|regions_min_1_d0           |  out|   32|   ap_memory|                              regions_min_1|         array|
|regions_max_0_address0     |  out|   12|   ap_memory|                              regions_max_0|         array|
|regions_max_0_ce0          |  out|    1|   ap_memory|                              regions_max_0|         array|
|regions_max_0_we0          |  out|    1|   ap_memory|                              regions_max_0|         array|
|regions_max_0_d0           |  out|   32|   ap_memory|                              regions_max_0|         array|
|regions_max_1_address0     |  out|   12|   ap_memory|                              regions_max_1|         array|
|regions_max_1_ce0          |  out|    1|   ap_memory|                              regions_max_1|         array|
|regions_max_1_we0          |  out|    1|   ap_memory|                              regions_max_1|         array|
|regions_max_1_d0           |  out|   32|   ap_memory|                              regions_max_1|         array|
|regions_center_0_address0  |  out|   12|   ap_memory|                           regions_center_0|         array|
|regions_center_0_ce0       |  out|    1|   ap_memory|                           regions_center_0|         array|
|regions_center_0_we0       |  out|    1|   ap_memory|                           regions_center_0|         array|
|regions_center_0_d0        |  out|   32|   ap_memory|                           regions_center_0|         array|
|regions_center_1_address0  |  out|   12|   ap_memory|                           regions_center_1|         array|
|regions_center_1_ce0       |  out|    1|   ap_memory|                           regions_center_1|         array|
|regions_center_1_we0       |  out|    1|   ap_memory|                           regions_center_1|         array|
|regions_center_1_d0        |  out|   32|   ap_memory|                           regions_center_1|         array|
|d_read                     |   in|   32|     ap_none|                                     d_read|        scalar|
|d_read_8                   |   in|   32|     ap_none|                                   d_read_8|        scalar|
|d_read_9                   |   in|   32|     ap_none|                                   d_read_9|        scalar|
|d_read_10                  |   in|   32|     ap_none|                                  d_read_10|        scalar|
|d_read_11                  |   in|   32|     ap_none|                                  d_read_11|        scalar|
|d_read_12                  |   in|   32|     ap_none|                                  d_read_12|        scalar|
|d_read_13                  |   in|   32|     ap_none|                                  d_read_13|        scalar|
|d_read_14                  |   in|   32|     ap_none|                                  d_read_14|        scalar|
|n_regions_load_cast        |   in|    1|     ap_none|                        n_regions_load_cast|        scalar|
+---------------------------+-----+-----+------------+-------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.55>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 4 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%n_regions_load_cast_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %n_regions_load_cast"   --->   Operation 5 'read' 'n_regions_load_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%d_read_16 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_14"   --->   Operation 6 'read' 'd_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%d_read_17 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_13"   --->   Operation 7 'read' 'd_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%d_read_18 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_12"   --->   Operation 8 'read' 'd_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%d_read_19 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_11"   --->   Operation 9 'read' 'd_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%d_read_20 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_10"   --->   Operation 10 'read' 'd_read_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%d_read_21 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_9"   --->   Operation 11 'read' 'd_read_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%d_read_22 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_8"   --->   Operation 12 'read' 'd_read_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%d_read_23 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read"   --->   Operation 13 'read' 'd_read_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_187_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_187"   --->   Operation 14 'read' 'tmp_187_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i_2"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = load i4 %i_2" [detector_solid/abs_solid_detector.cpp:259]   --->   Operation 17 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.30ns)   --->   "%icmp_ln259 = icmp_eq  i4 %i, i4 8" [detector_solid/abs_solid_detector.cpp:259]   --->   Operation 19 'icmp' 'icmp_ln259' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.73ns)   --->   "%add_ln259 = add i4 %i, i4 1" [detector_solid/abs_solid_detector.cpp:259]   --->   Operation 21 'add' 'add_ln259' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln259 = br i1 %icmp_ln259, void %for.inc.split, void %for.end.exitStub" [detector_solid/abs_solid_detector.cpp:259]   --->   Operation 22 'br' 'br_ln259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln260 = zext i4 %i" [detector_solid/abs_solid_detector.cpp:260]   --->   Operation 23 'zext' 'zext_ln260' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.54ns)   --->   "%add_ln260 = add i12 %tmp_187_read, i12 %zext_ln260" [detector_solid/abs_solid_detector.cpp:260]   --->   Operation 24 'add' 'add_ln260' <Predicate = (!icmp_ln259)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln260_1 = zext i12 %add_ln260" [detector_solid/abs_solid_detector.cpp:260]   --->   Operation 25 'zext' 'zext_ln260_1' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%regions_min_0_addr = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln260_1" [detector_solid/abs_solid_detector.cpp:260]   --->   Operation 26 'getelementptr' 'regions_min_0_addr' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%regions_min_1_addr72 = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln260_1" [detector_solid/abs_solid_detector.cpp:260]   --->   Operation 27 'getelementptr' 'regions_min_1_addr72' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%regions_max_0_addr = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln260_1" [detector_solid/abs_solid_detector.cpp:260]   --->   Operation 28 'getelementptr' 'regions_max_0_addr' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%regions_max_1_addr = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln260_1" [detector_solid/abs_solid_detector.cpp:260]   --->   Operation 29 'getelementptr' 'regions_max_1_addr' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%regions_center_0_addr = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln260_1" [detector_solid/abs_solid_detector.cpp:260]   --->   Operation 30 'getelementptr' 'regions_center_0_addr' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%regions_center_1_addr = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln260_1" [detector_solid/abs_solid_detector.cpp:260]   --->   Operation 31 'getelementptr' 'regions_center_1_addr' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln259 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [detector_solid/abs_solid_detector.cpp:259]   --->   Operation 32 'specloopname' 'specloopname_ln259' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (2.30ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.8float.i4, i32 %d_read_23, i32 %d_read_22, i32 %d_read_21, i32 %d_read_20, i32 %d_read_19, i32 %d_read_18, i32 %d_read_17, i32 %d_read_16, i4 %i" [detector_solid/abs_solid_detector.cpp:260]   --->   Operation 33 'mux' 'tmp' <Predicate = (!icmp_ln259)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln260 = br i1 %n_regions_load_cast_read, void %arrayidx12525.case.0, void %arrayidx12525.case.1" [detector_solid/abs_solid_detector.cpp:260]   --->   Operation 34 'br' 'br_ln260' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (3.25ns)   --->   "%store_ln260 = store i32 %tmp, i12 %regions_center_0_addr" [detector_solid/abs_solid_detector.cpp:260]   --->   Operation 35 'store' 'store_ln260' <Predicate = (!icmp_ln259 & !n_regions_load_cast_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 36 [1/1] (3.25ns)   --->   "%store_ln260 = store i32 %tmp, i12 %regions_max_0_addr" [detector_solid/abs_solid_detector.cpp:260]   --->   Operation 36 'store' 'store_ln260' <Predicate = (!icmp_ln259 & !n_regions_load_cast_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 37 [1/1] (3.25ns)   --->   "%store_ln260 = store i32 %tmp, i12 %regions_min_0_addr" [detector_solid/abs_solid_detector.cpp:260]   --->   Operation 37 'store' 'store_ln260' <Predicate = (!icmp_ln259 & !n_regions_load_cast_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln260 = br void %arrayidx12525.exit" [detector_solid/abs_solid_detector.cpp:260]   --->   Operation 38 'br' 'br_ln260' <Predicate = (!icmp_ln259 & !n_regions_load_cast_read)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (3.25ns)   --->   "%store_ln260 = store i32 %tmp, i12 %regions_center_1_addr" [detector_solid/abs_solid_detector.cpp:260]   --->   Operation 39 'store' 'store_ln260' <Predicate = (!icmp_ln259 & n_regions_load_cast_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 40 [1/1] (3.25ns)   --->   "%store_ln260 = store i32 %tmp, i12 %regions_max_1_addr" [detector_solid/abs_solid_detector.cpp:260]   --->   Operation 40 'store' 'store_ln260' <Predicate = (!icmp_ln259 & n_regions_load_cast_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 41 [1/1] (3.25ns)   --->   "%store_ln260 = store i32 %tmp, i12 %regions_min_1_addr72" [detector_solid/abs_solid_detector.cpp:260]   --->   Operation 41 'store' 'store_ln260' <Predicate = (!icmp_ln259 & n_regions_load_cast_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln260 = br void %arrayidx12525.exit" [detector_solid/abs_solid_detector.cpp:260]   --->   Operation 42 'br' 'br_ln260' <Predicate = (!icmp_ln259 & n_regions_load_cast_read)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln259 = store i4 %add_ln259, i4 %i_2" [detector_solid/abs_solid_detector.cpp:259]   --->   Operation 43 'store' 'store_ln259' <Predicate = (!icmp_ln259)> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln259 = br void %for.inc" [detector_solid/abs_solid_detector.cpp:259]   --->   Operation 44 'br' 'br_ln259' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (icmp_ln259)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tmp_187]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regions_min_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ regions_min_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ regions_max_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ regions_max_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ regions_center_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ regions_center_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ d_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_read_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_read_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_read_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_read_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_read_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_read_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_read_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_regions_load_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_2                      (alloca           ) [ 01]
n_regions_load_cast_read (read             ) [ 01]
d_read_16                (read             ) [ 00]
d_read_17                (read             ) [ 00]
d_read_18                (read             ) [ 00]
d_read_19                (read             ) [ 00]
d_read_20                (read             ) [ 00]
d_read_21                (read             ) [ 00]
d_read_22                (read             ) [ 00]
d_read_23                (read             ) [ 00]
tmp_187_read             (read             ) [ 00]
store_ln0                (store            ) [ 00]
br_ln0                   (br               ) [ 00]
i                        (load             ) [ 00]
specpipeline_ln0         (specpipeline     ) [ 00]
icmp_ln259               (icmp             ) [ 01]
speclooptripcount_ln0    (speclooptripcount) [ 00]
add_ln259                (add              ) [ 00]
br_ln259                 (br               ) [ 00]
zext_ln260               (zext             ) [ 00]
add_ln260                (add              ) [ 00]
zext_ln260_1             (zext             ) [ 00]
regions_min_0_addr       (getelementptr    ) [ 00]
regions_min_1_addr72     (getelementptr    ) [ 00]
regions_max_0_addr       (getelementptr    ) [ 00]
regions_max_1_addr       (getelementptr    ) [ 00]
regions_center_0_addr    (getelementptr    ) [ 00]
regions_center_1_addr    (getelementptr    ) [ 00]
specloopname_ln259       (specloopname     ) [ 00]
tmp                      (mux              ) [ 00]
br_ln260                 (br               ) [ 00]
store_ln260              (store            ) [ 00]
store_ln260              (store            ) [ 00]
store_ln260              (store            ) [ 00]
br_ln260                 (br               ) [ 00]
store_ln260              (store            ) [ 00]
store_ln260              (store            ) [ 00]
store_ln260              (store            ) [ 00]
br_ln260                 (br               ) [ 00]
store_ln259              (store            ) [ 00]
br_ln259                 (br               ) [ 00]
ret_ln0                  (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tmp_187">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_187"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="regions_min_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_min_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="regions_min_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_min_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="regions_max_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_max_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="regions_max_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_max_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="regions_center_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_center_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="regions_center_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_center_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="d_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="d_read_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_read_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="d_read_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_read_9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="d_read_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_read_10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="d_read_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_read_11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="d_read_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_read_12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="d_read_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_read_13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="d_read_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_read_14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="n_regions_load_cast">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_regions_load_cast"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8float.i4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="i_2_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="n_regions_load_cast_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_regions_load_cast_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="d_read_16_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_read_16/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="d_read_17_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_read_17/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="d_read_18_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_read_18/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="d_read_19_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_read_19/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="d_read_20_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_read_20/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="d_read_21_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_read_21/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="d_read_22_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_read_22/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="d_read_23_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_read_23/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_187_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="12" slack="0"/>
<pin id="126" dir="0" index="1" bw="12" slack="0"/>
<pin id="127" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_187_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="regions_min_0_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="12" slack="0"/>
<pin id="134" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_min_0_addr/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="regions_min_1_addr72_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="12" slack="0"/>
<pin id="141" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_min_1_addr72/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="regions_max_0_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="12" slack="0"/>
<pin id="148" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_max_0_addr/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="regions_max_1_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="12" slack="0"/>
<pin id="155" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_max_1_addr/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="regions_center_0_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="12" slack="0"/>
<pin id="162" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_center_0_addr/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="regions_center_1_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="12" slack="0"/>
<pin id="169" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_center_1_addr/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln260_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="12" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln260/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln260_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="12" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln260/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln260_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="12" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln260/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln260_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="12" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln260/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln260_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="12" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln260/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln260_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="12" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln260/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln0_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="4" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="i_load_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln259_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="0" index="1" bw="4" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln259/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln259_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln259/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln260_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="0"/>
<pin id="230" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln260/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln260_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="12" slack="0"/>
<pin id="234" dir="0" index="1" bw="4" slack="0"/>
<pin id="235" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln260/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln260_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="12" slack="0"/>
<pin id="240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln260_1/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="0" index="2" bw="32" slack="0"/>
<pin id="252" dir="0" index="3" bw="32" slack="0"/>
<pin id="253" dir="0" index="4" bw="32" slack="0"/>
<pin id="254" dir="0" index="5" bw="32" slack="0"/>
<pin id="255" dir="0" index="6" bw="32" slack="0"/>
<pin id="256" dir="0" index="7" bw="32" slack="0"/>
<pin id="257" dir="0" index="8" bw="32" slack="0"/>
<pin id="258" dir="0" index="9" bw="4" slack="0"/>
<pin id="259" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln259_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="0" index="1" bw="4" slack="0"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln259/1 "/>
</bind>
</comp>

<comp id="281" class="1005" name="i_2_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="32" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="34" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="30" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="36" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="28" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="36" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="26" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="36" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="36" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="22" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="36" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="36" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="36" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="36" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="38" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="58" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="4" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="58" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="58" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="8" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="58" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="58" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="12" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="58" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="158" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="144" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="130" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="165" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="151" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="137" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="40" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="220"><net_src comp="213" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="50" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="213" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="56" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="213" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="124" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="228" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="244"><net_src comp="238" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="245"><net_src comp="238" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="246"><net_src comp="238" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="247"><net_src comp="238" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="260"><net_src comp="64" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="261"><net_src comp="118" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="262"><net_src comp="112" pin="2"/><net_sink comp="248" pin=2"/></net>

<net id="263"><net_src comp="106" pin="2"/><net_sink comp="248" pin=3"/></net>

<net id="264"><net_src comp="100" pin="2"/><net_sink comp="248" pin=4"/></net>

<net id="265"><net_src comp="94" pin="2"/><net_sink comp="248" pin=5"/></net>

<net id="266"><net_src comp="88" pin="2"/><net_sink comp="248" pin=6"/></net>

<net id="267"><net_src comp="82" pin="2"/><net_sink comp="248" pin=7"/></net>

<net id="268"><net_src comp="76" pin="2"/><net_sink comp="248" pin=8"/></net>

<net id="269"><net_src comp="213" pin="1"/><net_sink comp="248" pin=9"/></net>

<net id="270"><net_src comp="248" pin="10"/><net_sink comp="172" pin=1"/></net>

<net id="271"><net_src comp="248" pin="10"/><net_sink comp="178" pin=1"/></net>

<net id="272"><net_src comp="248" pin="10"/><net_sink comp="184" pin=1"/></net>

<net id="273"><net_src comp="248" pin="10"/><net_sink comp="190" pin=1"/></net>

<net id="274"><net_src comp="248" pin="10"/><net_sink comp="196" pin=1"/></net>

<net id="275"><net_src comp="248" pin="10"/><net_sink comp="202" pin=1"/></net>

<net id="280"><net_src comp="222" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="66" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="286"><net_src comp="281" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="287"><net_src comp="281" pin="1"/><net_sink comp="276" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: regions_min_0 | {1 }
	Port: regions_min_1 | {1 }
	Port: regions_max_0 | {1 }
	Port: regions_max_1 | {1 }
	Port: regions_center_0 | {1 }
	Port: regions_center_1 | {1 }
 - Input state : 
	Port: insert_point_Pipeline_insert_point_label4 : tmp_187 | {1 }
	Port: insert_point_Pipeline_insert_point_label4 : regions_min_0 | {}
	Port: insert_point_Pipeline_insert_point_label4 : regions_min_1 | {}
	Port: insert_point_Pipeline_insert_point_label4 : regions_max_0 | {}
	Port: insert_point_Pipeline_insert_point_label4 : regions_max_1 | {}
	Port: insert_point_Pipeline_insert_point_label4 : regions_center_0 | {}
	Port: insert_point_Pipeline_insert_point_label4 : regions_center_1 | {}
	Port: insert_point_Pipeline_insert_point_label4 : d_read | {1 }
	Port: insert_point_Pipeline_insert_point_label4 : d_read_8 | {1 }
	Port: insert_point_Pipeline_insert_point_label4 : d_read_9 | {1 }
	Port: insert_point_Pipeline_insert_point_label4 : d_read_10 | {1 }
	Port: insert_point_Pipeline_insert_point_label4 : d_read_11 | {1 }
	Port: insert_point_Pipeline_insert_point_label4 : d_read_12 | {1 }
	Port: insert_point_Pipeline_insert_point_label4 : d_read_13 | {1 }
	Port: insert_point_Pipeline_insert_point_label4 : d_read_14 | {1 }
	Port: insert_point_Pipeline_insert_point_label4 : n_regions_load_cast | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln259 : 2
		add_ln259 : 2
		br_ln259 : 3
		zext_ln260 : 2
		add_ln260 : 3
		zext_ln260_1 : 4
		regions_min_0_addr : 5
		regions_min_1_addr72 : 5
		regions_max_0_addr : 5
		regions_max_1_addr : 5
		regions_center_0_addr : 5
		regions_center_1_addr : 5
		tmp : 2
		store_ln260 : 6
		store_ln260 : 6
		store_ln260 : 6
		store_ln260 : 6
		store_ln260 : 6
		store_ln260 : 6
		store_ln259 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|    mux   |              tmp_fu_248             |    0    |    42   |
|----------|-------------------------------------|---------|---------|
|    add   |           add_ln259_fu_222          |    0    |    13   |
|          |           add_ln260_fu_232          |    0    |    12   |
|----------|-------------------------------------|---------|---------|
|   icmp   |          icmp_ln259_fu_216          |    0    |    9    |
|----------|-------------------------------------|---------|---------|
|          | n_regions_load_cast_read_read_fu_70 |    0    |    0    |
|          |         d_read_16_read_fu_76        |    0    |    0    |
|          |         d_read_17_read_fu_82        |    0    |    0    |
|          |         d_read_18_read_fu_88        |    0    |    0    |
|   read   |         d_read_19_read_fu_94        |    0    |    0    |
|          |        d_read_20_read_fu_100        |    0    |    0    |
|          |        d_read_21_read_fu_106        |    0    |    0    |
|          |        d_read_22_read_fu_112        |    0    |    0    |
|          |        d_read_23_read_fu_118        |    0    |    0    |
|          |       tmp_187_read_read_fu_124      |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   zext   |          zext_ln260_fu_228          |    0    |    0    |
|          |         zext_ln260_1_fu_238         |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |    76   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|i_2_reg_281|    4   |
+-----------+--------+
|   Total   |    4   |
+-----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   76   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    4   |    -   |
+-----------+--------+--------+
|   Total   |    4   |   76   |
+-----------+--------+--------+
