

================================================================
== Vivado HLS Report for 'hls_video_block'
================================================================
* Date:           Fri May 24 15:46:29 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hls_video_block
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.246|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+----------+
    |      Latency      |      Interval     | Pipeline |
    |   min   |   max   |   min   |   max   |   Type   |
    +---------+---------+---------+---------+----------+
    |  2772814|  2772814|  1853774|  1853774| dataflow |
    +---------+---------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +-----------------+--------------+---------+---------+---------+---------+---------+
        |                 |              |      Latency      |      Interval     | Pipeline|
        |     Instance    |    Module    |   min   |   max   |   min   |   max   |   Type  |
        +-----------------+--------------+---------+---------+---------+---------+---------+
        |hls_2DFilter_U0  |hls_2DFilter  |  1853773|  1853773|  1853773|  1853773|   none  |
        |mat2strm_U0      |mat2strm      |  1843201|  1843201|  1843201|  1843201|   none  |
        |rgb2gry_U0       |rgb2gry       |   921602|   921602|   921602|   921602|   none  |
        |strm2mat_U0      |strm2mat      |   921601|   921601|   921601|   921601|   none  |
        |gry2rgb_U0       |gry2rgb       |   921602|   921602|   921602|   921602|   none  |
        +-----------------+--------------+---------+---------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       -|       -|    -|
|FIFO             |        4|      -|     316|     297|    -|
|Instance         |        5|      -|     467|    1486|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|       -|    -|
|Register         |        -|      -|       -|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        9|      0|     783|    1783|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------+--------------+---------+-------+-----+-----+
    |     Instance    |    Module    | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------+--------------+---------+-------+-----+-----+
    |gry2rgb_U0       |gry2rgb       |        0|      0|   28|  140|
    |hls_2DFilter_U0  |hls_2DFilter  |        5|      0|  219|  780|
    |mat2strm_U0      |mat2strm      |        0|      0|  114|  236|
    |rgb2gry_U0       |rgb2gry       |        0|      0|   28|  168|
    |strm2mat_U0      |strm2mat      |        0|      0|   78|  162|
    +-----------------+--------------+---------+-------+-----+-----+
    |Total            |              |        5|      0|  467| 1486|
    +-----------------+--------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------+---------+-----+-----+------+-----+---------+
    |       Name       | BRAM_18K|  FF | LUT | Depth| Bits| Size:D*B|
    +------------------+---------+-----+-----+------+-----+---------+
    |im_1_data_V_U     |        1|   27|   34|   100|    7|      700|
    |im_2_data_V_U     |        0|  208|  167|   100|    1|      100|
    |in_tmp_data_V_U   |        2|   44|   52|   100|   24|     2400|
    |out_tmp_data_V_U  |        1|   37|   44|   100|   17|     1700|
    +------------------+---------+-----+-----+------+-----+---------+
    |Total             |        4|  316|  297|   400|   49|     4900|
    +------------------+---------+-----+-----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+--------------+--------------------+--------------+
|       RTL Ports      | Dir | Bits|   Protocol   |    Source Object   |    C Type    |
+----------------------+-----+-----+--------------+--------------------+--------------+
|INPUT_STREAM_TDATA    |  in |   24|     axis     |  VIDEO_IN_V_data_V |    pointer   |
|INPUT_STREAM_TKEEP    |  in |    3|     axis     |  VIDEO_IN_V_keep_V |    pointer   |
|INPUT_STREAM_TSTRB    |  in |    3|     axis     |  VIDEO_IN_V_strb_V |    pointer   |
|INPUT_STREAM_TUSER    |  in |    1|     axis     |  VIDEO_IN_V_user_V |    pointer   |
|INPUT_STREAM_TLAST    |  in |    1|     axis     |  VIDEO_IN_V_last_V |    pointer   |
|INPUT_STREAM_TID      |  in |    1|     axis     |   VIDEO_IN_V_id_V  |    pointer   |
|INPUT_STREAM_TDEST    |  in |    1|     axis     |  VIDEO_IN_V_dest_V |    pointer   |
|INPUT_STREAM_TVALID   |  in |    1|     axis     |  VIDEO_IN_V_dest_V |    pointer   |
|INPUT_STREAM_TREADY   | out |    1|     axis     |  VIDEO_IN_V_dest_V |    pointer   |
|OUTPUT_STREAM_TDATA   | out |   24|     axis     | VIDEO_OUT_V_data_V |    pointer   |
|OUTPUT_STREAM_TKEEP   | out |    3|     axis     | VIDEO_OUT_V_keep_V |    pointer   |
|OUTPUT_STREAM_TSTRB   | out |    3|     axis     | VIDEO_OUT_V_strb_V |    pointer   |
|OUTPUT_STREAM_TUSER   | out |    1|     axis     | VIDEO_OUT_V_user_V |    pointer   |
|OUTPUT_STREAM_TLAST   | out |    1|     axis     | VIDEO_OUT_V_last_V |    pointer   |
|OUTPUT_STREAM_TID     | out |    1|     axis     |  VIDEO_OUT_V_id_V  |    pointer   |
|OUTPUT_STREAM_TDEST   | out |    1|     axis     | VIDEO_OUT_V_dest_V |    pointer   |
|OUTPUT_STREAM_TVALID  | out |    1|     axis     | VIDEO_OUT_V_dest_V |    pointer   |
|OUTPUT_STREAM_TREADY  |  in |    1|     axis     | VIDEO_OUT_V_dest_V |    pointer   |
|ap_clk                |  in |    1| ap_ctrl_none |   hls_video_block  | return value |
|ap_rst_n              |  in |    1| ap_ctrl_none |   hls_video_block  | return value |
+----------------------+-----+-----+--------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_tmp_data_V = alloca i24, align 4" [hls_video_block.cpp:178]   --->   Operation 13 'alloca' 'in_tmp_data_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 100> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%im_1_data_V = alloca i7, align 1" [hls_video_block.cpp:179]   --->   Operation 14 'alloca' 'im_1_data_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 100> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%im_2_data_V = alloca i1, align 1" [hls_video_block.cpp:180]   --->   Operation 15 'alloca' 'im_2_data_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 100> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%out_tmp_data_V = alloca i17, align 4" [hls_video_block.cpp:181]   --->   Operation 16 'alloca' 'out_tmp_data_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 100> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (0.00ns)   --->   "call fastcc void @strm2mat(i24* %VIDEO_IN_V_data_V, i3* %VIDEO_IN_V_keep_V, i3* %VIDEO_IN_V_strb_V, i1* %VIDEO_IN_V_user_V, i1* %VIDEO_IN_V_last_V, i1* %VIDEO_IN_V_id_V, i1* %VIDEO_IN_V_dest_V, i21 921600, i24* %in_tmp_data_V)" [hls_video_block.cpp:189]   --->   Operation 17 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 18 [1/2] (0.00ns)   --->   "call fastcc void @strm2mat(i24* %VIDEO_IN_V_data_V, i3* %VIDEO_IN_V_keep_V, i3* %VIDEO_IN_V_strb_V, i1* %VIDEO_IN_V_user_V, i1* %VIDEO_IN_V_last_V, i1* %VIDEO_IN_V_id_V, i1* %VIDEO_IN_V_dest_V, i21 921600, i24* %in_tmp_data_V)" [hls_video_block.cpp:189]   --->   Operation 18 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 19 [2/2] (0.00ns)   --->   "call fastcc void @rgb2gry(i24* %in_tmp_data_V, i7* %im_1_data_V)" [hls_video_block.cpp:192]   --->   Operation 19 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 20 [1/2] (0.00ns)   --->   "call fastcc void @rgb2gry(i24* %in_tmp_data_V, i7* %im_1_data_V)" [hls_video_block.cpp:192]   --->   Operation 20 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 21 [2/2] (0.00ns)   --->   "call fastcc void @hls_2DFilter(i7* %im_1_data_V, i1* %im_2_data_V)" [hls_video_block.cpp:193]   --->   Operation 21 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 22 [1/2] (0.00ns)   --->   "call fastcc void @hls_2DFilter(i7* %im_1_data_V, i1* %im_2_data_V)" [hls_video_block.cpp:193]   --->   Operation 22 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 23 [2/2] (0.00ns)   --->   "call fastcc void @gry2rgb(i1* %im_2_data_V, i17* %out_tmp_data_V)" [hls_video_block.cpp:194]   --->   Operation 23 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 24 [1/2] (0.00ns)   --->   "call fastcc void @gry2rgb(i1* %im_2_data_V, i17* %out_tmp_data_V)" [hls_video_block.cpp:194]   --->   Operation 24 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 25 [2/2] (0.00ns)   --->   "call fastcc void @mat2strm(i21 921600, i17* %out_tmp_data_V, i24* %VIDEO_OUT_V_data_V, i3* %VIDEO_OUT_V_keep_V, i3* %VIDEO_OUT_V_strb_V, i1* %VIDEO_OUT_V_user_V, i1* %VIDEO_OUT_V_last_V, i1* %VIDEO_OUT_V_id_V, i1* %VIDEO_OUT_V_dest_V)" [hls_video_block.cpp:197]   --->   Operation 25 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 26 [1/2] (0.00ns)   --->   "call fastcc void @mat2strm(i21 921600, i17* %out_tmp_data_V, i24* %VIDEO_OUT_V_data_V, i3* %VIDEO_OUT_V_keep_V, i3* %VIDEO_OUT_V_strb_V, i1* %VIDEO_OUT_V_user_V, i1* %VIDEO_OUT_V_last_V, i1* %VIDEO_OUT_V_id_V, i1* %VIDEO_OUT_V_dest_V)" [hls_video_block.cpp:197]   --->   Operation 26 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str1) nounwind" [hls_video_block.cpp:176]   --->   Operation 27 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %VIDEO_IN_V_data_V), !map !91"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %VIDEO_IN_V_keep_V), !map !97"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %VIDEO_IN_V_strb_V), !map !101"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %VIDEO_IN_V_user_V), !map !105"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %VIDEO_IN_V_last_V), !map !109"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %VIDEO_IN_V_id_V), !map !113"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %VIDEO_IN_V_dest_V), !map !117"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %VIDEO_OUT_V_data_V), !map !121"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %VIDEO_OUT_V_keep_V), !map !125"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %VIDEO_OUT_V_strb_V), !map !129"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %VIDEO_OUT_V_user_V), !map !133"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %VIDEO_OUT_V_last_V), !map !137"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %VIDEO_OUT_V_id_V), !map !141"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %VIDEO_OUT_V_dest_V), !map !145"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @hls_video_block_str) nounwind"   --->   Operation 42 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 43 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @in_tmp_OC_data_OC_V_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 100, i32 921600, i24* %in_tmp_data_V, i24* %in_tmp_data_V)"   --->   Operation 43 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %in_tmp_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 45 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @im_1_OC_data_OC_V_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 100, i32 921600, i7* %im_1_data_V, i7* %im_1_data_V)"   --->   Operation 45 'specchannel' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i7* %im_1_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 47 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @im_2_OC_data_OC_V_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 100, i32 921600, i1* %im_2_data_V, i1* %im_2_data_V)"   --->   Operation 47 'specchannel' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %im_2_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @out_tmp_OC_data_OC_V, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 100, i32 921600, i17* %out_tmp_data_V, i17* %out_tmp_data_V)"   --->   Operation 49 'specchannel' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i17* %out_tmp_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %VIDEO_OUT_V_data_V, i3* %VIDEO_OUT_V_keep_V, i3* %VIDEO_OUT_V_strb_V, i1* %VIDEO_OUT_V_user_V, i1* %VIDEO_OUT_V_last_V, i1* %VIDEO_OUT_V_id_V, i1* %VIDEO_OUT_V_dest_V, [5 x i8]* @p_str11, i32 1, i32 1, [5 x i8]* @p_str12, i32 0, i32 0, [10 x i8]* @p_str13, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls_video_block.cpp:173]   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %VIDEO_IN_V_data_V, i3* %VIDEO_IN_V_keep_V, i3* %VIDEO_IN_V_strb_V, i1* %VIDEO_IN_V_user_V, i1* %VIDEO_IN_V_last_V, i1* %VIDEO_IN_V_id_V, i1* %VIDEO_IN_V_dest_V, [5 x i8]* @p_str11, i32 1, i32 1, [5 x i8]* @p_str12, i32 0, i32 0, [9 x i8]* @p_str14, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls_video_block.cpp:174]   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str15, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls_video_block.cpp:175]   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @in_tmp_OC_data_OC_V_s_0, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 100, i32 921600, i24* %in_tmp_data_V, i24* %in_tmp_data_V)"   --->   Operation 54 'specchannel' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %in_tmp_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @im_1_OC_data_OC_V_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 100, i32 921600, i7* %im_1_data_V, i7* %im_1_data_V)"   --->   Operation 56 'specchannel' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i7* %im_1_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @im_2_OC_data_OC_V_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 100, i32 921600, i1* %im_2_data_V, i1* %im_2_data_V)"   --->   Operation 58 'specchannel' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %im_2_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @out_tmp_OC_data_OC_V_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 100, i32 921600, i17* %out_tmp_data_V, i17* %out_tmp_data_V)"   --->   Operation 60 'specchannel' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i17* %out_tmp_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "ret void" [hls_video_block.cpp:199]   --->   Operation 62 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ VIDEO_IN_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_IN_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_IN_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_IN_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_IN_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_IN_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_IN_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_OUT_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_OUT_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_OUT_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_OUT_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_OUT_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_OUT_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VIDEO_OUT_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_tmp_data_V  (alloca              ) [ 0011111111111]
im_1_data_V    (alloca              ) [ 0011111111111]
im_2_data_V    (alloca              ) [ 0011111111111]
out_tmp_data_V (alloca              ) [ 0011111111111]
StgValue_18    (call                ) [ 0000000000000]
StgValue_20    (call                ) [ 0000000000000]
StgValue_22    (call                ) [ 0000000000000]
StgValue_24    (call                ) [ 0000000000000]
StgValue_26    (call                ) [ 0000000000000]
StgValue_27    (specdataflowpipeline) [ 0000000000000]
StgValue_28    (specbitsmap         ) [ 0000000000000]
StgValue_29    (specbitsmap         ) [ 0000000000000]
StgValue_30    (specbitsmap         ) [ 0000000000000]
StgValue_31    (specbitsmap         ) [ 0000000000000]
StgValue_32    (specbitsmap         ) [ 0000000000000]
StgValue_33    (specbitsmap         ) [ 0000000000000]
StgValue_34    (specbitsmap         ) [ 0000000000000]
StgValue_35    (specbitsmap         ) [ 0000000000000]
StgValue_36    (specbitsmap         ) [ 0000000000000]
StgValue_37    (specbitsmap         ) [ 0000000000000]
StgValue_38    (specbitsmap         ) [ 0000000000000]
StgValue_39    (specbitsmap         ) [ 0000000000000]
StgValue_40    (specbitsmap         ) [ 0000000000000]
StgValue_41    (specbitsmap         ) [ 0000000000000]
StgValue_42    (spectopmodule       ) [ 0000000000000]
empty          (specchannel         ) [ 0000000000000]
StgValue_44    (specinterface       ) [ 0000000000000]
empty_11       (specchannel         ) [ 0000000000000]
StgValue_46    (specinterface       ) [ 0000000000000]
empty_12       (specchannel         ) [ 0000000000000]
StgValue_48    (specinterface       ) [ 0000000000000]
empty_13       (specchannel         ) [ 0000000000000]
StgValue_50    (specinterface       ) [ 0000000000000]
StgValue_51    (specinterface       ) [ 0000000000000]
StgValue_52    (specinterface       ) [ 0000000000000]
StgValue_53    (specinterface       ) [ 0000000000000]
empty_14       (specchannel         ) [ 0000000000000]
StgValue_55    (specinterface       ) [ 0000000000000]
empty_15       (specchannel         ) [ 0000000000000]
StgValue_57    (specinterface       ) [ 0000000000000]
empty_16       (specchannel         ) [ 0000000000000]
StgValue_59    (specinterface       ) [ 0000000000000]
empty_17       (specchannel         ) [ 0000000000000]
StgValue_61    (specinterface       ) [ 0000000000000]
StgValue_62    (ret                 ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="VIDEO_IN_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_IN_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="VIDEO_IN_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_IN_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="VIDEO_IN_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_IN_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="VIDEO_IN_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_IN_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="VIDEO_IN_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_IN_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="VIDEO_IN_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_IN_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="VIDEO_IN_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_IN_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="VIDEO_OUT_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_OUT_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="VIDEO_OUT_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_OUT_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="VIDEO_OUT_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_OUT_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="VIDEO_OUT_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_OUT_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="VIDEO_OUT_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_OUT_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="VIDEO_OUT_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_OUT_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="VIDEO_OUT_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VIDEO_OUT_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm2mat"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgb2gry"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_2DFilter"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gry2rgb"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat2strm"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_video_block_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_tmp_OC_data_OC_V_s"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="im_1_OC_data_OC_V_OC"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="im_2_OC_data_OC_V_OC"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_tmp_OC_data_OC_V"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_tmp_OC_data_OC_V_s_0"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="im_1_OC_data_OC_V_st"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="im_2_OC_data_OC_V_st"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_tmp_OC_data_OC_V_1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="in_tmp_data_V_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_tmp_data_V/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="im_1_data_V_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="im_1_data_V/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="im_2_data_V_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="im_2_data_V/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="out_tmp_data_V_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="17" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_tmp_data_V/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_hls_2DFilter_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="7" slack="5"/>
<pin id="119" dir="0" index="2" bw="1" slack="5"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_21/6 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_mat2strm_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="21" slack="0"/>
<pin id="125" dir="0" index="2" bw="17" slack="9"/>
<pin id="126" dir="0" index="3" bw="24" slack="0"/>
<pin id="127" dir="0" index="4" bw="3" slack="0"/>
<pin id="128" dir="0" index="5" bw="3" slack="0"/>
<pin id="129" dir="0" index="6" bw="1" slack="0"/>
<pin id="130" dir="0" index="7" bw="1" slack="0"/>
<pin id="131" dir="0" index="8" bw="1" slack="0"/>
<pin id="132" dir="0" index="9" bw="1" slack="0"/>
<pin id="133" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_25/10 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_rgb2gry_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="24" slack="3"/>
<pin id="146" dir="0" index="2" bw="7" slack="3"/>
<pin id="147" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_19/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_strm2mat_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="24" slack="0"/>
<pin id="152" dir="0" index="2" bw="3" slack="0"/>
<pin id="153" dir="0" index="3" bw="3" slack="0"/>
<pin id="154" dir="0" index="4" bw="1" slack="0"/>
<pin id="155" dir="0" index="5" bw="1" slack="0"/>
<pin id="156" dir="0" index="6" bw="1" slack="0"/>
<pin id="157" dir="0" index="7" bw="1" slack="0"/>
<pin id="158" dir="0" index="8" bw="21" slack="0"/>
<pin id="159" dir="0" index="9" bw="24" slack="1"/>
<pin id="160" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_17/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_gry2rgb_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="7"/>
<pin id="173" dir="0" index="2" bw="17" slack="7"/>
<pin id="174" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_23/8 "/>
</bind>
</comp>

<comp id="176" class="1005" name="in_tmp_data_V_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="24" slack="1"/>
<pin id="178" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="in_tmp_data_V "/>
</bind>
</comp>

<comp id="182" class="1005" name="im_1_data_V_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="7" slack="3"/>
<pin id="184" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="im_1_data_V "/>
</bind>
</comp>

<comp id="188" class="1005" name="im_2_data_V_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="5"/>
<pin id="190" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="im_2_data_V "/>
</bind>
</comp>

<comp id="194" class="1005" name="out_tmp_data_V_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="17" slack="7"/>
<pin id="196" dir="1" index="1" bw="17" slack="7"/>
</pin_list>
<bind>
<opset="out_tmp_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="36" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="134"><net_src comp="40" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="122" pin=4"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="122" pin=5"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="122" pin=6"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="122" pin=7"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="122" pin=8"/></net>

<net id="142"><net_src comp="26" pin="0"/><net_sink comp="122" pin=9"/></net>

<net id="148"><net_src comp="34" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="161"><net_src comp="30" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="162"><net_src comp="0" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="164"><net_src comp="4" pin="0"/><net_sink comp="149" pin=3"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="149" pin=4"/></net>

<net id="166"><net_src comp="8" pin="0"/><net_sink comp="149" pin=5"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="149" pin=6"/></net>

<net id="168"><net_src comp="12" pin="0"/><net_sink comp="149" pin=7"/></net>

<net id="169"><net_src comp="32" pin="0"/><net_sink comp="149" pin=8"/></net>

<net id="175"><net_src comp="38" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="100" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="149" pin=9"/></net>

<net id="181"><net_src comp="176" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="185"><net_src comp="104" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="187"><net_src comp="182" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="191"><net_src comp="108" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="197"><net_src comp="112" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="122" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: VIDEO_OUT_V_data_V | {10 11 }
	Port: VIDEO_OUT_V_keep_V | {10 11 }
	Port: VIDEO_OUT_V_strb_V | {10 11 }
	Port: VIDEO_OUT_V_user_V | {10 11 }
	Port: VIDEO_OUT_V_last_V | {10 11 }
	Port: VIDEO_OUT_V_id_V | {10 11 }
	Port: VIDEO_OUT_V_dest_V | {10 11 }
 - Input state : 
	Port: hls_video_block : VIDEO_IN_V_data_V | {2 3 }
	Port: hls_video_block : VIDEO_IN_V_keep_V | {2 3 }
	Port: hls_video_block : VIDEO_IN_V_strb_V | {2 3 }
	Port: hls_video_block : VIDEO_IN_V_user_V | {2 3 }
	Port: hls_video_block : VIDEO_IN_V_last_V | {2 3 }
	Port: hls_video_block : VIDEO_IN_V_id_V | {2 3 }
	Port: hls_video_block : VIDEO_IN_V_dest_V | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit     |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|---------|
|          | grp_hls_2DFilter_fu_116 |    5    |  5.4746 |   353   |   652   |
|          |   grp_mat2strm_fu_122   |    0    |  0.656  |    85   |    56   |
|   call   |    grp_rgb2gry_fu_143   |    0    |    0    |    41   |    77   |
|          |   grp_strm2mat_fu_149   |    0    |    0    |    61   |    47   |
|          |    grp_gry2rgb_fu_170   |    0    |    0    |    41   |    55   |
|----------|-------------------------|---------|---------|---------|---------|
|   Total  |                         |    5    |  6.1306 |   581   |   887   |
|----------|-------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  im_1_data_V_reg_182 |    7   |
|  im_2_data_V_reg_188 |    1   |
| in_tmp_data_V_reg_176|   24   |
|out_tmp_data_V_reg_194|   17   |
+----------------------+--------+
|         Total        |   49   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    6   |   581  |   887  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   49   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    6   |   630  |   887  |
+-----------+--------+--------+--------+--------+
