# Pipelined-MIPS32-using-verilog
Designing a basic 5 stage pipelined MIPS 32-bit RISC processor using Verilog.  
# Approach
To achieve this design, the components used were:
1. ALU
2. PC
3. INSTRUCTION MEMORY
4. DATA MEMORY
5. REGISTER BANK
6. MULTIPLEXER
# The Instruction Set
