{"id": "2511.00403", "categories": ["cs.PL"], "pdf": "https://arxiv.org/pdf/2511.00403", "abs": "https://arxiv.org/abs/2511.00403", "authors": ["Wentao Peng", "Ruyi Ji", "Yingfei Xiong"], "title": "Equality Saturation Guided by Large Language Models", "comment": "presented at EGRAPHS 2025", "summary": "One critical issue with large language models (LLMs) is their inability to\nguarantee correctness. Although this problem can be addressed by applying LLMs\nto formal rewrite systems, current LLMs are still far from adequate to generate\nsound rewrite chains. To bridge this gap, this paper proposes LLM-guided\nequality saturation, dubbed LGuess, by incorporating e-graphs as an\nintermediate layer between LLMs and rewrite systems. LGuess queries LLMs only\nfor high-level rewrite checkpoints and uses e-graphs to supply low-level\nrewrite chains between these checkpoints. The key technical challenge in this\nprocedure lies in effectively extracting a suitable checkpoint from a saturated\ne-graph, which LGuess addresses by learning a probabilistic model from the LLM.\nThe model predicts probable checkpoints while remaining simple enough for\neffective extraction. We implement a prototype of LGuess and evaluate it on the\nproblem of factorizing multivariable polynomials. The results demonstrate a\nsignificant advantage of LGuess compared to both straightforward equality\nsaturation and the approach that queries the LLM directly for the rewrite\nchain."}
{"id": "2511.00488", "categories": ["cs.PL", "cs.CL"], "pdf": "https://arxiv.org/pdf/2511.00488", "abs": "https://arxiv.org/abs/2511.00488", "authors": ["Jun Gao", "Yun Peng", "Xiaoxue Ren"], "title": "\\texttt{ReMind}: Understanding Deductive Code Reasoning in LLMs", "comment": null, "summary": "Large Language Models (LLMs) have achieved remarkable progress in\ncode-related tasks. Despite their advancement, empirical evidence reveals that\nthey still struggle with \\emph{deductive code reasoning}, the ability to reason\nabout the program execution process. While prior studies have recognized this\nlimitation, the underlying causes remain largely underexplored. In this paper,\nwe begin by presenting a comprehensive empirical study that reveals three key\nchallenges undermining deductive code reasoning: (1) an intrinsic gap between\ngeneration and reasoning abilities, (2) a consistent bias towards code sources,\nand (3) weak zero-shot generalization on complex benchmarks. In light of these\nchallenges, we propose \\texttt{ReMind}, a multi-agent framework composed of\n\\texttt{Mutator}, \\texttt{Executor}, and \\texttt{Inspector}. The\n\\texttt{Mutator} generates code variants to mitigate bias towards code sources,\nthe \\texttt{Executor} traces variable states step-by-step to expose\ninconsistency, and the \\texttt{Inspector} identifies problematic reasoning\nsteps and provides control-flow refinement to bridge the intrinsic reasoning\ngap. Through their coordinated collaboration, \\texttt{ReMind} systematically\nidentifies and refines reasoning flaws, achieving outstanding performance and\nenabling robust zero-shot generalization. Extensive experiments on two\nbenchmarks with five LLMs demonstrate the superior advantages of\n\\texttt{ReMind} compared to baseline approaches in deductive code reasoning."}
{"id": "2511.00592", "categories": ["cs.PL", "cs.DC", "cs.LG", "cs.PF"], "pdf": "https://arxiv.org/pdf/2511.00592", "abs": "https://arxiv.org/abs/2511.00592", "authors": ["Massinissa Merouani", "Islem Kara Bernou", "Riyadh Baghdadi"], "title": "Agentic Auto-Scheduling: An Experimental Study of LLM-Guided Loop Optimization", "comment": "Accepted at the 34th International Conference on Parallel\n  Architectures and Compilation Techniques (PACT 2025). 12 pages, plus appendix", "summary": "Automatic code optimization remains a difficult challenge, particularly for\ncomplex loop nests on modern hardware. This paper investigates a novel approach\nto code optimization where Large Language Models (LLMs) guide the process\nthrough a closed-loop interaction with a compiler. We present ComPilot, an\nexperimental framework that leverages off-the-shelf LLMs, without any\ntask-specific fine-tuning, as interactive optimization agents. ComPilot\nestablishes a feedback loop where an LLM proposes transformations for a given\nloop nest to a compiler. The compiler attempts the transformations, reporting\nback legality status and measured speedup or slowdown. The LLM utilizes this\nconcrete feedback to iteratively refine its optimization strategy. Our\nextensive evaluation across the PolyBench benchmark suite demonstrates the\neffectiveness of this zero-shot approach. ComPilot achieves geometric mean\nspeedups of 2.66x (single run) and 3.54x (best-of-5 runs) over the original\ncode. Furthermore, ComPilot demonstrates competitive performance against the\nstate-of-the-art Pluto polyhedral optimizer, outperforming it in many cases.\nThis experimental study demonstrates that general-purpose LLMs can effectively\nguide the code optimization process when grounded by compiler feedback, opening\npromising research directions for agentic AI in code optimization."}
{"id": "2511.00740", "categories": ["cs.PL"], "pdf": "https://arxiv.org/pdf/2511.00740", "abs": "https://arxiv.org/abs/2511.00740", "authors": ["Igor Engel", "Ekaterina Verbitskaia"], "title": "Typed Embedding of miniKanren for Functional Conversion", "comment": null, "summary": "Relational programming enables program synthesis through a verifier-to-solver\napproach. An earlier paper introduced a functional conversion that mitigated\nsome of the inherent performance overhead. However, the conversion was\ninelegant: it was oblivious to types, demanded determinism annotations, and\nimplicit generator threading. In this paper, we address these issues by\nproviding a typed tagless-final embedding of miniKanren into Haskell. This\nimprovement significantly reduces boilerplate while preserving, and sometimes\nenhancing, earlier speedups."}
{"id": "2511.00038", "categories": ["cs.DC", "cs.RO"], "pdf": "https://arxiv.org/pdf/2511.00038", "abs": "https://arxiv.org/abs/2511.00038", "authors": ["Suman Raj", "Radhika Mittal", "Rajiv Mayani", "Pawel Zuk", "Anirban Mandal", "Michael Zink", "Yogesh Simmhan", "Ewa Deelman"], "title": "AeroResQ: Edge-Accelerated UAV Framework for Scalable, Resilient and Collaborative Escape Route Planning in Wildfire Scenarios", "comment": "26 pages, 11 figures", "summary": "Drone fleets equipped with onboard cameras, computer vision, and Deep Neural\nNetwork (DNN) models present a powerful paradigm for real-time spatio-temporal\ndecision-making. In wildfire response, such drones play a pivotal role in\nmonitoring fire dynamics, supporting firefighter coordination, and facilitating\nsafe evacuation. In this paper, we introduce AeroResQ, an edge-accelerated UAV\nframework designed for scalable, resilient, and collaborative escape route\nplanning during wildfire scenarios. AeroResQ adopts a multi-layer orchestration\narchitecture comprising service drones (SDs) and coordinator drones (CDs), each\nperforming specialized roles. SDs survey fire-affected areas, detect stranded\nindividuals using onboard edge accelerators running fire detection and human\npose identification DNN models, and issue requests for assistance. CDs,\nequipped with lightweight data stores such as Apache IoTDB, dynamically\ngenerate optimal ground escape routes and monitor firefighter movements along\nthese routes. The framework proposes a collaborative path-planning approach\nbased on a weighted A* search algorithm, where CDs compute context-aware escape\npaths. AeroResQ further incorporates intelligent load-balancing and resilience\nmechanisms: CD failures trigger automated data redistribution across IoTDB\nreplicas, while SD failures initiate geo-fenced re-partitioning and\nreassignment of spatial workloads to operational SDs. We evaluate AeroResQ\nusing realistic wildfire emulated setup modeled on recent Southern California\nwildfires. Experimental results demonstrate that AeroResQ achieves a nominal\nend-to-end latency of <=500ms, much below the 2s request interval, while\nmaintaining over 98% successful task reassignment and completion, underscoring\nits feasibility for real-time, on-field deployment in emergency response and\nfirefighter safety operations."}
{"id": "2511.00075", "categories": ["cs.AR", "cs.LG"], "pdf": "https://arxiv.org/pdf/2511.00075", "abs": "https://arxiv.org/abs/2511.00075", "authors": ["Qianhui Li", "Weiya Wang", "Qianqi Zhao", "Tong Qu", "Jing He", "Xuhong Qiang", "Jingwen Hou", "Ke Chen", "Bao Zhang", "Qi Wang"], "title": "PDA-LSTM: Knowledge-driven page data arrangement based on LSTM for LCM supression in QLC 3D NAND flash memories", "comment": null, "summary": "Quarter level cell (QLC) 3D NAND flash memory is emerging as the predominant\nstorage solution in the era of artificial intelligence. QLC 3D NAND flash\nstores 4 bit per cell to expand the storage density, resulting in narrower read\nmargins. Constrained to read margins, QLC always suffers from lateral charge\nmigration (LCM), which caused by non-uniform charge density across adjacent\nmemory cells. To suppress charge density gap between cells, there are some\nalgorithm in form of intra-page data mapping such as WBVM, DVDS. However, we\nobserve inter-page data arrangements also approach the suppression. Thus, we\nproposed an intelligent model PDA-LSTM to arrange intra-page data for LCM\nsuppression, which is a physics-knowledge-driven neural network model. PDA-LSTM\napplies a long-short term memory (LSTM) neural network to compute a data\narrangement probability matrix from input page data pattern. The arrangement is\nto minimize the global impacts derived from the LCM among wordlines. Since each\npage data can be arranged only once, we design a transformation from output\nmatrix of LSTM network to non-repetitive sequence generation probability matrix\nto assist training process. The arranged data pattern can decrease the bit\nerror rate (BER) during data retention. In addition, PDA-LSTM do not need extra\nflag bits to record data transport of 3D NAND flash compared with WBVM, DVDS.\nThe experiment results show that the PDA-LSTM reduces the average BER by 80.4%\ncompared with strategy without data arrangement, and by 18.4%, 15.2% compared\nrespectively with WBVM and DVDS with code-length 64."}
{"id": "2511.01736", "categories": ["cs.PL", "quant-ph"], "pdf": "https://arxiv.org/pdf/2511.01736", "abs": "https://arxiv.org/abs/2511.01736", "authors": ["Charles Yuan"], "title": "Cobble: Compiling Block Encodings for Quantum Computational Linear Algebra", "comment": "20 pages, 12 figures", "summary": "Quantum algorithms for computational linear algebra promise up to exponential\nspeedups for applications such as simulation and regression, making them prime\ncandidates for hardware realization. But these algorithms execute in a model\nthat cannot efficiently store matrices in memory like a classical algorithm\ndoes, instead requiring developers to implement complex expressions for matrix\narithmetic in terms of correct and efficient quantum circuits. Among the\nchallenges for the developer is navigating a cost model in which conventional\noptimizations for linear algebra, such as subexpression reuse, can be\ninapplicable or unprofitable.\n  In this work, we present Cobble, a language for programming with quantum\ncomputational linear algebra. Cobble enables developers to express and\nmanipulate the quantum representations of matrices, known as block encodings,\nusing high-level notation that automatically compiles to correct quantum\ncircuits. Cobble features analyses that estimate leading factors in time and\nspace usage of programs, as well as optimizations that reduce overhead and\ngenerate efficient circuits using leading techniques such as the quantum\nsingular value transformation. We evaluate Cobble on benchmark kernels for\nsimulation, regression, search, and other applications, showing 2.6x-25.4x\nspeedups not achieved by existing circuit optimizers on these benchmarks."}
{"id": "2511.00263", "categories": ["cs.DC", "cs.CR", "cs.IT", "math.IT"], "pdf": "https://arxiv.org/pdf/2511.00263", "abs": "https://arxiv.org/abs/2511.00263", "authors": ["Jinyuan Chen"], "title": "COOL Is Optimal in Error-Free Asynchronous Byzantine Agreement", "comment": "25 pages", "summary": "COOL (Chen'21) is an error-free, information-theoretically secure Byzantine\nagreement (BA) protocol proven to achieve BA consensus in the synchronous\nsetting for an $\\ell$-bit message, with a total communication complexity of\n$O(\\max\\{n\\ell, nt \\log q\\})$ bits, four communication rounds in the worst\ncase, and a single invocation of a binary BA, under the optimal resilience\nassumption $n \\geq 3t + 1$ in a network of $n$ nodes, where up to $t$ nodes may\nbehave dishonestly. Here, $q$ denotes the alphabet size of the error correction\ncode used in the protocol.\n  In this work, we present an adaptive variant of COOL, called OciorACOOL,\nwhich achieves error-free, information-theoretically secure BA consensus in the\nasynchronous setting with total $O(\\max\\{n\\ell, n t \\log q\\})$ communication\nbits, $O(1)$ rounds, and a single invocation of an asynchronous binary BA\nprotocol, still under the optimal resilience assumption $n \\geq 3t + 1$.\nMoreover, OciorACOOL retains the same low-complexity, traditional $(n, k)$\nerror-correction encoding and decoding as COOL, with $k=t/3$."}
{"id": "2511.00295", "categories": ["cs.AR"], "pdf": "https://arxiv.org/pdf/2511.00295", "abs": "https://arxiv.org/abs/2511.00295", "authors": ["Kosmas Alexandridis", "Giorgos Dimitrakopoulos"], "title": "H-FA: A Hybrid Floating-Point and Logarithmic Approach to Hardware Accelerated FlashAttention", "comment": "Accepted for publication at IEEE Transactions on Circuits and Systems\n  for Artificial Intelligence", "summary": "Transformers have significantly advanced AI and machine learning through\ntheir powerful attention mechanism. However, computing attention on long\nsequences can become a computational bottleneck. FlashAttention mitigates this\nby fusing the softmax and matrix operations into a tiled computation pattern\nthat decouples performance from sequence length. Though designed for GPUs, its\nsimplicity also makes it well suited for direct hardware acceleration. To\nimprove hardware implementation, we compute FlashAttention using a mixture of\nfloating-point and fixed-point logarithm domain representations. Floating-point\nis used to compute attention scores from query and key matrices, while\nlogarithmic computation simplifies the fused computation of softmax\nnormalization and the multiplication with the value matrix. This\ntransformation, called H-FA, replaces vector-wide floating-point multiplication\nand division operations by additions and subtractions implemented efficiently\nwith fixed-point arithmetic in the logarithm domain. Exponential function\nevaluations are effectively omitted and fused with the rest operations, and the\nfinal result is directly returned to floating-point arithmetic without any\nadditional hardware overhead. Hardware implementation results at 28nm\ndemonstrate that H-FA achieves a 26.5% reduction in area and a 23.4% reduction\nin power, on average, compared to FlashAttention parallel hardware\narchitectures built solely with floating-point datapaths, without hindering\nperformance."}
{"id": "2511.00294", "categories": ["cs.DC", "cs.NI", "68M14", "C.2.4"], "pdf": "https://arxiv.org/pdf/2511.00294", "abs": "https://arxiv.org/abs/2511.00294", "authors": ["Lucas Almeida", "Maycon Peixoto"], "title": "Tetris: An SLA-aware Application Placement Strategy in the Edge-Cloud Continuum", "comment": "10 pages, 7 sections, 12 figures, 9 tables", "summary": "An Edge-Cloud Continuum integrates edge and cloud resources to provide a\nflexible and scalable infrastructure. This paradigm can minimize latency by\nprocessing data closer to the source at the edge while leveraging the vast\ncomputational power of the cloud for more intensive tasks. In this context,\nmodule application placement requires strategic allocation plans that align\nuser demands with infrastructure constraints, aiming for efficient resource\nuse. Therefore, we propose Tetris, an application placement strategy that\nutilizes a heuristic algorithm to distribute computational services across edge\nand cloud resources efficiently. Tetris prioritizes services based on SLA\nurgencies and resource efficiency to avoid system overloading. Our results\ndemonstrate that Tetris reduces SLA violations by approximately 76% compared to\nthe baseline method, which serves as a reference point for benchmarking\nperformance in this scenario. Therefore, Tetris offers an effective placement\napproach for managing latency-sensitive applications in Edge-Cloud Continuum\nenvironments, enhancing Quality of Service (QoS) for users."}
{"id": "2511.00321", "categories": ["cs.AR", "cs.AI"], "pdf": "https://arxiv.org/pdf/2511.00321", "abs": "https://arxiv.org/abs/2511.00321", "authors": ["Dowon Kim", "MinJae Lee", "Janghyeon Kim", "HyuckSung Kwon", "Hyeonggyu Jeong", "Sang-Soo Park", "Minyong Yoon", "Si-Dong Roh", "Yongsuk Kwon", "Jinin So", "Jungwook Choi"], "title": "Scalable Processing-Near-Memory for 1M-Token LLM Inference: CXL-Enabled KV-Cache Management Beyond GPU Limits", "comment": null, "summary": "The expansion of context windows in large language models (LLMs) to\nmulti-million tokens introduces severe memory and compute bottlenecks,\nparticularly in managing the growing Key-Value (KV) cache. While Compute\nExpress Link (CXL) enables non-eviction frameworks that offload the full\nKV-cache to scalable external memory, these frameworks still suffer from costly\ndata transfers when recalling non-resident KV tokens to limited GPU memory as\ncontext lengths increase. This work proposes scalable Processing-Near-Memory\n(PNM) for 1M-Token LLM Inference, a CXL-enabled KV-cache management system that\ncoordinates memory and computation beyond GPU limits. Our design offloads token\npage selection to a PNM accelerator within CXL memory, eliminating costly\nrecalls and enabling larger GPU batch sizes. We further introduce a hybrid\nparallelization strategy and a steady-token selection mechanism to enhance\ncompute efficiency and scalability. Implemented atop a state-of-the-art CXL-PNM\nsystem, our solution delivers consistent performance gains for LLMs with up to\n405B parameters and 1M-token contexts. Our PNM-only offloading scheme (PNM-KV)\nand GPU-PNM hybrid with steady-token execution (PnG-KV) achieve up to 21.9x\nthroughput improvement, up to 60x lower energy per token, and up to 7.3x better\ntotal cost efficiency than the baseline, demonstrating that CXL-enabled\nmulti-PNM architectures can serve as a scalable backbone for future\nlong-context LLM inference."}
{"id": "2511.00603", "categories": ["cs.DC", "cs.AI", "cs.NI", "68T05", "I.2.11"], "pdf": "https://arxiv.org/pdf/2511.00603", "abs": "https://arxiv.org/abs/2511.00603", "authors": ["Yubo Wang", "Yubo Cui", "Tuo Shi", "Danyang Li", "Wenxin Li", "Lide Suo", "Tao Wang", "Xin Xie"], "title": "EPARA: Parallelizing Categorized AI Inference in Edge Clouds", "comment": "15 pages,20 figures", "summary": "With the increasing adoption of AI applications such as large language models\nand computer vision AI, the computational demands on AI inference systems are\ncontinuously rising, making the enhancement of task processing capacity using\nexisting hardware a primary objective in edge clouds. We propose EPARA, an\nend-to-end AI parallel inference framework in edge, aimed at enhancing the edge\nAI serving capability. Our key idea is to categorize tasks based on their\nsensitivity to latency/frequency and requirement for GPU resources, thereby\nachieving both request-level and service-level task-resource allocation. EPARA\nconsists of three core components: 1) a task-categorized parallelism allocator\nthat decides the parallel mode of each task, 2) a distributed request handler\nthat performs the calculation for the specific request, and 3) a state-aware\nscheduler that periodically updates service placement in edge clouds. We\nimplement a EPARA prototype and conduct a case study on the EPARA operation for\nLLMs and segmentation tasks. Evaluation through testbed experiments involving\nedge servers, embedded devices, and microcomputers shows that EPARA achieves up\nto 2.1$\\times$ higher goodput in production workloads compared to prior\nframeworks, while adapting to various edge AI inference tasks."}
{"id": "2511.01244", "categories": ["cs.AR", "cs.PF"], "pdf": "https://arxiv.org/pdf/2511.01244", "abs": "https://arxiv.org/abs/2511.01244", "authors": ["Wajid Ali", "Ayaz Akram", "Deepak Shankar"], "title": "Simulation-Driven Evaluation of Chiplet-Based Architectures Using VisualSim", "comment": null, "summary": "This paper focuses on the simulation of multi-die System-on-Chip (SoC)\narchitectures using VisualSim, emphasiz- ing chiplet-based system modeling and\nperformance analysis. Chiplet technology presents a promising alternative to\ntraditional monolithic chips, which face increasing challenges in manufactur-\ning costs, power efficiency, and performance scaling. By integrat- ing multiple\nsmall modular silicon units into a single package, chiplet-based architectures\noffer greater flexibility and scalability at a lower overall cost. In this\nstudy, we developed a detailed sim- ulation model of a chiplet-based system,\nincorporating multicore ARM processor clusters interconnected through a ARM\nCMN600 network-on-chip (NoC) for efficient communication [4], [7]. The\nsimulation framework in VisualSim enables the evaluation of critical system\nmetrics, including inter-chiplet communication latency, memory access\nefficiency, workload distribution, and the power-performance tradeoff under\nvarious workloads. Through simulation-driven insights, this research highlights\nkey factors influencing chiplet system performance and provides a foundation\nfor optimizing future chiplet-based semiconductor designs."}
{"id": "2511.00796", "categories": ["cs.DC", "cs.LG"], "pdf": "https://arxiv.org/pdf/2511.00796", "abs": "https://arxiv.org/abs/2511.00796", "authors": ["Ran Yan", "Youhe Jiang", "Tianyuan Wu", "Jiaxuan Gao", "Zhiyu Mei", "Wei Fu", "Haohui Mai", "Wei Wang", "Yi Wu", "Binhang Yuan"], "title": "AReaL-Hex: Accommodating Asynchronous RL Training over Heterogeneous GPUs", "comment": null, "summary": "Maximizing training throughput and cost-efficiency of RL for LLMs is\nessential to democratize this advanced technique. One promising but challenging\napproach is to deploy such a computational workflow over heterogeneous GPUs.\nUnlike conventional large-scale LLM pretraining, RL training generally\ndecomposes into three coupled stages, i.e., rollout generation, reward\ncomputation, and policy/value updates, which exhibit markedly different compute\nintensities, memory footprints, and communication patterns. Recent research\nshows that fully asynchronous RL training can disaggregate these stages across\ndisjoint hardware pools without sacrificing training stability, creating a\ngreat opportunity for real-world heterogeneous deployment. To this end, we\npresent AReaL-Hex, a heterogeneity-aware asynchronous RL training system that\neffectively schedules how to execute rollout generation and policy model\ntraining over heterogeneous GPUs while enforcing data staleness bounds.\nConcretely, we use a two-phase scheduler: (i) a constrained search with MILP to\nselect per-stage parallelization strategies and workload assignments given a\nresource budget, and (ii) a graph-partitioning step that allocates\nheterogeneous GPUs and interconnects to maximize end-to-end throughput. Built\natop a fully asynchronous RL architecture, AReaL-Hex maps HBM-I/O-bound\ngeneration and compute-bound optimization to more cost-efficient resources and\nbalances their producer-consumer interactions to avoid both idleness and stale\nrollout trajectories. On the mathematical reasoning task with various model\nscales (1.5B, 7B, and 14B), compared to homogeneous deployments of\nstate-of-the-art asynchronous RL systems: (i) When maintaining the same total\nbudgets, AReaL-Hex delivers up to 1.50x higher training throughput; (ii) When\nachieving the same training throughput, AReaL-Hex results in up to 1.46x\nreduction in training cost."}
{"id": "2511.00807", "categories": ["cs.DC"], "pdf": "https://arxiv.org/pdf/2511.00807", "abs": "https://arxiv.org/abs/2511.00807", "authors": ["Xuan He", "Zequan Fang", "Jinzhao Lian", "Danny H. K. Tsang", "Baosen Zhang", "Yize Chen"], "title": "FREESH: Fair, Resource- and Energy-Efficient Scheduling for LLM Serving on Heterogeneous GPUs", "comment": "In Submission, code available at\n  https://github.com/AndrewFangZequan/LLM_Serving_FREESH", "summary": "The ever-increasing computation and energy demand for LLM and AI agents call\nfor holistic and efficient optimization of LLM serving systems. In practice,\nheterogeneous GPU clusters can be deployed in a geographically distributed\nmanner, while LLM load also observes diversity in terms of both query traffic\nand serving patterns. LLM queries running on advanced GPUs during a\nhigh-emission hour at one location can lead to significantly higher carbon\nfootprints versus same queries running on mid-level GPUs at a low-emission time\nand location. By observing LLM serving requirements and leveraging\nspatiotemporal computation flexibility, we consider the joint routing and\nscheduling problem, and propose FREESH to cooperatively run a group of data\ncenters while minimizing user-specified carbon or energy objectives. FREESH\nidentifies the optimal configurations of balanced load serving by matching\ndistinct GPU instance's power-throughput characteristics with predictable LLM\nquery length and workloads. To ensure both latency and fairness requirements,\nFREESH identifies optimized parallelism and query routing schedules together\nwith dynamic GPU frequency scaling for power saving, and Least-Laxity-First\n(LLF) serving strategy for query scheduling. During the 1-hour serving on\nproduction workloads, FREESH reduces energy by 28.6% and emissions by 45.45%\ntogether with improvements in SLO attainment and fairness."}
{"id": "2511.01001", "categories": ["cs.DC", "cs.PF"], "pdf": "https://arxiv.org/pdf/2511.01001", "abs": "https://arxiv.org/abs/2511.01001", "authors": ["Johansell Villalobos", "Daniel Caviedes-VoulliÃ¨me", "Silvio Rizzi", "Esteban Meneses"], "title": "Towards Portability at Scale: A Cross-Architecture Performance Evaluation of a GPU-enabled Shallow Water Solver", "comment": "Conference: SBAC-PAD 2025", "summary": "Current climate change has posed a grand challenge in the field of numerical\nmodeling due to its complex, multiscale dynamics. In hydrological modeling, the\nincreasing demand for high-resolution, real-time simulations has led to the\nadoption of GPU-accelerated platforms and performance portable programming\nframeworks such as Kokkos. In this work, we present a comprehensive performance\nstudy of the SERGHEI-SWE solver, a shallow water equations code, across four\nstate-of-the-art heterogeneous HPC systems: Frontier (AMD MI250X), JUWELS\nBooster (NVIDIA A100), JEDI (NVIDIA H100), and Aurora (Intel Max 1550). We\nassess strong scaling up to 1024 GPUs and weak scaling upwards of 2048 GPUs,\ndemonstrating consistent scalability with a speedup of 32 and an efficiency\nupwards of 90\\% for most almost all the test range. Roofline analysis reveals\nthat memory bandwidth is the dominant performance bottleneck, with key solver\nkernels residing in the memory-bound region. To evaluate performance\nportability, we apply both harmonic and arithmetic mean-based metrics while\nvarying problem size. Results indicate that while SERGHEI-SWE achieves\nportability across devices with tuned problem sizes (<70\\%), there is room for\nkernel optimization within the solver with more granular control of the\narchitecture specifically by using Kokkos teams and architecture specific\ntunable parameters. These findings position SERGHEI-SWE as a robust, scalable,\nand portable simulation tool for large-scale geophysical applications under\nevolving HPC architectures with potential to enhance its performance."}
{"id": "2511.01127", "categories": ["cs.DC"], "pdf": "https://arxiv.org/pdf/2511.01127", "abs": "https://arxiv.org/abs/2511.01127", "authors": ["Fabio Diniz Rossi"], "title": "Neuro-Inspired Task Offloading in Edge-IoT Networks Using Spiking Neural Networks", "comment": "5 pages, 2 figures, 1 table", "summary": "Traditional task offloading strategies in edge computing often rely on static\nheuristics or data-intensive machine learning models, which are not always\nsuitable for highly dynamic and resource-constrained environments. In this\npaper, we propose a novel task-offloading framework based on Spiking Neural\nNetworks inspired by the efficiency and adaptability of biological neural\nsystems. Our approach integrates an SNN-based decision module into edge nodes\nto perform real-time, energy-efficient task orchestration. We evaluate the\nmodel under various IoT workload scenarios using a hybrid simulation\nenvironment composed of YAFS and Brian2. The results demonstrate that our\nSNN-based framework significantly reduces task processing latency and energy\nconsumption while improving task success rates. Compared to traditional\nheuristic and ML-based strategies, our model achieves up to 26% lower latency,\n32% less energy consumption, and 25\\% higher success rate under high-load\nconditions."}
{"id": "2511.01235", "categories": ["cs.DC"], "pdf": "https://arxiv.org/pdf/2511.01235", "abs": "https://arxiv.org/abs/2511.01235", "authors": ["Shruthi Kannappan", "Ashwina Kumar", "Rupesh Nasre"], "title": "Scalable Maxflow Processing for Dynamic Graphs", "comment": null, "summary": "The Maximum Flow (Max-Flow) problem is a cornerstone in graph theory and\ncombinatorial optimization, aiming to determine the largest possible flow from\na designated source node to a sink node within a capacitated flow network. It\nhas extensive applications across diverse domains such as computer networking,\ntransportation systems, and image segmentation. The objective is to maximize\nthe total throughput while respecting edge capacity constraints and maintaining\nflow conservation at all intermediate vertices.\n  Among the various algorithms proposed for solving the Max-Flow problem, the\nPush--Relabel algorithm is particularly notable for its efficiency and\nsuitability for parallelization, owing to its localized vertex-based\noperations. This property has motivated extensive research into GPU-accelerated\nMax-Flow computation, leveraging the high degree of parallelism inherent to\nmodern GPU architectures.\n  In this paper, we present a novel GPU-parallel Max-Flow algorithm capable of\nincrementally recomputing the maximum flow of a dynamic graph following a batch\nof edge updates. In addition, we introduce a high-performance static GPU\nalgorithm designed for efficiently computing the initial Max-Flow on static\ngraphs. We further describe a series of CUDA-specific implementation\noptimizations that enhance performance, scalability, and memory efficiency on\nGPU platforms."}
{"id": "2511.01255", "categories": ["cs.DC"], "pdf": "https://arxiv.org/pdf/2511.01255", "abs": "https://arxiv.org/abs/2511.01255", "authors": ["He Chen", "ZiHua Zheng", "JingHua Sun"], "title": "Design of quasi phase matching crystal based on differential gray wolf algorithm", "comment": null, "summary": "This paper focuses on the key problem in the development of nonlinear optical\ntechnology, the performance optimization of aperiodically polarized crystals.\nThe performance of the crystal depends on the precise control of the micro\ndistribution of crystal domains, but its optimization belongs to the\nhigh-dimensional discrete combination \"NP hard\" problem. The traditional\nalgorithm has the bottleneck of slow convergence and easy to fall into local\noptimization, while the heuristic methods such as genetic algorithm are limited\nby the CPU serial calculation and inefficient. In order to solve the above\nchallenges, this paper proposes the fusion scheme of hwsda hybrid optimization\nalgorithm and GPU parallel acceleration technology: the differential evolution\nalgorithm (DE) is used to realize the global search, and the gray wolf\noptimization algorithm (GWO) is used to strengthen the local search and\nconvergence speed, and the two coordinate to balance the global and local\noptimization requirements; At the same time, it relies on GPU multi-core\narchitecture to realize thread level parallel computing and improve\noptimization efficiency. This scheme effectively breaks through the\noptimization problem of high-dimensional discrete space, improves the accuracy\nof crystal domain control, improves the efficiency of quasi phase matching\ndesign by hundreds to thousands of times compared with traditional CPU serial\ncomputing, provides a new paradigm for the design of complex nonlinear optical\ndevices, and helps promote the performance breakthrough and industrial\napplication of related devices in the fields of quantum optics and laser\nprocessing."}
{"id": "2511.01333", "categories": ["cs.DC"], "pdf": "https://arxiv.org/pdf/2511.01333", "abs": "https://arxiv.org/abs/2511.01333", "authors": ["Muhammad Ahmed Mohsin", "Muhammad Umer", "Ahsan Bilal", "Hassan Rizwan", "Sagnik Bhattacharya", "Muhammad Ali Jamshed", "John M. Cioffi"], "title": "Transformer-Based Sparse CSI Estimation for Non-Stationary Channels", "comment": "ICC 2026", "summary": "Accurate and efficient estimation of Channel State Information (CSI) is\ncritical for next-generation wireless systems operating under non-stationary\nconditions, where user mobility, Doppler spread, and multipath dynamics rapidly\nalter channel statistics. Conventional pilot aided estimators incur substantial\noverhead, while deep learning approaches degrade under dynamic pilot patterns\nand time varying fading. This paper presents a pilot-aided Flash-Attention\nTransformer framework that unifies model-driven pilot acquisition with data\ndriven CSI reconstruction through patch-wise self-attention and a physics aware\ncomposite loss function enforcing phase alignment, correlation consistency, and\ntime frequency smoothness. Under a standardized 3GPP NR configuration, the\nproposed framework outperforms LMMSE and LSTM baselines by approximately 13 dB\nin phase invariant normalized mean-square error (NMSE) with markedly lower\nbit-error rate (BER), while reducing pilot overhead by 16 times. These results\ndemonstrate that attention based architectures enable reliable CSI recovery and\nenhanced spectral efficiency without compromising link quality, addressing a\nfundamental bottleneck in adaptive, low-overhead channel estimation for\nnon-stationary 5G and beyond-5G networks."}
{"id": "2511.01420", "categories": ["cs.DC"], "pdf": "https://arxiv.org/pdf/2511.01420", "abs": "https://arxiv.org/abs/2511.01420", "authors": ["Christoph Lenzen"], "title": "Gradient Clock Synchronization with Practically Constant Local Skew", "comment": "38 pages, no figures, submitted to STOC 2026", "summary": "Gradient Clock Synchronization (GCS) is the task of minimizing the local\nskew, i.e., the clock offset between neighboring clocks, in a larger network.\nWhile asymptotically optimal bounds are known, from a practical perspective\nthey have crucial shortcomings:\n  - Local skew bounds are determined by upper bounds on offset estimation that\nneed to be guaranteed throughout the entire lifetime of the system.\n  - Worst-case frequency deviations of local oscillators from their nominal\nrate are assumed, yet frequencies tend to be much more stable in the (relevant)\nshort term.\n  State-of-the-art deployed synchronization methods adapt to the true offset\nmeasurement and frequency errors, but achieve no non-trivial guarantees on the\nlocal skew.\n  In this work, we provide a refined model and novel analysis of existing\ntechniques for solving GCS in this model. By requiring only stability of\nmeasurement and frequency errors, we can circumvent existing lower bounds,\nleading to dramatic improvements under very general conditions. For example, if\nlinks exhibit a uniform worst-case estimation error of $\\Delta$ and a change in\nestimation errors of $\\delta\\ll \\Delta$ on relevant time scales, we bound the\nlocal skew by $O(\\Delta+\\delta \\log D)$ for networks of diameter $D$,\neffectively ``breaking'' the established $\\Omega(\\Delta\\log D)$ lower bound,\nwhich holds when $\\delta=\\Delta$. Similarly, we show how to limit the influence\nof local oscillators on $\\delta$ to scale with the change of frequency of an\nindividual oscillator on relevant time scales, rather than a worst-case bound\nover all oscillators and the lifetime of the system.\n  Moreover, we show how to ensure self-stabilization in this challenging\nsetting. Last, but not least, we extend all of our results to the scenario of\nexternal synchronization, at the cost of a limited increase in stabilization\ntime."}
{"id": "2511.01573", "categories": ["cs.DC"], "pdf": "https://arxiv.org/pdf/2511.01573", "abs": "https://arxiv.org/abs/2511.01573", "authors": ["Melanie Tonarelli", "Simone Riva", "Pietro Benedusi", "Fabrizio Ferrandi", "Rolf Krause"], "title": "Adaptive Multidimensional Quadrature on Multi-GPU Systems", "comment": "9 pages, 8 figures. Submitted to the proceedings of the 29th\n  International Conference on Domain Decomposition Methods (DD29)", "summary": "We introduce a distributed adaptive quadrature method that formulates\nmultidimensional integration as a hierarchical domain decomposition problem on\nmulti-GPU architectures. The integration domain is recursively partitioned into\nsubdomains whose refinement is guided by local error estimators. Each subdomain\nevolves independently on a GPU, which exposes a significant load imbalance as\nthe adaptive process progresses. To address this challenge, we introduce a\ndecentralised load redistribution schemes based on a cyclic round-robin policy.\nThis strategy dynamically rebalance subdomains across devices through\nnon-blocking, CUDA-aware MPI communication that overlaps with computation. The\nproposed strategy has two main advantages compared to a state-of-the-art\nGPU-tailored package: higher efficiency in high dimensions; and improved\nrobustness w.r.t the integrand regularity and the target accuracy."}
{"id": "2511.01843", "categories": ["cs.DC", "cs.DB"], "pdf": "https://arxiv.org/pdf/2511.01843", "abs": "https://arxiv.org/abs/2511.01843", "authors": ["Andrew Goodng", "Kevin Porter", "Thomas Lopatic", "Ashish Shinde", "Sunil Sayyaparaju", "Srinivasan Seshadri", "V. Srinivasan"], "title": "LARK - Linearizability Algorithms for Replicated Keys in Aerospike", "comment": "Submitted to Industry Track of a Database Conference", "summary": "We present LARK (Linearizability Algorithms for Replicated Keys), a\nsynchronous replication protocol that achieves linearizability while minimizing\nlatency and infrastructure cost, at significantly higher availability than\ntraditional quorum-log consensus. LARK introduces Partition Availability\nConditions (PAC) that reason over the entire database cluster rather than fixed\nreplica sets, improving partition availability under independent failures by\nroughly 3x when tolerating one failure and 10x when tolerating two. Unlike\nRaft, Paxos, and Viewstamped Replication, LARK eliminates ordered logs,\nenabling immediate partition readiness after leader changes -- with at most a\nper-key duplicate-resolution round trip when the new leader lacks the latest\ncopy. Under equal storage budgets -- where both systems maintain only f+1 data\ncopies to tolerate f failures -- LARK continues committing through data-node\nfailures while log-based protocols must pause commits for replica rebuilding.\nThese properties also enable zero-downtime rolling restarts even when\nmaintaining only two copies. We provide formal safety arguments and a TLA+\nspecification, and we demonstrate through analysis and experiments that LARK\nachieves significant availability gains."}
{"id": "2511.00592", "categories": ["cs.PL", "cs.DC", "cs.LG", "cs.PF"], "pdf": "https://arxiv.org/pdf/2511.00592", "abs": "https://arxiv.org/abs/2511.00592", "authors": ["Massinissa Merouani", "Islem Kara Bernou", "Riyadh Baghdadi"], "title": "Agentic Auto-Scheduling: An Experimental Study of LLM-Guided Loop Optimization", "comment": "Accepted at the 34th International Conference on Parallel\n  Architectures and Compilation Techniques (PACT 2025). 12 pages, plus appendix", "summary": "Automatic code optimization remains a difficult challenge, particularly for\ncomplex loop nests on modern hardware. This paper investigates a novel approach\nto code optimization where Large Language Models (LLMs) guide the process\nthrough a closed-loop interaction with a compiler. We present ComPilot, an\nexperimental framework that leverages off-the-shelf LLMs, without any\ntask-specific fine-tuning, as interactive optimization agents. ComPilot\nestablishes a feedback loop where an LLM proposes transformations for a given\nloop nest to a compiler. The compiler attempts the transformations, reporting\nback legality status and measured speedup or slowdown. The LLM utilizes this\nconcrete feedback to iteratively refine its optimization strategy. Our\nextensive evaluation across the PolyBench benchmark suite demonstrates the\neffectiveness of this zero-shot approach. ComPilot achieves geometric mean\nspeedups of 2.66x (single run) and 3.54x (best-of-5 runs) over the original\ncode. Furthermore, ComPilot demonstrates competitive performance against the\nstate-of-the-art Pluto polyhedral optimizer, outperforming it in many cases.\nThis experimental study demonstrates that general-purpose LLMs can effectively\nguide the code optimization process when grounded by compiler feedback, opening\npromising research directions for agentic AI in code optimization."}
