// Seed: 602360283
module module_0 ();
  wire id_1;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd60,
    parameter id_3 = 32'd17
) (
    input tri1 _id_0,
    input wor id_1,
    input tri1 id_2,
    output tri1 _id_3,
    input wor id_4,
    output supply1 id_5,
    input wire id_6,
    input supply1 id_7,
    input wor id_8,
    output wor id_9,
    output supply0 id_10,
    input tri id_11,
    input tri0 id_12,
    input tri0 id_13,
    input uwire id_14
    , id_17,
    input tri0 id_15
);
  wire id_18;
  wire id_19 [id_3 : 1 'b0];
  module_0 modCall_1 ();
  parameter id_20 = -1;
  logic [7:0] id_21;
  ;
  assign id_21[-1] = id_12;
  logic [1 : id_0] id_22;
endmodule
