Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Dec 26 21:25:29 2023
| Host         : DESKTOP-9A79UKU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description            Violations  
---------  ----------------  ---------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.894        0.000                      0                11446        0.083        0.000                      0                11446        1.100        0.000                       0                  6605  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.592        0.000                       0                     3  
  clkout0           6.572        0.000                      0                   14        0.139        0.000                      0                   14        4.232        0.000                       0                   103  
  clkout2          34.798        0.000                      0                  298        0.106        0.000                      0                  298       19.358        0.000                       0                   162  
  clkout3          40.713        0.000                      0                 9293        0.083        0.000                      0                 9293       49.358        0.000                       0                  6336  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0             1.332        0.000                      0                  254        0.217        0.000                      0                  254  
clkout3       clkout0             0.894        0.000                      0                   34        1.184        0.000                      0                   34  
clkout0       clkout2             6.088        0.000                      0                   12        0.147        0.000                      0                   12  
clkout3       clkout2            16.024        0.000                      0                  135        0.311        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 43.836        0.000                      0                 1554        0.188        0.000                      0                 1554  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y4    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        6.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.572ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 1.210ns (35.755%)  route 2.174ns (64.245%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 8.420 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.456    -2.138    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X42Y101        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.704    -1.434 f  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.712    -0.722    vga/U12/number0[10]
    SLICE_X51Y107        LUT6 (Prop_lut6_I1_O)        0.132    -0.590 f  vga/U12/ascii_code[6]_i_48/O
                         net (fo=1, routed)           0.000    -0.590    vga/U12/ascii_code[6]_i_48_n_0
    SLICE_X51Y107        MUXF7 (Prop_muxf7_I1_O)      0.108    -0.482 f  vga/U12/ascii_code_reg[6]_i_25/O
                         net (fo=7, routed)           1.066     0.583    vga/U12/number__0[2]
    SLICE_X20Y125        LUT5 (Prop_lut5_I1_O)        0.132     0.715 r  vga/U12/ascii_code[4]_i_3/O
                         net (fo=1, routed)           0.396     1.112    vga/U12/ascii_code[4]_i_3_n_0
    SLICE_X18Y129        LUT6 (Prop_lut6_I2_O)        0.134     1.246 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     1.246    vga/U12_n_80
    SLICE_X18Y129        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.326     8.420    vga/CLK_OUT1
    SLICE_X18Y129        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.601     7.820    
                         clock uncertainty           -0.066     7.754    
    SLICE_X18Y129        FDRE (Setup_fdre_C_D)        0.064     7.818    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          7.818    
                         arrival time                          -1.246    
  -------------------------------------------------------------------
                         slack                                  6.572    

Slack (MET) :             6.637ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 1.216ns (36.636%)  route 2.103ns (63.364%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 8.420 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.456    -2.138    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X42Y101        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.704    -1.434 r  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.712    -0.722    vga/U12/number0[10]
    SLICE_X51Y107        LUT6 (Prop_lut6_I1_O)        0.132    -0.590 r  vga/U12/ascii_code[6]_i_48/O
                         net (fo=1, routed)           0.000    -0.590    vga/U12/ascii_code[6]_i_48_n_0
    SLICE_X51Y107        MUXF7 (Prop_muxf7_I1_O)      0.108    -0.482 r  vga/U12/ascii_code_reg[6]_i_25/O
                         net (fo=7, routed)           1.067     0.584    vga/U12/number__0[2]
    SLICE_X20Y125        LUT5 (Prop_lut5_I1_O)        0.134     0.718 r  vga/U12/ascii_code[6]_i_8/O
                         net (fo=1, routed)           0.325     1.043    vga/U12/ascii_code[6]_i_8_n_0
    SLICE_X16Y129        LUT6 (Prop_lut6_I2_O)        0.138     1.181 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     1.181    vga/U12_n_78
    SLICE_X16Y129        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.326     8.420    vga/CLK_OUT1
    SLICE_X16Y129        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.601     7.820    
                         clock uncertainty           -0.066     7.754    
    SLICE_X16Y129        FDRE (Setup_fdre_C_D)        0.064     7.818    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          7.818    
                         arrival time                          -1.181    
  -------------------------------------------------------------------
                         slack                                  6.637    

Slack (MET) :             6.648ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 1.126ns (34.052%)  route 2.181ns (65.948%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 8.417 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.456    -2.138    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X42Y101        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713    -1.425 r  vga/data_buf_reg_0_3_6_11/RAMB/O
                         net (fo=1, routed)           0.815    -0.611    vga/U12/number0[8]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.138    -0.473 r  vga/U12/ascii_code[2]_i_15/O
                         net (fo=1, routed)           0.000    -0.473    vga/U12/ascii_code[2]_i_15_n_0
    SLICE_X51Y105        MUXF7 (Prop_muxf7_I1_O)      0.108    -0.365 r  vga/U12/ascii_code_reg[2]_i_8/O
                         net (fo=3, routed)           1.026     0.661    vga/U12/number__0[0]
    SLICE_X20Y124        LUT6 (Prop_lut6_I3_O)        0.124     0.785 f  vga/U12/ascii_code[0]_inv_i_3/O
                         net (fo=1, routed)           0.340     1.125    vga/U12/ascii_code[0]_inv_i_3_n_0
    SLICE_X18Y127        LUT6 (Prop_lut6_I2_O)        0.043     1.168 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.168    vga/U12_n_84
    SLICE_X18Y127        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.323     8.417    vga/CLK_OUT1
    SLICE_X18Y127        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.601     7.817    
                         clock uncertainty           -0.066     7.751    
    SLICE_X18Y127        FDRE (Setup_fdre_C_D)        0.066     7.817    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.817    
                         arrival time                          -1.168    
  -------------------------------------------------------------------
                         slack                                  6.648    

Slack (MET) :             6.671ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 1.126ns (34.315%)  route 2.155ns (65.685%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 8.417 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.456    -2.138    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X42Y101        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713    -1.425 r  vga/data_buf_reg_0_3_6_11/RAMB/O
                         net (fo=1, routed)           0.815    -0.611    vga/U12/number0[8]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.138    -0.473 r  vga/U12/ascii_code[2]_i_15/O
                         net (fo=1, routed)           0.000    -0.473    vga/U12/ascii_code[2]_i_15_n_0
    SLICE_X51Y105        MUXF7 (Prop_muxf7_I1_O)      0.108    -0.365 r  vga/U12/ascii_code_reg[2]_i_8/O
                         net (fo=3, routed)           0.992     0.628    vga/U12/number__0[0]
    SLICE_X20Y125        LUT6 (Prop_lut6_I3_O)        0.124     0.752 r  vga/U12/ascii_code[2]_i_3/O
                         net (fo=1, routed)           0.348     1.100    vga/U12/ascii_code[2]_i_3_n_0
    SLICE_X16Y127        LUT6 (Prop_lut6_I2_O)        0.043     1.143 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     1.143    vga/U12_n_82
    SLICE_X16Y127        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.323     8.417    vga/CLK_OUT1
    SLICE_X16Y127        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.601     7.817    
                         clock uncertainty           -0.066     7.751    
    SLICE_X16Y127        FDRE (Setup_fdre_C_D)        0.064     7.815    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          7.815    
                         arrival time                          -1.143    
  -------------------------------------------------------------------
                         slack                                  6.671    

Slack (MET) :             6.681ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 1.111ns (33.947%)  route 2.162ns (66.053%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 8.417 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.456    -2.138    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X42Y101        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.704    -1.434 f  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.712    -0.722    vga/U12/number0[10]
    SLICE_X51Y107        LUT6 (Prop_lut6_I1_O)        0.132    -0.590 f  vga/U12/ascii_code[6]_i_48/O
                         net (fo=1, routed)           0.000    -0.590    vga/U12/ascii_code[6]_i_48_n_0
    SLICE_X51Y107        MUXF7 (Prop_muxf7_I1_O)      0.108    -0.482 f  vga/U12/ascii_code_reg[6]_i_25/O
                         net (fo=7, routed)           1.067     0.584    vga/U12/number__0[2]
    SLICE_X20Y125        LUT5 (Prop_lut5_I2_O)        0.124     0.708 r  vga/U12/ascii_code[5]_i_3/O
                         net (fo=1, routed)           0.383     1.092    vga/U12/ascii_code[5]_i_3_n_0
    SLICE_X16Y127        LUT6 (Prop_lut6_I2_O)        0.043     1.135 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     1.135    vga/U12_n_79
    SLICE_X16Y127        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.323     8.417    vga/CLK_OUT1
    SLICE_X16Y127        FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.601     7.817    
                         clock uncertainty           -0.066     7.751    
    SLICE_X16Y127        FDRE (Setup_fdre_C_D)        0.065     7.816    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          7.816    
                         arrival time                          -1.135    
  -------------------------------------------------------------------
                         slack                                  6.681    

Slack (MET) :             6.714ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 1.111ns (34.295%)  route 2.129ns (65.705%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 8.417 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.456    -2.138    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X42Y101        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.704    -1.434 f  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.712    -0.722    vga/U12/number0[10]
    SLICE_X51Y107        LUT6 (Prop_lut6_I1_O)        0.132    -0.590 f  vga/U12/ascii_code[6]_i_48/O
                         net (fo=1, routed)           0.000    -0.590    vga/U12/ascii_code[6]_i_48_n_0
    SLICE_X51Y107        MUXF7 (Prop_muxf7_I1_O)      0.108    -0.482 f  vga/U12/ascii_code_reg[6]_i_25/O
                         net (fo=7, routed)           1.066     0.583    vga/U12/number__0[2]
    SLICE_X20Y125        LUT5 (Prop_lut5_I1_O)        0.124     0.707 r  vga/U12/ascii_code[3]_i_3/O
                         net (fo=1, routed)           0.351     1.058    vga/U12/ascii_code[3]_i_3_n_0
    SLICE_X18Y127        LUT6 (Prop_lut6_I2_O)        0.043     1.101 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     1.101    vga/U12_n_81
    SLICE_X18Y127        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.323     8.417    vga/CLK_OUT1
    SLICE_X18Y127        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.601     7.817    
                         clock uncertainty           -0.066     7.751    
    SLICE_X18Y127        FDRE (Setup_fdre_C_D)        0.065     7.816    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          7.816    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                  6.714    

Slack (MET) :             6.721ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 1.126ns (34.837%)  route 2.106ns (65.163%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 8.417 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.456    -2.138    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X42Y101        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713    -1.425 r  vga/data_buf_reg_0_3_6_11/RAMB/O
                         net (fo=1, routed)           0.815    -0.611    vga/U12/number0[8]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.138    -0.473 r  vga/U12/ascii_code[2]_i_15/O
                         net (fo=1, routed)           0.000    -0.473    vga/U12/ascii_code[2]_i_15_n_0
    SLICE_X51Y105        MUXF7 (Prop_muxf7_I1_O)      0.108    -0.365 r  vga/U12/ascii_code_reg[2]_i_8/O
                         net (fo=3, routed)           0.988     0.624    vga/U12/number__0[0]
    SLICE_X20Y125        LUT6 (Prop_lut6_I3_O)        0.124     0.748 r  vga/U12/ascii_code[1]_i_3/O
                         net (fo=1, routed)           0.303     1.051    vga/U12/ascii_code[1]_i_3_n_0
    SLICE_X18Y127        LUT6 (Prop_lut6_I2_O)        0.043     1.094 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     1.094    vga/U12_n_83
    SLICE_X18Y127        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.323     8.417    vga/CLK_OUT1
    SLICE_X18Y127        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.601     7.817    
                         clock uncertainty           -0.066     7.751    
    SLICE_X18Y127        FDRE (Setup_fdre_C_D)        0.064     7.815    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          7.815    
                         arrival time                          -1.094    
  -------------------------------------------------------------------
                         slack                                  6.721    

Slack (MET) :             8.585ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.259ns (28.075%)  route 0.664ns (71.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.455    -2.139    vga/CLK_OUT1
    SLICE_X18Y127        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y127        FDRE (Prop_fdre_C_Q)         0.259    -1.880 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.664    -1.217    vga/FONT_8X16/ADDR[7]
    RAMB18_X1Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.357     8.451    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.601     7.850    
                         clock uncertainty           -0.066     7.784    
    RAMB18_X1Y52         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.416     7.368    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.368    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  8.585    

Slack (MET) :             8.585ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.259ns (28.176%)  route 0.660ns (71.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.136ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.458    -2.136    vga/CLK_OUT1
    SLICE_X16Y129        FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y129        FDRE (Prop_fdre_C_Q)         0.259    -1.877 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.660    -1.217    vga/FONT_8X16/ADDR[13]
    RAMB18_X1Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.357     8.451    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.601     7.850    
                         clock uncertainty           -0.066     7.784    
    RAMB18_X1Y52         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.416     7.368    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.368    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  8.585    

Slack (MET) :             8.630ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.259ns (29.529%)  route 0.618ns (70.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.455    -2.139    vga/CLK_OUT1
    SLICE_X16Y127        FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y127        FDRE (Prop_fdre_C_Q)         0.259    -1.880 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.618    -1.262    vga/FONT_8X16/ADDR[9]
    RAMB18_X1Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.357     8.451    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.601     7.850    
                         clock uncertainty           -0.066     7.784    
    RAMB18_X1Y52         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.416     7.368    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.368    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  8.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.118ns (30.662%)  route 0.267ns (69.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.633    -0.560    vga/CLK_OUT1
    SLICE_X18Y129        FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y129        FDRE (Prop_fdre_C_Q)         0.118    -0.442 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.267    -0.175    vga/FONT_8X16/ADDR[11]
    RAMB18_X1Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.884    -0.575    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.497    
    RAMB18_X1Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.314    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.118ns (27.832%)  route 0.306ns (72.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.631    -0.562    vga/CLK_OUT1
    SLICE_X18Y127        FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y127        FDRE (Prop_fdre_C_Q)         0.118    -0.444 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.306    -0.138    vga/FONT_8X16/ADDR[8]
    RAMB18_X1Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.884    -0.575    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.497    
    RAMB18_X1Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.314    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.118ns (27.673%)  route 0.308ns (72.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.631    -0.562    vga/CLK_OUT1
    SLICE_X18Y127        FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y127        FDRE (Prop_fdre_C_Q)         0.118    -0.444 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.308    -0.135    vga/FONT_8X16/ADDR[10]
    RAMB18_X1Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.884    -0.575    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.497    
    RAMB18_X1Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.314    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.118ns (27.608%)  route 0.309ns (72.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.631    -0.562    vga/CLK_OUT1
    SLICE_X16Y127        FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y127        FDRE (Prop_fdre_C_Q)         0.118    -0.444 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.309    -0.134    vga/FONT_8X16/ADDR[12]
    RAMB18_X1Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.884    -0.575    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.497    
    RAMB18_X1Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.314    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.118ns (27.364%)  route 0.313ns (72.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.633    -0.560    vga/CLK_OUT1
    SLICE_X16Y129        FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y129        FDRE (Prop_fdre_C_Q)         0.118    -0.442 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.313    -0.128    vga/FONT_8X16/ADDR[13]
    RAMB18_X1Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.884    -0.575    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.497    
    RAMB18_X1Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.314    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.118ns (27.156%)  route 0.317ns (72.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.631    -0.562    vga/CLK_OUT1
    SLICE_X18Y127        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y127        FDRE (Prop_fdre_C_Q)         0.118    -0.444 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.317    -0.127    vga/FONT_8X16/ADDR[7]
    RAMB18_X1Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.884    -0.575    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.497    
    RAMB18_X1Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.314    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.118ns (26.751%)  route 0.323ns (73.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.631    -0.562    vga/CLK_OUT1
    SLICE_X16Y127        FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y127        FDRE (Prop_fdre_C_Q)         0.118    -0.444 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.323    -0.120    vga/FONT_8X16/ADDR[9]
    RAMB18_X1Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.884    -0.575    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.497    
    RAMB18_X1Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.314    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 vga/strdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.174ns (32.576%)  route 0.360ns (67.424%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.633    -0.560    vga/CLK_OUT1
    SLICE_X16Y120        FDRE                                         r  vga/strdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y120        FDRE (Prop_fdre_C_Q)         0.118    -0.442 r  vga/strdata_reg[26]/Q
                         net (fo=1, routed)           0.175    -0.267    vga/U12/strdata[23]
    SLICE_X16Y120        LUT6 (Prop_lut6_I4_O)        0.028    -0.239 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.185    -0.053    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X16Y127        LUT6 (Prop_lut6_I1_O)        0.028    -0.025 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.025    vga/U12_n_82
    SLICE_X16Y127        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.850    -0.608    vga/CLK_OUT1
    SLICE_X16Y127        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.078    -0.531    
    SLICE_X16Y127        FDRE (Hold_fdre_C_D)         0.087    -0.444    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 vga/strdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.174ns (29.409%)  route 0.418ns (70.591%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.630    -0.563    vga/CLK_OUT1
    SLICE_X18Y123        FDRE                                         r  vga/strdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y123        FDRE (Prop_fdre_C_Q)         0.118    -0.445 r  vga/strdata_reg[27]/Q
                         net (fo=1, routed)           0.139    -0.306    vga/U12/strdata[24]
    SLICE_X18Y123        LUT6 (Prop_lut6_I4_O)        0.028    -0.278 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.279     0.001    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X18Y127        LUT6 (Prop_lut6_I1_O)        0.028     0.029 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     0.029    vga/U12_n_81
    SLICE_X18Y127        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.850    -0.608    vga/CLK_OUT1
    SLICE_X18Y127        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.078    -0.531    
    SLICE_X18Y127        FDRE (Hold_fdre_C_D)         0.087    -0.444    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 vga/strdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.174ns (26.789%)  route 0.476ns (73.211%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.606ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.635    -0.558    vga/CLK_OUT1
    SLICE_X16Y118        FDRE                                         r  vga/strdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y118        FDRE (Prop_fdre_C_Q)         0.118    -0.440 r  vga/strdata_reg[30]/Q
                         net (fo=1, routed)           0.130    -0.309    vga/U12/strdata[27]
    SLICE_X16Y119        LUT6 (Prop_lut6_I4_O)        0.028    -0.281 r  vga/U12/ascii_code[6]_i_7/O
                         net (fo=1, routed)           0.345     0.064    vga/U12/ascii_code[6]_i_7_n_0
    SLICE_X16Y129        LUT6 (Prop_lut6_I1_O)        0.028     0.092 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     0.092    vga/U12_n_78
    SLICE_X16Y129        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.852    -0.606    vga/CLK_OUT1
    SLICE_X16Y129        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism              0.078    -0.529    
    SLICE_X16Y129        FDRE (Hold_fdre_C_D)         0.087    -0.442    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.534    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X1Y52     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y2    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X17Y121    vga/strdata_reg[16]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X18Y123    vga/strdata_reg[28]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X19Y120    vga/strdata_reg[32]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X16Y119    vga/strdata_reg[33]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X18Y119    vga/strdata_reg[40]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X16Y118    vga/strdata_reg[42]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X16Y120    vga/strdata_reg[43]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y102    vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y102    vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y102    vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y102    vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y102    vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y102    vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y102    vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y102    vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y102    vga/data_buf_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y102    vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y102    vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y102    vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y102    vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y102    vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y102    vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y102    vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y102    vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y102    vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y102    vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X50Y102    vga/data_buf_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       34.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.798ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.973ns  (logic 0.722ns (14.518%)  route 4.251ns (85.482%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 38.421 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.454    -2.140    vga/U12/CLK_OUT3
    SLICE_X15Y126        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.223    -1.917 r  vga/U12/h_count_reg[3]/Q
                         net (fo=542, routed)         0.648    -1.269    vga/U12/Q[1]
    SLICE_X14Y127        LUT4 (Prop_lut4_I0_O)        0.043    -1.226 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.496    -0.730    vga/U12/h_count[8]_i_2_n_0
    SLICE_X15Y127        LUT4 (Prop_lut4_I1_O)        0.050    -0.680 f  vga/U12/data_buf_reg_0_3_0_5_i_55/O
                         net (fo=72, routed)          0.896     0.216    vga/U12/data_buf_reg_0_3_0_5_i_55_n_0
    SLICE_X18Y130        LUT5 (Prop_lut5_I1_O)        0.136     0.352 r  vga/U12/R[3]_i_22/O
                         net (fo=1, routed)           0.268     0.621    vga/U12/R[3]_i_22_n_0
    SLICE_X18Y128        LUT6 (Prop_lut6_I5_O)        0.134     0.755 r  vga/U12/R[3]_i_12/O
                         net (fo=1, routed)           0.372     1.127    vga/U12/p_33_in
    SLICE_X18Y130        LUT6 (Prop_lut6_I5_O)        0.043     1.170 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.438     1.608    vga/U12/R[3]_i_3_n_0
    SLICE_X18Y129        LUT6 (Prop_lut6_I1_O)        0.043     1.651 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.829     2.480    vga/U12/dout1
    SLICE_X15Y119        LUT2 (Prop_lut2_I0_O)        0.050     2.530 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.303     2.833    vga/U12/R[3]_i_1_n_0
    SLICE_X15Y118        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.327    38.421    vga/U12/CLK_OUT3
    SLICE_X15Y118        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.601    37.821    
                         clock uncertainty           -0.081    37.739    
    SLICE_X15Y118        FDRE (Setup_fdre_C_D)       -0.108    37.631    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.631    
                         arrival time                          -2.833    
  -------------------------------------------------------------------
                         slack                                 34.798    

Slack (MET) :             34.822ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.945ns  (logic 0.726ns (14.683%)  route 4.219ns (85.317%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 38.421 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.454    -2.140    vga/U12/CLK_OUT3
    SLICE_X15Y126        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.223    -1.917 r  vga/U12/h_count_reg[3]/Q
                         net (fo=542, routed)         0.648    -1.269    vga/U12/Q[1]
    SLICE_X14Y127        LUT4 (Prop_lut4_I0_O)        0.043    -1.226 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.496    -0.730    vga/U12/h_count[8]_i_2_n_0
    SLICE_X15Y127        LUT4 (Prop_lut4_I1_O)        0.050    -0.680 f  vga/U12/data_buf_reg_0_3_0_5_i_55/O
                         net (fo=72, routed)          0.896     0.216    vga/U12/data_buf_reg_0_3_0_5_i_55_n_0
    SLICE_X18Y130        LUT5 (Prop_lut5_I1_O)        0.136     0.352 r  vga/U12/R[3]_i_22/O
                         net (fo=1, routed)           0.268     0.621    vga/U12/R[3]_i_22_n_0
    SLICE_X18Y128        LUT6 (Prop_lut6_I5_O)        0.134     0.755 r  vga/U12/R[3]_i_12/O
                         net (fo=1, routed)           0.372     1.127    vga/U12/p_33_in
    SLICE_X18Y130        LUT6 (Prop_lut6_I5_O)        0.043     1.170 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.438     1.608    vga/U12/R[3]_i_3_n_0
    SLICE_X18Y129        LUT6 (Prop_lut6_I1_O)        0.043     1.651 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.637     2.288    vga/U12/dout1
    SLICE_X15Y119        LUT5 (Prop_lut5_I4_O)        0.054     2.342 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.463     2.804    vga/U12/G[3]_i_1_n_0
    SLICE_X15Y119        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.327    38.421    vga/U12/CLK_OUT3
    SLICE_X15Y119        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.601    37.821    
                         clock uncertainty           -0.081    37.739    
    SLICE_X15Y119        FDRE (Setup_fdre_C_D)       -0.113    37.626    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.626    
                         arrival time                          -2.804    
  -------------------------------------------------------------------
                         slack                                 34.822    

Slack (MET) :             34.823ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.944ns  (logic 0.726ns (14.686%)  route 4.218ns (85.314%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 38.421 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.454    -2.140    vga/U12/CLK_OUT3
    SLICE_X15Y126        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.223    -1.917 r  vga/U12/h_count_reg[3]/Q
                         net (fo=542, routed)         0.648    -1.269    vga/U12/Q[1]
    SLICE_X14Y127        LUT4 (Prop_lut4_I0_O)        0.043    -1.226 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.496    -0.730    vga/U12/h_count[8]_i_2_n_0
    SLICE_X15Y127        LUT4 (Prop_lut4_I1_O)        0.050    -0.680 f  vga/U12/data_buf_reg_0_3_0_5_i_55/O
                         net (fo=72, routed)          0.896     0.216    vga/U12/data_buf_reg_0_3_0_5_i_55_n_0
    SLICE_X18Y130        LUT5 (Prop_lut5_I1_O)        0.136     0.352 r  vga/U12/R[3]_i_22/O
                         net (fo=1, routed)           0.268     0.621    vga/U12/R[3]_i_22_n_0
    SLICE_X18Y128        LUT6 (Prop_lut6_I5_O)        0.134     0.755 r  vga/U12/R[3]_i_12/O
                         net (fo=1, routed)           0.372     1.127    vga/U12/p_33_in
    SLICE_X18Y130        LUT6 (Prop_lut6_I5_O)        0.043     1.170 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.438     1.608    vga/U12/R[3]_i_3_n_0
    SLICE_X18Y129        LUT6 (Prop_lut6_I1_O)        0.043     1.651 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.637     2.288    vga/U12/dout1
    SLICE_X15Y119        LUT5 (Prop_lut5_I4_O)        0.054     2.342 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.462     2.803    vga/U12/G[3]_i_1_n_0
    SLICE_X15Y119        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.327    38.421    vga/U12/CLK_OUT3
    SLICE_X15Y119        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.601    37.821    
                         clock uncertainty           -0.081    37.739    
    SLICE_X15Y119        FDRE (Setup_fdre_C_D)       -0.113    37.626    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.626    
                         arrival time                          -2.803    
  -------------------------------------------------------------------
                         slack                                 34.823    

Slack (MET) :             34.909ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.863ns  (logic 0.722ns (14.847%)  route 4.141ns (85.153%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 38.421 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.454    -2.140    vga/U12/CLK_OUT3
    SLICE_X15Y126        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.223    -1.917 r  vga/U12/h_count_reg[3]/Q
                         net (fo=542, routed)         0.648    -1.269    vga/U12/Q[1]
    SLICE_X14Y127        LUT4 (Prop_lut4_I0_O)        0.043    -1.226 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.496    -0.730    vga/U12/h_count[8]_i_2_n_0
    SLICE_X15Y127        LUT4 (Prop_lut4_I1_O)        0.050    -0.680 f  vga/U12/data_buf_reg_0_3_0_5_i_55/O
                         net (fo=72, routed)          0.896     0.216    vga/U12/data_buf_reg_0_3_0_5_i_55_n_0
    SLICE_X18Y130        LUT5 (Prop_lut5_I1_O)        0.136     0.352 r  vga/U12/R[3]_i_22/O
                         net (fo=1, routed)           0.268     0.621    vga/U12/R[3]_i_22_n_0
    SLICE_X18Y128        LUT6 (Prop_lut6_I5_O)        0.134     0.755 r  vga/U12/R[3]_i_12/O
                         net (fo=1, routed)           0.372     1.127    vga/U12/p_33_in
    SLICE_X18Y130        LUT6 (Prop_lut6_I5_O)        0.043     1.170 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.438     1.608    vga/U12/R[3]_i_3_n_0
    SLICE_X18Y129        LUT6 (Prop_lut6_I1_O)        0.043     1.651 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.829     2.480    vga/U12/dout1
    SLICE_X15Y119        LUT2 (Prop_lut2_I0_O)        0.050     2.530 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.193     2.723    vga/U12/R[3]_i_1_n_0
    SLICE_X15Y118        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.327    38.421    vga/U12/CLK_OUT3
    SLICE_X15Y118        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.601    37.821    
                         clock uncertainty           -0.081    37.739    
    SLICE_X15Y118        FDRE (Setup_fdre_C_D)       -0.108    37.631    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.631    
                         arrival time                          -2.723    
  -------------------------------------------------------------------
                         slack                                 34.909    

Slack (MET) :             34.962ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 0.715ns (14.540%)  route 4.202ns (85.460%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 38.421 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.454    -2.140    vga/U12/CLK_OUT3
    SLICE_X15Y126        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.223    -1.917 r  vga/U12/h_count_reg[3]/Q
                         net (fo=542, routed)         0.648    -1.269    vga/U12/Q[1]
    SLICE_X14Y127        LUT4 (Prop_lut4_I0_O)        0.043    -1.226 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.496    -0.730    vga/U12/h_count[8]_i_2_n_0
    SLICE_X15Y127        LUT4 (Prop_lut4_I1_O)        0.050    -0.680 f  vga/U12/data_buf_reg_0_3_0_5_i_55/O
                         net (fo=72, routed)          0.896     0.216    vga/U12/data_buf_reg_0_3_0_5_i_55_n_0
    SLICE_X18Y130        LUT5 (Prop_lut5_I1_O)        0.136     0.352 r  vga/U12/R[3]_i_22/O
                         net (fo=1, routed)           0.268     0.621    vga/U12/R[3]_i_22_n_0
    SLICE_X18Y128        LUT6 (Prop_lut6_I5_O)        0.134     0.755 r  vga/U12/R[3]_i_12/O
                         net (fo=1, routed)           0.372     1.127    vga/U12/p_33_in
    SLICE_X18Y130        LUT6 (Prop_lut6_I5_O)        0.043     1.170 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.438     1.608    vga/U12/R[3]_i_3_n_0
    SLICE_X18Y129        LUT6 (Prop_lut6_I1_O)        0.043     1.651 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.637     2.288    vga/U12/dout1
    SLICE_X15Y119        LUT5 (Prop_lut5_I4_O)        0.043     2.331 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.446     2.777    vga/U12/B[2]_i_1_n_0
    SLICE_X14Y118        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.327    38.421    vga/U12/CLK_OUT3
    SLICE_X14Y118        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.601    37.821    
                         clock uncertainty           -0.081    37.739    
    SLICE_X14Y118        FDRE (Setup_fdre_C_D)        0.000    37.739    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.739    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                 34.962    

Slack (MET) :             35.123ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/rdn_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 0.557ns (11.570%)  route 4.257ns (88.430%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.456    -2.138    vga/U12/CLK_OUT3
    SLICE_X15Y127        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDRE (Prop_fdre_C_Q)         0.204    -1.934 r  vga/U12/h_count_reg[4]/Q
                         net (fo=534, routed)         2.299     0.365    vga/U12/Q[2]
    SLICE_X37Y117        LUT2 (Prop_lut2_I0_O)        0.131     0.496 r  vga/U12/rdn_i_9/O
                         net (fo=1, routed)           1.139     1.635    vga/U12/rdn_i_9_n_0
    SLICE_X14Y126        LUT6 (Prop_lut6_I0_O)        0.136     1.771 f  vga/U12/rdn_i_8/O
                         net (fo=1, routed)           0.486     2.257    vga/U12/rdn_i_8_n_0
    SLICE_X20Y127        LUT6 (Prop_lut6_I5_O)        0.043     2.300 r  vga/U12/rdn_i_4/O
                         net (fo=1, routed)           0.333     2.633    vga/U12/rdn_i_4_n_0
    SLICE_X20Y127        LUT6 (Prop_lut6_I5_O)        0.043     2.676 r  vga/U12/rdn_i_1/O
                         net (fo=1, routed)           0.000     2.676    vga/U12/rdn_i_1_n_0
    SLICE_X20Y127        FDRE                                         r  vga/U12/rdn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.322    38.416    vga/U12/CLK_OUT3
    SLICE_X20Y127        FDRE                                         r  vga/U12/rdn_reg/C
                         clock pessimism             -0.601    37.816    
                         clock uncertainty           -0.081    37.734    
    SLICE_X20Y127        FDRE (Setup_fdre_C_D)        0.065    37.799    vga/U12/rdn_reg
  -------------------------------------------------------------------
                         required time                         37.799    
                         arrival time                          -2.676    
  -------------------------------------------------------------------
                         slack                                 35.123    

Slack (MET) :             35.621ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 0.352ns (8.264%)  route 3.908ns (91.736%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 38.421 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.453    -2.141    vga/U12/CLK_OUT3
    SLICE_X23Y127        FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDRE (Prop_fdre_C_Q)         0.223    -1.918 r  vga/U12/v_count_reg[2]/Q
                         net (fo=26, routed)          1.112    -0.806    vga/U12/PRow[2]
    SLICE_X20Y126        LUT4 (Prop_lut4_I0_O)        0.043    -0.763 r  vga/U12/G[3]_i_7/O
                         net (fo=1, routed)           0.299    -0.464    vga/U12/G[3]_i_7_n_0
    SLICE_X20Y126        LUT6 (Prop_lut6_I4_O)        0.043    -0.421 r  vga/U12/G[3]_i_3/O
                         net (fo=98, routed)          1.951     1.529    vga/U12/v_count_reg[8]_20
    SLICE_X15Y119        LUT4 (Prop_lut4_I2_O)        0.043     1.572 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.546     2.118    vga/U12/G[1]_i_1_n_0
    SLICE_X14Y118        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.327    38.421    vga/U12/CLK_OUT3
    SLICE_X14Y118        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.601    37.821    
                         clock uncertainty           -0.081    37.739    
    SLICE_X14Y118        FDRE (Setup_fdre_C_D)        0.000    37.739    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.739    
                         arrival time                          -2.118    
  -------------------------------------------------------------------
                         slack                                 35.621    

Slack (MET) :             35.668ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 0.352ns (8.418%)  route 3.830ns (91.582%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 38.421 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.453    -2.141    vga/U12/CLK_OUT3
    SLICE_X23Y127        FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDRE (Prop_fdre_C_Q)         0.223    -1.918 r  vga/U12/v_count_reg[2]/Q
                         net (fo=26, routed)          1.112    -0.806    vga/U12/PRow[2]
    SLICE_X20Y126        LUT4 (Prop_lut4_I0_O)        0.043    -0.763 r  vga/U12/G[3]_i_7/O
                         net (fo=1, routed)           0.299    -0.464    vga/U12/G[3]_i_7_n_0
    SLICE_X20Y126        LUT6 (Prop_lut6_I4_O)        0.043    -0.421 r  vga/U12/G[3]_i_3/O
                         net (fo=98, routed)          1.951     1.529    vga/U12/v_count_reg[8]_20
    SLICE_X15Y119        LUT4 (Prop_lut4_I2_O)        0.043     1.572 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.468     2.040    vga/U12/G[1]_i_1_n_0
    SLICE_X15Y119        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.327    38.421    vga/U12/CLK_OUT3
    SLICE_X15Y119        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.601    37.821    
                         clock uncertainty           -0.081    37.739    
    SLICE_X15Y119        FDRE (Setup_fdre_C_D)       -0.031    37.708    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.708    
                         arrival time                          -2.040    
  -------------------------------------------------------------------
                         slack                                 35.668    

Slack (MET) :             35.670ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 0.352ns (8.375%)  route 3.851ns (91.625%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 38.421 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.143ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.451    -2.143    vga/U12/CLK_OUT3
    SLICE_X23Y126        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y126        FDRE (Prop_fdre_C_Q)         0.223    -1.920 r  vga/U12/v_count_reg[1]/Q
                         net (fo=25, routed)          0.680    -1.240    vga/U12/PRow[1]
    SLICE_X20Y126        LUT6 (Prop_lut6_I2_O)        0.043    -1.197 r  vga/U12/G[3]_i_5/O
                         net (fo=9, routed)           0.930    -0.267    vga/U12/p_0_in__0[1]
    SLICE_X21Y127        LUT4 (Prop_lut4_I1_O)        0.043    -0.224 f  vga/U12/G[3]_i_2/O
                         net (fo=101, routed)         1.669     1.445    vga/U12/G[3]_i_2_0
    SLICE_X15Y119        LUT4 (Prop_lut4_I2_O)        0.043     1.488 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.571     2.060    vga/U12/B[1]_i_1_n_0
    SLICE_X14Y118        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.327    38.421    vga/U12/CLK_OUT3
    SLICE_X14Y118        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.601    37.821    
                         clock uncertainty           -0.081    37.739    
    SLICE_X14Y118        FDRE (Setup_fdre_C_D)       -0.010    37.729    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.729    
                         arrival time                          -2.060    
  -------------------------------------------------------------------
                         slack                                 35.670    

Slack (MET) :             35.788ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.352ns (8.601%)  route 3.741ns (91.399%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 38.421 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.143ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.451    -2.143    vga/U12/CLK_OUT3
    SLICE_X23Y126        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y126        FDRE (Prop_fdre_C_Q)         0.223    -1.920 r  vga/U12/v_count_reg[1]/Q
                         net (fo=25, routed)          0.680    -1.240    vga/U12/PRow[1]
    SLICE_X20Y126        LUT6 (Prop_lut6_I2_O)        0.043    -1.197 r  vga/U12/G[3]_i_5/O
                         net (fo=9, routed)           0.930    -0.267    vga/U12/p_0_in__0[1]
    SLICE_X21Y127        LUT4 (Prop_lut4_I1_O)        0.043    -0.224 f  vga/U12/G[3]_i_2/O
                         net (fo=101, routed)         1.669     1.445    vga/U12/G[3]_i_2_0
    SLICE_X15Y119        LUT4 (Prop_lut4_I2_O)        0.043     1.488 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.461     1.949    vga/U12/B[1]_i_1_n_0
    SLICE_X14Y118        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.327    38.421    vga/U12/CLK_OUT3
    SLICE_X14Y118        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.601    37.821    
                         clock uncertainty           -0.081    37.739    
    SLICE_X14Y118        FDRE (Setup_fdre_C_D)       -0.002    37.737    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.737    
                         arrival time                          -1.949    
  -------------------------------------------------------------------
                         slack                                 35.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.764%)  route 0.101ns (46.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.720    -0.473    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDSE (Prop_fdse_C_Q)         0.118    -0.355 r  DISPLAY/P2S_SEG/buff_reg[7]/Q
                         net (fo=1, routed)           0.101    -0.253    DISPLAY/P2S_SEG/buff__0[7]
    SLICE_X2Y79          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.957    -0.501    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y79          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.462    
    SLICE_X2Y79          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.360    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[54]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.799%)  route 0.083ns (39.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.720    -0.473    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y80          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.100    -0.373 r  DISPLAY/P2S_SEG/buff_reg[53]/Q
                         net (fo=1, routed)           0.083    -0.290    DISPLAY/P2S_SEG/buff__0[53]
    SLICE_X2Y80          LUT4 (Prop_lut4_I3_O)        0.028    -0.262 r  DISPLAY/P2S_SEG/buff[54]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    DISPLAY/P2S_SEG/buff[54]_i_1_n_0
    SLICE_X2Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.958    -0.500    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[54]/C
                         clock pessimism              0.039    -0.462    
    SLICE_X2Y80          FDSE (Hold_fdse_C_D)         0.087    -0.375    DISPLAY/P2S_SEG/buff_reg[54]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[39]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.107ns (43.754%)  route 0.138ns (56.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.717    -0.476    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y77          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDSE (Prop_fdse_C_Q)         0.107    -0.369 r  DISPLAY/P2S_SEG/buff_reg[39]/Q
                         net (fo=1, routed)           0.138    -0.231    DISPLAY/P2S_SEG/buff__0[39]
    SLICE_X2Y78          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.956    -0.502    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y78          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.463    
    SLICE_X2Y78          SRL16E (Hold_srl16e_CLK_D)
                                                      0.118    -0.345    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.717    -0.476    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y77          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDSE (Prop_fdse_C_Q)         0.107    -0.369 r  DISPLAY/P2S_SEG/buff_reg[23]/Q
                         net (fo=1, routed)           0.093    -0.275    DISPLAY/P2S_SEG/buff__0[23]
    SLICE_X2Y78          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.956    -0.502    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y78          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.463    
    SLICE_X2Y78          SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    -0.400    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/data_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (60.842%)  route 0.082ns (39.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.722    -0.471    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y82          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.100    -0.371 r  DISPLAY/P2S_SEG/data_count_reg[3]/Q
                         net (fo=4, routed)           0.082    -0.288    DISPLAY/P2S_SEG/sel0[3]
    SLICE_X0Y82          LUT6 (Prop_lut6_I1_O)        0.028    -0.260 r  DISPLAY/P2S_SEG/data_count[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.260    DISPLAY/P2S_SEG/data_count[5]_i_2_n_0
    SLICE_X0Y82          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.960    -0.498    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y82          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/C
                         clock pessimism              0.039    -0.460    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.061    -0.399    DISPLAY/P2S_SEG/data_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[47]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.107ns (51.300%)  route 0.102ns (48.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.717    -0.476    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y77          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDSE (Prop_fdse_C_Q)         0.107    -0.369 r  DISPLAY/P2S_SEG/buff_reg[47]/Q
                         net (fo=1, routed)           0.102    -0.267    DISPLAY/P2S_SEG/buff__0[47]
    SLICE_X2Y79          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.957    -0.501    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y79          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.462    
    SLICE_X2Y79          SRL16E (Hold_srl16e_CLK_D)
                                                      0.055    -0.407    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.727    -0.466    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y90          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.100    -0.366 r  DISPLAY/P2S_LED/buff_reg[7]/Q
                         net (fo=1, routed)           0.095    -0.271    DISPLAY/P2S_LED/buff[7]
    SLICE_X2Y91          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.967    -0.491    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y91          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/C
                         clock pessimism              0.040    -0.452    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.038    -0.414    DISPLAY/P2S_LED/buff_reg[8]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.265%)  route 0.122ns (48.735%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.719    -0.474    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y79          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.100    -0.374 r  DISPLAY/P2S_SEG/buff_reg[13]/Q
                         net (fo=1, routed)           0.122    -0.252    DISPLAY/P2S_SEG/buff__0[13]
    SLICE_X2Y80          LUT4 (Prop_lut4_I3_O)        0.028    -0.224 r  DISPLAY/P2S_SEG/buff[14]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.224    DISPLAY/P2S_SEG/buff[14]_i_1__0_n_0
    SLICE_X2Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.958    -0.500    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/C
                         clock pessimism              0.040    -0.461    
    SLICE_X2Y80          FDSE (Hold_fdse_C_D)         0.087    -0.374    DISPLAY/P2S_SEG/buff_reg[14]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/data_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.130ns (54.775%)  route 0.107ns (45.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.722    -0.471    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y82          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.100    -0.371 r  DISPLAY/P2S_SEG/data_count_reg[0]/Q
                         net (fo=6, routed)           0.107    -0.263    DISPLAY/P2S_SEG/sel0[0]
    SLICE_X1Y82          LUT5 (Prop_lut5_I1_O)        0.030    -0.233 r  DISPLAY/P2S_SEG/data_count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.233    DISPLAY/P2S_SEG/data_count[2]_i_1__0_n_0
    SLICE_X1Y82          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.960    -0.498    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y82          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/C
                         clock pessimism              0.039    -0.460    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.075    -0.385    DISPLAY/P2S_SEG/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.727    -0.466    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y91          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.100    -0.366 r  DISPLAY/P2S_LED/buff_reg[15]/Q
                         net (fo=1, routed)           0.107    -0.258    DISPLAY/P2S_LED/buff[15]
    SLICE_X2Y91          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.967    -0.491    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y91          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/C
                         clock pessimism              0.037    -0.455    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.042    -0.413    DISPLAY/P2S_LED/buff_reg[16]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         40.000      38.592     BUFGCTRL_X0Y1    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X4Y90      DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y91      DISPLAY/P2S_LED/buff_reg[16]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y91      DISPLAY/P2S_LED/buff_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y91      DISPLAY/P2S_LED/buff_reg[9]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X5Y90      DISPLAY/P2S_LED/data_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y81      DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       40.713ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.713ns  (required time - arrival time)
  Source:                 core/mem/bhw_reg_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[47][2]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.948ns  (logic 0.533ns (5.956%)  route 8.415ns (94.044%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.324ns = ( 50.324 - 50.000 ) 
    Source Clock Delay      (SCD):    0.201ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.565     0.201    core/mem/debug_clk
    SLICE_X62Y98         FDRE                                         r  core/mem/bhw_reg_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDRE (Prop_fdre_C_Q)         0.259     0.460 r  core/mem/bhw_reg_reg[1]_rep__1/Q
                         net (fo=127, routed)         3.884     4.345    core/mem/ram/data_reg[102][6]_0
    SLICE_X99Y90         LUT2 (Prop_lut2_I0_O)        0.052     4.397 f  core/mem/ram/i___38_i_1/O
                         net (fo=104, routed)         2.571     6.968    core/mem/ram/bhw_reg_reg[1]_rep__1_1
    SLICE_X59Y93         LUT6 (Prop_lut6_I0_O)        0.136     7.104 f  core/mem/ram/data[119][2]_i_2/O
                         net (fo=7, routed)           1.605     8.709    core/mem/add/data_reg[63][2]_0
    SLICE_X84Y106        LUT6 (Prop_lut6_I2_O)        0.043     8.752 r  core/mem/add/data[47][2]_i_2/O
                         net (fo=1, routed)           0.355     9.107    core/mem/ram/data_reg[47][2]_0
    SLICE_X84Y106        LUT6 (Prop_lut6_I2_O)        0.043     9.150 r  core/mem/ram/data[47][2]_i_1/O
                         net (fo=1, routed)           0.000     9.150    core/mem/ram/data[47][2]_i_1_n_0
    SLICE_X84Y106        FDRE                                         r  core/mem/ram/data_reg[47][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.269    50.324    core/mem/ram/debug_clk
    SLICE_X84Y106        FDRE                                         r  core/mem/ram/data_reg[47][2]/C  (IS_INVERTED)
                         clock pessimism             -0.404    49.920    
                         clock uncertainty           -0.095    49.826    
    SLICE_X84Y106        FDRE (Setup_fdre_C_D)        0.037    49.863    core/mem/ram/data_reg[47][2]
  -------------------------------------------------------------------
                         required time                         49.863    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                 40.713    

Slack (MET) :             40.784ns  (required time - arrival time)
  Source:                 core/mem/bhw_reg_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[41][0]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.873ns  (logic 0.388ns (4.373%)  route 8.485ns (95.627%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.319ns = ( 50.319 - 50.000 ) 
    Source Clock Delay      (SCD):    0.201ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.565     0.201    core/mem/debug_clk
    SLICE_X62Y98         FDRE                                         r  core/mem/bhw_reg_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDRE (Prop_fdre_C_Q)         0.259     0.460 r  core/mem/bhw_reg_reg[1]_rep__1/Q
                         net (fo=127, routed)         3.884     4.345    core/mem/ram/data_reg[102][6]_0
    SLICE_X99Y90         LUT2 (Prop_lut2_I0_O)        0.043     4.388 f  core/mem/ram/i___24_i_1/O
                         net (fo=104, routed)         3.394     7.782    core/mem/add/data_reg[97][1]
    SLICE_X95Y111        LUT6 (Prop_lut6_I5_O)        0.043     7.825 r  core/mem/add/data[41][7]_i_3/O
                         net (fo=7, routed)           1.207     9.032    core/mem/add/data[41][7]_i_3_n_0
    SLICE_X81Y111        LUT5 (Prop_lut5_I1_O)        0.043     9.075 r  core/mem/add/data[41][0]_i_1/O
                         net (fo=1, routed)           0.000     9.075    core/mem/ram/data_reg[41][7]_1[0]
    SLICE_X81Y111        FDRE                                         r  core/mem/ram/data_reg[41][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.264    50.319    core/mem/ram/debug_clk
    SLICE_X81Y111        FDRE                                         r  core/mem/ram/data_reg[41][0]/C  (IS_INVERTED)
                         clock pessimism             -0.404    49.915    
                         clock uncertainty           -0.095    49.821    
    SLICE_X81Y111        FDRE (Setup_fdre_C_D)        0.038    49.859    core/mem/ram/data_reg[41][0]
  -------------------------------------------------------------------
                         required time                         49.859    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                 40.784    

Slack (MET) :             40.818ns  (required time - arrival time)
  Source:                 core/mem/bhw_reg_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[41][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.840ns  (logic 0.388ns (4.389%)  route 8.452ns (95.611%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.321ns = ( 50.321 - 50.000 ) 
    Source Clock Delay      (SCD):    0.201ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.565     0.201    core/mem/debug_clk
    SLICE_X62Y98         FDRE                                         r  core/mem/bhw_reg_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDRE (Prop_fdre_C_Q)         0.259     0.460 r  core/mem/bhw_reg_reg[1]_rep__1/Q
                         net (fo=127, routed)         3.884     4.345    core/mem/ram/data_reg[102][6]_0
    SLICE_X99Y90         LUT2 (Prop_lut2_I0_O)        0.043     4.388 f  core/mem/ram/i___24_i_1/O
                         net (fo=104, routed)         3.394     7.782    core/mem/add/data_reg[97][1]
    SLICE_X95Y111        LUT6 (Prop_lut6_I5_O)        0.043     7.825 r  core/mem/add/data[41][7]_i_3/O
                         net (fo=7, routed)           1.174     8.999    core/mem/add/data[41][7]_i_3_n_0
    SLICE_X80Y108        LUT5 (Prop_lut5_I3_O)        0.043     9.042 r  core/mem/add/data[41][7]_i_1/O
                         net (fo=1, routed)           0.000     9.042    core/mem/ram/data_reg[41][7]_1[7]
    SLICE_X80Y108        FDRE                                         r  core/mem/ram/data_reg[41][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.266    50.321    core/mem/ram/debug_clk
    SLICE_X80Y108        FDRE                                         r  core/mem/ram/data_reg[41][7]/C  (IS_INVERTED)
                         clock pessimism             -0.404    49.917    
                         clock uncertainty           -0.095    49.823    
    SLICE_X80Y108        FDRE (Setup_fdre_C_D)        0.037    49.860    core/mem/ram/data_reg[41][7]
  -------------------------------------------------------------------
                         required time                         49.860    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                 40.818    

Slack (MET) :             40.867ns  (required time - arrival time)
  Source:                 core/mem/bhw_reg_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[41][1]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.792ns  (logic 0.431ns (4.902%)  route 8.361ns (95.098%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.321ns = ( 50.321 - 50.000 ) 
    Source Clock Delay      (SCD):    0.201ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.565     0.201    core/mem/debug_clk
    SLICE_X62Y98         FDRE                                         r  core/mem/bhw_reg_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDRE (Prop_fdre_C_Q)         0.259     0.460 r  core/mem/bhw_reg_reg[1]_rep__1/Q
                         net (fo=127, routed)         3.884     4.345    core/mem/ram/data_reg[102][6]_0
    SLICE_X99Y90         LUT2 (Prop_lut2_I0_O)        0.043     4.388 f  core/mem/ram/i___24_i_1/O
                         net (fo=104, routed)         3.394     7.782    core/mem/add/data_reg[97][1]
    SLICE_X95Y111        LUT6 (Prop_lut6_I5_O)        0.043     7.825 r  core/mem/add/data[41][7]_i_3/O
                         net (fo=7, routed)           0.978     8.803    core/mem/add/data[41][7]_i_3_n_0
    SLICE_X80Y108        LUT6 (Prop_lut6_I0_O)        0.043     8.846 r  core/mem/add/data[41][1]_i_2/O
                         net (fo=1, routed)           0.105     8.951    core/mem/add/data[41][1]_i_2_n_0
    SLICE_X80Y108        LUT6 (Prop_lut6_I3_O)        0.043     8.994 r  core/mem/add/data[41][1]_i_1/O
                         net (fo=1, routed)           0.000     8.994    core/mem/ram/data_reg[41][7]_1[1]
    SLICE_X80Y108        FDRE                                         r  core/mem/ram/data_reg[41][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.266    50.321    core/mem/ram/debug_clk
    SLICE_X80Y108        FDRE                                         r  core/mem/ram/data_reg[41][1]/C  (IS_INVERTED)
                         clock pessimism             -0.404    49.917    
                         clock uncertainty           -0.095    49.823    
    SLICE_X80Y108        FDRE (Setup_fdre_C_D)        0.038    49.861    core/mem/ram/data_reg[41][1]
  -------------------------------------------------------------------
                         required time                         49.861    
                         arrival time                          -8.994    
  -------------------------------------------------------------------
                         slack                                 40.867    

Slack (MET) :             40.919ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[53][7]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.765ns  (logic 0.941ns (10.736%)  route 7.824ns (89.264%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.311ns = ( 50.311 - 50.000 ) 
    Source Clock Delay      (SCD):    0.027ns
    Clock Pessimism Removal (CPR):    -0.331ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.391     0.027    core/mem/debug_clk
    SLICE_X75Y101        FDRE                                         r  core/mem/rs1_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y101        FDRE (Prop_fdre_C_Q)         0.223     0.250 r  core/mem/rs1_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.437     0.687    core/mem/add/Q[1]
    SLICE_X75Y102        LUT2 (Prop_lut2_I0_O)        0.043     0.730 r  core/mem/add/i__i_9/O
                         net (fo=1, routed)           0.000     0.730    core_n_256
    SLICE_X75Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.997 r  add/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     0.997    add/i__i_2_n_0
    SLICE_X75Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.050 r  add/i__i_1/CO[3]
                         net (fo=1, routed)           0.000     1.050    add/i__i_1_n_0
    SLICE_X75Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     1.199 f  add/data_reg[126][7]_i_15/O[3]
                         net (fo=1, routed)           0.482     1.681    core/mem/add/data[126][7]_i_7_0[11]
    SLICE_X74Y105        LUT4 (Prop_lut4_I0_O)        0.120     1.801 f  core/mem/add/data[126][7]_i_16/O
                         net (fo=1, routed)           0.333     2.134    core/mem/add/data[126][7]_i_16_n_0
    SLICE_X74Y105        LUT5 (Prop_lut5_I4_O)        0.043     2.177 f  core/mem/add/data[126][7]_i_4/O
                         net (fo=2, routed)           0.244     2.422    core/mem/add/rs1_data_reg_reg[30]
    SLICE_X74Y105        LUT6 (Prop_lut6_I0_O)        0.043     2.465 r  core/mem/add/data[126][7]_i_1/O
                         net (fo=1024, routed)        6.327     8.792    core/mem/ram/E[0]
    SLICE_X78Y100        FDRE                                         r  core/mem/ram/data_reg[53][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.256    50.311    core/mem/ram/debug_clk
    SLICE_X78Y100        FDRE                                         r  core/mem/ram/data_reg[53][7]/C  (IS_INVERTED)
                         clock pessimism             -0.331    49.980    
                         clock uncertainty           -0.095    49.886    
    SLICE_X78Y100        FDRE (Setup_fdre_C_CE)      -0.175    49.711    core/mem/ram/data_reg[53][7]
  -------------------------------------------------------------------
                         required time                         49.711    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                 40.919    

Slack (MET) :             41.046ns  (required time - arrival time)
  Source:                 core/mem/bhw_reg_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[31][6]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.612ns  (logic 0.533ns (6.189%)  route 8.079ns (93.811%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.321ns = ( 50.321 - 50.000 ) 
    Source Clock Delay      (SCD):    0.201ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.565     0.201    core/mem/debug_clk
    SLICE_X62Y98         FDRE                                         r  core/mem/bhw_reg_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDRE (Prop_fdre_C_Q)         0.259     0.460 f  core/mem/bhw_reg_reg[1]_rep__1/Q
                         net (fo=127, routed)         3.884     4.345    core/mem/ram/data_reg[102][6]_0
    SLICE_X99Y90         LUT2 (Prop_lut2_I0_O)        0.052     4.397 r  core/mem/ram/i___38_i_1/O
                         net (fo=104, routed)         3.404     7.801    core/mem/add/data_reg[97][7]
    SLICE_X80Y112        LUT6 (Prop_lut6_I0_O)        0.136     7.937 f  core/mem/add/i___35_i_1/O
                         net (fo=4, routed)           0.358     8.295    core/mem/add/i___35_i_1_n_0
    SLICE_X86Y112        LUT4 (Prop_lut4_I0_O)        0.043     8.338 f  core/mem/add/i___35/O
                         net (fo=1, routed)           0.433     8.770    core/mem/add/i___35_n_0
    SLICE_X84Y112        LUT6 (Prop_lut6_I5_O)        0.043     8.813 r  core/mem/add/data[31][6]_i_1/O
                         net (fo=1, routed)           0.000     8.813    core/mem/ram/data_reg[31][6]_1[6]
    SLICE_X84Y112        FDRE                                         r  core/mem/ram/data_reg[31][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.266    50.321    core/mem/ram/debug_clk
    SLICE_X84Y112        FDRE                                         r  core/mem/ram/data_reg[31][6]/C  (IS_INVERTED)
                         clock pessimism             -0.404    49.917    
                         clock uncertainty           -0.095    49.823    
    SLICE_X84Y112        FDRE (Setup_fdre_C_D)        0.037    49.860    core/mem/ram/data_reg[31][6]
  -------------------------------------------------------------------
                         required time                         49.860    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                 41.046    

Slack (MET) :             41.089ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[70][7]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.672ns  (logic 0.941ns (10.851%)  route 7.731ns (89.149%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 50.483 - 50.000 ) 
    Source Clock Delay      (SCD):    0.027ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.391     0.027    core/mem/debug_clk
    SLICE_X75Y101        FDRE                                         r  core/mem/rs1_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y101        FDRE (Prop_fdre_C_Q)         0.223     0.250 r  core/mem/rs1_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.437     0.687    core/mem/add/Q[1]
    SLICE_X75Y102        LUT2 (Prop_lut2_I0_O)        0.043     0.730 r  core/mem/add/i__i_9/O
                         net (fo=1, routed)           0.000     0.730    core_n_256
    SLICE_X75Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.997 r  add/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     0.997    add/i__i_2_n_0
    SLICE_X75Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.050 r  add/i__i_1/CO[3]
                         net (fo=1, routed)           0.000     1.050    add/i__i_1_n_0
    SLICE_X75Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     1.199 f  add/data_reg[126][7]_i_15/O[3]
                         net (fo=1, routed)           0.482     1.681    core/mem/add/data[126][7]_i_7_0[11]
    SLICE_X74Y105        LUT4 (Prop_lut4_I0_O)        0.120     1.801 f  core/mem/add/data[126][7]_i_16/O
                         net (fo=1, routed)           0.333     2.134    core/mem/add/data[126][7]_i_16_n_0
    SLICE_X74Y105        LUT5 (Prop_lut5_I4_O)        0.043     2.177 f  core/mem/add/data[126][7]_i_4/O
                         net (fo=2, routed)           0.244     2.422    core/mem/add/rs1_data_reg_reg[30]
    SLICE_X74Y105        LUT6 (Prop_lut6_I0_O)        0.043     2.465 r  core/mem/add/data[126][7]_i_1/O
                         net (fo=1024, routed)        6.234     8.699    core/mem/ram/E[0]
    SLICE_X77Y98         FDRE                                         r  core/mem/ram/data_reg[70][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.428    50.483    core/mem/ram/debug_clk
    SLICE_X77Y98         FDRE                                         r  core/mem/ram/data_reg[70][7]/C  (IS_INVERTED)
                         clock pessimism             -0.404    50.079    
                         clock uncertainty           -0.095    49.985    
    SLICE_X77Y98         FDRE (Setup_fdre_C_CE)      -0.197    49.788    core/mem/ram/data_reg[70][7]
  -------------------------------------------------------------------
                         required time                         49.788    
                         arrival time                          -8.699    
  -------------------------------------------------------------------
                         slack                                 41.089    

Slack (MET) :             41.133ns  (required time - arrival time)
  Source:                 core/mem/bhw_reg_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[31][3]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.526ns  (logic 0.533ns (6.251%)  route 7.993ns (93.749%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.321ns = ( 50.321 - 50.000 ) 
    Source Clock Delay      (SCD):    0.201ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.565     0.201    core/mem/debug_clk
    SLICE_X62Y98         FDRE                                         r  core/mem/bhw_reg_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDRE (Prop_fdre_C_Q)         0.259     0.460 f  core/mem/bhw_reg_reg[1]_rep__1/Q
                         net (fo=127, routed)         3.884     4.345    core/mem/ram/data_reg[102][6]_0
    SLICE_X99Y90         LUT2 (Prop_lut2_I0_O)        0.052     4.397 r  core/mem/ram/i___38_i_1/O
                         net (fo=104, routed)         3.404     7.801    core/mem/add/data_reg[97][7]
    SLICE_X80Y112        LUT6 (Prop_lut6_I0_O)        0.136     7.937 f  core/mem/add/i___35_i_1/O
                         net (fo=4, routed)           0.345     8.282    core/mem/add/i___35_i_1_n_0
    SLICE_X84Y112        LUT6 (Prop_lut6_I0_O)        0.043     8.325 r  core/mem/add/i___36/O
                         net (fo=1, routed)           0.360     8.685    core/mem/add/i___36_n_0
    SLICE_X84Y112        LUT6 (Prop_lut6_I3_O)        0.043     8.728 r  core/mem/add/data[31][3]_i_1/O
                         net (fo=1, routed)           0.000     8.728    core/mem/ram/data_reg[31][6]_1[3]
    SLICE_X84Y112        FDRE                                         r  core/mem/ram/data_reg[31][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.266    50.321    core/mem/ram/debug_clk
    SLICE_X84Y112        FDRE                                         r  core/mem/ram/data_reg[31][3]/C  (IS_INVERTED)
                         clock pessimism             -0.404    49.917    
                         clock uncertainty           -0.095    49.823    
    SLICE_X84Y112        FDRE (Setup_fdre_C_D)        0.038    49.861    core/mem/ram/data_reg[31][3]
  -------------------------------------------------------------------
                         required time                         49.861    
                         arrival time                          -8.728    
  -------------------------------------------------------------------
                         slack                                 41.133    

Slack (MET) :             41.135ns  (required time - arrival time)
  Source:                 core/mem/bhw_reg_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[41][3]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.527ns  (logic 0.388ns (4.550%)  route 8.139ns (95.450%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.323ns = ( 50.323 - 50.000 ) 
    Source Clock Delay      (SCD):    0.201ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.565     0.201    core/mem/debug_clk
    SLICE_X62Y98         FDRE                                         r  core/mem/bhw_reg_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDRE (Prop_fdre_C_Q)         0.259     0.460 r  core/mem/bhw_reg_reg[1]_rep__1/Q
                         net (fo=127, routed)         3.884     4.345    core/mem/ram/data_reg[102][6]_0
    SLICE_X99Y90         LUT2 (Prop_lut2_I0_O)        0.043     4.388 f  core/mem/ram/i___24_i_1/O
                         net (fo=104, routed)         3.394     7.782    core/mem/add/data_reg[97][1]
    SLICE_X95Y111        LUT6 (Prop_lut6_I5_O)        0.043     7.825 r  core/mem/add/data[41][7]_i_3/O
                         net (fo=7, routed)           0.861     8.685    core/mem/add/data[41][7]_i_3_n_0
    SLICE_X89Y112        LUT5 (Prop_lut5_I1_O)        0.043     8.728 r  core/mem/add/data[41][3]_i_1/O
                         net (fo=1, routed)           0.000     8.728    core/mem/ram/data_reg[41][7]_1[3]
    SLICE_X89Y112        FDRE                                         r  core/mem/ram/data_reg[41][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.268    50.323    core/mem/ram/debug_clk
    SLICE_X89Y112        FDRE                                         r  core/mem/ram/data_reg[41][3]/C  (IS_INVERTED)
                         clock pessimism             -0.404    49.919    
                         clock uncertainty           -0.095    49.825    
    SLICE_X89Y112        FDRE (Setup_fdre_C_D)        0.038    49.863    core/mem/ram/data_reg[41][3]
  -------------------------------------------------------------------
                         required time                         49.863    
                         arrival time                          -8.728    
  -------------------------------------------------------------------
                         slack                                 41.135    

Slack (MET) :             41.197ns  (required time - arrival time)
  Source:                 core/mem/bhw_reg_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[63][2]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.465ns  (logic 0.533ns (6.297%)  route 7.932ns (93.703%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.323ns = ( 50.323 - 50.000 ) 
    Source Clock Delay      (SCD):    0.201ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.565     0.201    core/mem/debug_clk
    SLICE_X62Y98         FDRE                                         r  core/mem/bhw_reg_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDRE (Prop_fdre_C_Q)         0.259     0.460 r  core/mem/bhw_reg_reg[1]_rep__1/Q
                         net (fo=127, routed)         3.884     4.345    core/mem/ram/data_reg[102][6]_0
    SLICE_X99Y90         LUT2 (Prop_lut2_I0_O)        0.052     4.397 f  core/mem/ram/i___38_i_1/O
                         net (fo=104, routed)         2.571     6.968    core/mem/ram/bhw_reg_reg[1]_rep__1_1
    SLICE_X59Y93         LUT6 (Prop_lut6_I0_O)        0.136     7.104 f  core/mem/ram/data[119][2]_i_2/O
                         net (fo=7, routed)           1.122     8.225    core/mem/add/data_reg[63][2]_0
    SLICE_X83Y100        LUT4 (Prop_lut4_I2_O)        0.043     8.268 r  core/mem/add/data[63][2]_i_3/O
                         net (fo=1, routed)           0.355     8.623    core/mem/add/data[63][2]_i_3_n_0
    SLICE_X83Y100        LUT6 (Prop_lut6_I3_O)        0.043     8.666 r  core/mem/add/data[63][2]_i_1/O
                         net (fo=1, routed)           0.000     8.666    core/mem/ram/data_reg[63][7]_1[2]
    SLICE_X83Y100        FDRE                                         r  core/mem/ram/data_reg[63][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.268    50.323    core/mem/ram/debug_clk
    SLICE_X83Y100        FDRE                                         r  core/mem/ram/data_reg[63][2]/C  (IS_INVERTED)
                         clock pessimism             -0.404    49.919    
                         clock uncertainty           -0.095    49.825    
    SLICE_X83Y100        FDRE (Setup_fdre_C_D)        0.038    49.863    core/mem/ram/data_reg[63][2]
  -------------------------------------------------------------------
                         required time                         49.863    
                         arrival time                          -8.666    
  -------------------------------------------------------------------
                         slack                                 41.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.100ns (37.288%)  route 0.168ns (62.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.650ns
    Source Clock Delay      (SCD):    0.465ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.648     0.465    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X61Y97         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDRE (Prop_fdre_C_Q)         0.100     0.565 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=1, routed)           0.168     0.733    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[21]_0[13]
    SLICE_X59Y104        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.814     0.650    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X59Y104        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism             -0.047     0.603    
    SLICE_X59Y104        FDRE (Hold_fdre_C_D)         0.047     0.650    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.733    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.711ns
    Source Clock Delay      (SCD):    0.455ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.638     0.455    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/aclk
    SLICE_X51Y78         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDRE (Prop_fdre_C_Q)         0.100     0.555 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[16]/Q
                         net (fo=1, routed)           0.055     0.610    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/D[16]
    SLICE_X51Y78         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.875     0.711    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/aclk
    SLICE_X51Y78         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism             -0.256     0.455    
    SLICE_X51Y78         FDRE (Hold_fdre_C_D)         0.047     0.502    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.610    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    0.404ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.587     0.404    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X61Y119        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y119        FDRE (Prop_fdre_C_Q)         0.100     0.504 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.055     0.559    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]_0[2]
    SLICE_X61Y119        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.804     0.640    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X61Y119        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism             -0.236     0.404    
    SLICE_X61Y119        FDRE (Hold_fdre_C_D)         0.044     0.448    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.448    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.895%)  route 0.057ns (36.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.759ns
    Source Clock Delay      (SCD):    0.501ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.684     0.501    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/aclk
    SLICE_X33Y87         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.100     0.601 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=1, routed)           0.057     0.657    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/D[12]
    SLICE_X32Y87         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.923     0.759    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/aclk
    SLICE_X32Y87         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism             -0.247     0.512    
    SLICE_X32Y87         FDRE (Hold_fdre_C_D)         0.032     0.544    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.544    
                         arrival time                           0.657    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.190%)  route 0.103ns (50.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.634ns
    Source Clock Delay      (SCD):    0.398ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.581     0.398    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X63Y125        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y125        FDRE (Prop_fdre_C_Q)         0.100     0.498 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.103     0.601    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[11]_0[8]
    SLICE_X58Y125        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.798     0.634    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X58Y125        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism             -0.207     0.427    
    SLICE_X58Y125        FDRE (Hold_fdre_C_D)         0.059     0.486    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.486    
                         arrival time                           0.601    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.823%)  route 0.064ns (39.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.754ns
    Source Clock Delay      (SCD):    0.496ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.679     0.496    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X37Y83         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.100     0.596 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[23]/Q
                         net (fo=2, routed)           0.064     0.660    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[23]
    SLICE_X37Y83         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.918     0.754    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X37Y83         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism             -0.258     0.496    
    SLICE_X37Y83         FDRE (Hold_fdre_C_D)         0.049     0.545    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.545    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.671%)  route 0.105ns (51.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.717ns
    Source Clock Delay      (SCD):    0.460ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.643     0.460    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X64Y87         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.100     0.560 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[25]/Q
                         net (fo=2, routed)           0.105     0.665    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[25]
    SLICE_X66Y87         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.881     0.717    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X66Y87         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[25]/C
                         clock pessimism             -0.227     0.490    
    SLICE_X66Y87         FDRE (Hold_fdre_C_D)         0.059     0.549    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.823%)  route 0.064ns (39.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.711ns
    Source Clock Delay      (SCD):    0.455ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.638     0.455    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X63Y80         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.100     0.555 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=2, routed)           0.064     0.619    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[4]
    SLICE_X63Y80         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.875     0.711    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X63Y80         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism             -0.256     0.455    
    SLICE_X63Y80         FDRE (Hold_fdre_C_D)         0.047     0.502    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.823%)  route 0.064ns (39.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.717ns
    Source Clock Delay      (SCD):    0.460ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.643     0.460    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X55Y86         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDRE (Prop_fdre_C_Q)         0.100     0.560 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=2, routed)           0.064     0.624    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[24]
    SLICE_X55Y86         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.881     0.717    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X55Y86         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[24]/C
                         clock pessimism             -0.257     0.460    
    SLICE_X55Y86         FDRE (Hold_fdre_C_D)         0.047     0.507    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.823%)  route 0.064ns (39.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.717ns
    Source Clock Delay      (SCD):    0.460ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.643     0.460    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X55Y86         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDRE (Prop_fdre_C_Q)         0.100     0.560 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[26]/Q
                         net (fo=2, routed)           0.064     0.624    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[26]
    SLICE_X55Y86         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.881     0.717    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X55Y86         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[26]/C
                         clock pessimism             -0.257     0.460    
    SLICE_X55Y86         FDRE (Hold_fdre_C_D)         0.047     0.507    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y0    data_reg[126][7]_i_3/I
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y3    CLK_GEN/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X46Y99     core/REG_PC/Q_reg[11]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X46Y103    core/REG_PC/Q_reg[13]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X50Y103    core/REG_PC/Q_reg[15]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X46Y103    core/REG_PC/Q_reg[17]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X46Y103    core/REG_PC/Q_reg[19]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X50Y96     core/REG_PC/Q_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X46Y103    core/REG_PC/Q_reg[21]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X38Y97     core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X38Y97     core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X38Y97     core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[35].pipe_reg[35][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X38Y97     core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[35].pipe_reg[35][0]_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X62Y99     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X62Y99     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X46Y95     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X46Y95     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X62Y99     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X62Y99     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X38Y97     core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X38Y97     core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X38Y97     core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[35].pipe_reg[35][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X38Y97     core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[35].pipe_reg[35][0]_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X62Y99     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X62Y99     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X46Y95     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X46Y95     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X62Y99     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X62Y99     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.332ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.259ns  (logic 1.746ns (21.140%)  route 6.513ns (78.860%))
  Logic Levels:           14  (CARRY4=2 LUT2=2 LUT4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 8.420 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.454    -2.140    vga/U12/CLK_OUT3
    SLICE_X15Y126        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.223    -1.917 r  vga/U12/h_count_reg[3]/Q
                         net (fo=542, routed)         0.648    -1.269    vga/U12/Q[1]
    SLICE_X14Y127        LUT4 (Prop_lut4_I0_O)        0.043    -1.226 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.496    -0.730    vga/U12/h_count[8]_i_2_n_0
    SLICE_X15Y127        LUT4 (Prop_lut4_I1_O)        0.050    -0.680 r  vga/U12/data_buf_reg_0_3_0_5_i_55/O
                         net (fo=72, routed)          0.511    -0.169    vga/U12/data_buf_reg_0_3_0_5_i_55_n_0
    SLICE_X16Y124        LUT5 (Prop_lut5_I0_O)        0.142    -0.027 r  vga/U12/data_buf_reg_0_3_0_5_i_52/O
                         net (fo=7, routed)           0.410     0.383    vga/U12/char_index_col[3]
    SLICE_X15Y125        LUT2 (Prop_lut2_I0_O)        0.138     0.521 r  vga/U12/data_buf_reg_0_3_0_5_i_62/O
                         net (fo=1, routed)           0.000     0.521    vga/U12/data_buf_reg_0_3_0_5_i_62_n_0
    SLICE_X15Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.788 r  vga/U12/data_buf_reg_0_3_0_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga/U12/data_buf_reg_0_3_0_5_i_21_n_0
    SLICE_X15Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     0.899 r  vga/U12/data_buf_reg_0_3_0_5_i_22/O[0]
                         net (fo=4, routed)           0.254     1.153    vga/U12/data_buf_reg_0_3_0_5_i_22_n_7
    SLICE_X14Y125        LUT2 (Prop_lut2_I0_O)        0.124     1.277 r  vga/U12/data_buf_reg_0_3_0_5_i_50/O
                         net (fo=1, routed)           0.382     1.659    vga/U12/data_buf_reg_0_3_0_5_i_50_n_0
    SLICE_X16Y125        LUT6 (Prop_lut6_I2_O)        0.043     1.702 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.302     2.004    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X16Y125        LUT6 (Prop_lut6_I0_O)        0.043     2.047 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=107, routed)         1.587     3.634    vga/data_buf_reg_0_3_12_17/ADDRB1
    SLICE_X50Y105        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     3.685 f  vga/data_buf_reg_0_3_12_17/RAMB/O
                         net (fo=1, routed)           0.461     4.146    vga/U12/number0[14]
    SLICE_X51Y107        LUT6 (Prop_lut6_I1_O)        0.138     4.284 f  vga/U12/ascii_code[6]_i_47/O
                         net (fo=1, routed)           0.000     4.284    vga/U12/ascii_code[6]_i_47_n_0
    SLICE_X51Y107        MUXF7 (Prop_muxf7_I0_O)      0.107     4.391 f  vga/U12/ascii_code_reg[6]_i_25/O
                         net (fo=7, routed)           1.066     5.456    vga/U12/number__0[2]
    SLICE_X20Y125        LUT5 (Prop_lut5_I1_O)        0.132     5.588 r  vga/U12/ascii_code[4]_i_3/O
                         net (fo=1, routed)           0.396     5.985    vga/U12/ascii_code[4]_i_3_n_0
    SLICE_X18Y129        LUT6 (Prop_lut6_I2_O)        0.134     6.119 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     6.119    vga/U12_n_80
    SLICE_X18Y129        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.326     8.420    vga/CLK_OUT1
    SLICE_X18Y129        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.832     7.589    
                         clock uncertainty           -0.201     7.387    
    SLICE_X18Y129        FDRE (Setup_fdre_C_D)        0.064     7.451    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          7.451    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.372ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.218ns  (logic 1.648ns (20.053%)  route 6.570ns (79.947%))
  Logic Levels:           14  (CARRY4=2 LUT2=2 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 8.417 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.454    -2.140    vga/U12/CLK_OUT3
    SLICE_X15Y126        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.223    -1.917 r  vga/U12/h_count_reg[3]/Q
                         net (fo=542, routed)         0.648    -1.269    vga/U12/Q[1]
    SLICE_X14Y127        LUT4 (Prop_lut4_I0_O)        0.043    -1.226 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.496    -0.730    vga/U12/h_count[8]_i_2_n_0
    SLICE_X15Y127        LUT4 (Prop_lut4_I1_O)        0.050    -0.680 r  vga/U12/data_buf_reg_0_3_0_5_i_55/O
                         net (fo=72, routed)          0.511    -0.169    vga/U12/data_buf_reg_0_3_0_5_i_55_n_0
    SLICE_X16Y124        LUT5 (Prop_lut5_I0_O)        0.142    -0.027 r  vga/U12/data_buf_reg_0_3_0_5_i_52/O
                         net (fo=7, routed)           0.410     0.383    vga/U12/char_index_col[3]
    SLICE_X15Y125        LUT2 (Prop_lut2_I0_O)        0.138     0.521 r  vga/U12/data_buf_reg_0_3_0_5_i_62/O
                         net (fo=1, routed)           0.000     0.521    vga/U12/data_buf_reg_0_3_0_5_i_62_n_0
    SLICE_X15Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.788 r  vga/U12/data_buf_reg_0_3_0_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga/U12/data_buf_reg_0_3_0_5_i_21_n_0
    SLICE_X15Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     0.899 r  vga/U12/data_buf_reg_0_3_0_5_i_22/O[0]
                         net (fo=4, routed)           0.254     1.153    vga/U12/data_buf_reg_0_3_0_5_i_22_n_7
    SLICE_X14Y125        LUT2 (Prop_lut2_I0_O)        0.124     1.277 r  vga/U12/data_buf_reg_0_3_0_5_i_50/O
                         net (fo=1, routed)           0.382     1.659    vga/U12/data_buf_reg_0_3_0_5_i_50_n_0
    SLICE_X16Y125        LUT6 (Prop_lut6_I2_O)        0.043     1.702 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.302     2.004    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X16Y125        LUT6 (Prop_lut6_I0_O)        0.043     2.047 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=107, routed)         1.387     3.433    vga/data_buf_reg_0_3_6_11/ADDRB1
    SLICE_X42Y101        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     3.484 r  vga/data_buf_reg_0_3_6_11/RAMB/O
                         net (fo=1, routed)           0.815     4.299    vga/U12/number0[8]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.138     4.437 r  vga/U12/ascii_code[2]_i_15/O
                         net (fo=1, routed)           0.000     4.437    vga/U12/ascii_code[2]_i_15_n_0
    SLICE_X51Y105        MUXF7 (Prop_muxf7_I1_O)      0.108     4.545 r  vga/U12/ascii_code_reg[2]_i_8/O
                         net (fo=3, routed)           1.026     5.570    vga/U12/number__0[0]
    SLICE_X20Y124        LUT6 (Prop_lut6_I3_O)        0.124     5.694 f  vga/U12/ascii_code[0]_inv_i_3/O
                         net (fo=1, routed)           0.340     6.035    vga/U12/ascii_code[0]_inv_i_3_n_0
    SLICE_X18Y127        LUT6 (Prop_lut6_I2_O)        0.043     6.078 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     6.078    vga/U12_n_84
    SLICE_X18Y127        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.323     8.417    vga/CLK_OUT1
    SLICE_X18Y127        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.832     7.586    
                         clock uncertainty           -0.201     7.384    
    SLICE_X18Y127        FDRE (Setup_fdre_C_D)        0.066     7.450    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.450    
                         arrival time                          -6.078    
  -------------------------------------------------------------------
                         slack                                  1.372    

Slack (MET) :             1.396ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.193ns  (logic 1.648ns (20.115%)  route 6.545ns (79.885%))
  Logic Levels:           14  (CARRY4=2 LUT2=2 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 8.417 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.454    -2.140    vga/U12/CLK_OUT3
    SLICE_X15Y126        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.223    -1.917 r  vga/U12/h_count_reg[3]/Q
                         net (fo=542, routed)         0.648    -1.269    vga/U12/Q[1]
    SLICE_X14Y127        LUT4 (Prop_lut4_I0_O)        0.043    -1.226 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.496    -0.730    vga/U12/h_count[8]_i_2_n_0
    SLICE_X15Y127        LUT4 (Prop_lut4_I1_O)        0.050    -0.680 r  vga/U12/data_buf_reg_0_3_0_5_i_55/O
                         net (fo=72, routed)          0.511    -0.169    vga/U12/data_buf_reg_0_3_0_5_i_55_n_0
    SLICE_X16Y124        LUT5 (Prop_lut5_I0_O)        0.142    -0.027 r  vga/U12/data_buf_reg_0_3_0_5_i_52/O
                         net (fo=7, routed)           0.410     0.383    vga/U12/char_index_col[3]
    SLICE_X15Y125        LUT2 (Prop_lut2_I0_O)        0.138     0.521 r  vga/U12/data_buf_reg_0_3_0_5_i_62/O
                         net (fo=1, routed)           0.000     0.521    vga/U12/data_buf_reg_0_3_0_5_i_62_n_0
    SLICE_X15Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.788 r  vga/U12/data_buf_reg_0_3_0_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga/U12/data_buf_reg_0_3_0_5_i_21_n_0
    SLICE_X15Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     0.899 r  vga/U12/data_buf_reg_0_3_0_5_i_22/O[0]
                         net (fo=4, routed)           0.254     1.153    vga/U12/data_buf_reg_0_3_0_5_i_22_n_7
    SLICE_X14Y125        LUT2 (Prop_lut2_I0_O)        0.124     1.277 r  vga/U12/data_buf_reg_0_3_0_5_i_50/O
                         net (fo=1, routed)           0.382     1.659    vga/U12/data_buf_reg_0_3_0_5_i_50_n_0
    SLICE_X16Y125        LUT6 (Prop_lut6_I2_O)        0.043     1.702 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.302     2.004    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X16Y125        LUT6 (Prop_lut6_I0_O)        0.043     2.047 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=107, routed)         1.387     3.433    vga/data_buf_reg_0_3_6_11/ADDRB1
    SLICE_X42Y101        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     3.484 r  vga/data_buf_reg_0_3_6_11/RAMB/O
                         net (fo=1, routed)           0.815     4.299    vga/U12/number0[8]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.138     4.437 r  vga/U12/ascii_code[2]_i_15/O
                         net (fo=1, routed)           0.000     4.437    vga/U12/ascii_code[2]_i_15_n_0
    SLICE_X51Y105        MUXF7 (Prop_muxf7_I1_O)      0.108     4.545 r  vga/U12/ascii_code_reg[2]_i_8/O
                         net (fo=3, routed)           0.992     5.537    vga/U12/number__0[0]
    SLICE_X20Y125        LUT6 (Prop_lut6_I3_O)        0.124     5.661 r  vga/U12/ascii_code[2]_i_3/O
                         net (fo=1, routed)           0.348     6.010    vga/U12/ascii_code[2]_i_3_n_0
    SLICE_X16Y127        LUT6 (Prop_lut6_I2_O)        0.043     6.053 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     6.053    vga/U12_n_82
    SLICE_X16Y127        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.323     8.417    vga/CLK_OUT1
    SLICE_X16Y127        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.832     7.586    
                         clock uncertainty           -0.201     7.384    
    SLICE_X16Y127        FDRE (Setup_fdre_C_D)        0.064     7.448    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          7.448    
                         arrival time                          -6.053    
  -------------------------------------------------------------------
                         slack                                  1.396    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.194ns  (logic 1.752ns (21.381%)  route 6.442ns (78.619%))
  Logic Levels:           14  (CARRY4=2 LUT2=2 LUT4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 8.420 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.454    -2.140    vga/U12/CLK_OUT3
    SLICE_X15Y126        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.223    -1.917 r  vga/U12/h_count_reg[3]/Q
                         net (fo=542, routed)         0.648    -1.269    vga/U12/Q[1]
    SLICE_X14Y127        LUT4 (Prop_lut4_I0_O)        0.043    -1.226 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.496    -0.730    vga/U12/h_count[8]_i_2_n_0
    SLICE_X15Y127        LUT4 (Prop_lut4_I1_O)        0.050    -0.680 r  vga/U12/data_buf_reg_0_3_0_5_i_55/O
                         net (fo=72, routed)          0.511    -0.169    vga/U12/data_buf_reg_0_3_0_5_i_55_n_0
    SLICE_X16Y124        LUT5 (Prop_lut5_I0_O)        0.142    -0.027 r  vga/U12/data_buf_reg_0_3_0_5_i_52/O
                         net (fo=7, routed)           0.410     0.383    vga/U12/char_index_col[3]
    SLICE_X15Y125        LUT2 (Prop_lut2_I0_O)        0.138     0.521 r  vga/U12/data_buf_reg_0_3_0_5_i_62/O
                         net (fo=1, routed)           0.000     0.521    vga/U12/data_buf_reg_0_3_0_5_i_62_n_0
    SLICE_X15Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.788 r  vga/U12/data_buf_reg_0_3_0_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga/U12/data_buf_reg_0_3_0_5_i_21_n_0
    SLICE_X15Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     0.899 r  vga/U12/data_buf_reg_0_3_0_5_i_22/O[0]
                         net (fo=4, routed)           0.254     1.153    vga/U12/data_buf_reg_0_3_0_5_i_22_n_7
    SLICE_X14Y125        LUT2 (Prop_lut2_I0_O)        0.124     1.277 r  vga/U12/data_buf_reg_0_3_0_5_i_50/O
                         net (fo=1, routed)           0.382     1.659    vga/U12/data_buf_reg_0_3_0_5_i_50_n_0
    SLICE_X16Y125        LUT6 (Prop_lut6_I2_O)        0.043     1.702 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.302     2.004    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X16Y125        LUT6 (Prop_lut6_I0_O)        0.043     2.047 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=107, routed)         1.587     3.634    vga/data_buf_reg_0_3_12_17/ADDRB1
    SLICE_X50Y105        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     3.685 r  vga/data_buf_reg_0_3_12_17/RAMB/O
                         net (fo=1, routed)           0.461     4.146    vga/U12/number0[14]
    SLICE_X51Y107        LUT6 (Prop_lut6_I1_O)        0.138     4.284 r  vga/U12/ascii_code[6]_i_47/O
                         net (fo=1, routed)           0.000     4.284    vga/U12/ascii_code[6]_i_47_n_0
    SLICE_X51Y107        MUXF7 (Prop_muxf7_I0_O)      0.107     4.391 r  vga/U12/ascii_code_reg[6]_i_25/O
                         net (fo=7, routed)           1.067     5.457    vga/U12/number__0[2]
    SLICE_X20Y125        LUT5 (Prop_lut5_I1_O)        0.134     5.591 r  vga/U12/ascii_code[6]_i_8/O
                         net (fo=1, routed)           0.325     5.916    vga/U12/ascii_code[6]_i_8_n_0
    SLICE_X16Y129        LUT6 (Prop_lut6_I2_O)        0.138     6.054 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     6.054    vga/U12_n_78
    SLICE_X16Y129        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.326     8.420    vga/CLK_OUT1
    SLICE_X16Y129        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.832     7.589    
                         clock uncertainty           -0.201     7.387    
    SLICE_X16Y129        FDRE (Setup_fdre_C_D)        0.064     7.451    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          7.451    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.148ns  (logic 1.647ns (20.214%)  route 6.501ns (79.786%))
  Logic Levels:           14  (CARRY4=2 LUT2=2 LUT4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 8.417 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.454    -2.140    vga/U12/CLK_OUT3
    SLICE_X15Y126        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.223    -1.917 r  vga/U12/h_count_reg[3]/Q
                         net (fo=542, routed)         0.648    -1.269    vga/U12/Q[1]
    SLICE_X14Y127        LUT4 (Prop_lut4_I0_O)        0.043    -1.226 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.496    -0.730    vga/U12/h_count[8]_i_2_n_0
    SLICE_X15Y127        LUT4 (Prop_lut4_I1_O)        0.050    -0.680 r  vga/U12/data_buf_reg_0_3_0_5_i_55/O
                         net (fo=72, routed)          0.511    -0.169    vga/U12/data_buf_reg_0_3_0_5_i_55_n_0
    SLICE_X16Y124        LUT5 (Prop_lut5_I0_O)        0.142    -0.027 r  vga/U12/data_buf_reg_0_3_0_5_i_52/O
                         net (fo=7, routed)           0.410     0.383    vga/U12/char_index_col[3]
    SLICE_X15Y125        LUT2 (Prop_lut2_I0_O)        0.138     0.521 r  vga/U12/data_buf_reg_0_3_0_5_i_62/O
                         net (fo=1, routed)           0.000     0.521    vga/U12/data_buf_reg_0_3_0_5_i_62_n_0
    SLICE_X15Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.788 r  vga/U12/data_buf_reg_0_3_0_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga/U12/data_buf_reg_0_3_0_5_i_21_n_0
    SLICE_X15Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     0.899 r  vga/U12/data_buf_reg_0_3_0_5_i_22/O[0]
                         net (fo=4, routed)           0.254     1.153    vga/U12/data_buf_reg_0_3_0_5_i_22_n_7
    SLICE_X14Y125        LUT2 (Prop_lut2_I0_O)        0.124     1.277 r  vga/U12/data_buf_reg_0_3_0_5_i_50/O
                         net (fo=1, routed)           0.382     1.659    vga/U12/data_buf_reg_0_3_0_5_i_50_n_0
    SLICE_X16Y125        LUT6 (Prop_lut6_I2_O)        0.043     1.702 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.302     2.004    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X16Y125        LUT6 (Prop_lut6_I0_O)        0.043     2.047 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=107, routed)         1.587     3.634    vga/data_buf_reg_0_3_12_17/ADDRB1
    SLICE_X50Y105        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     3.685 f  vga/data_buf_reg_0_3_12_17/RAMB/O
                         net (fo=1, routed)           0.461     4.146    vga/U12/number0[14]
    SLICE_X51Y107        LUT6 (Prop_lut6_I1_O)        0.138     4.284 f  vga/U12/ascii_code[6]_i_47/O
                         net (fo=1, routed)           0.000     4.284    vga/U12/ascii_code[6]_i_47_n_0
    SLICE_X51Y107        MUXF7 (Prop_muxf7_I0_O)      0.107     4.391 f  vga/U12/ascii_code_reg[6]_i_25/O
                         net (fo=7, routed)           1.067     5.457    vga/U12/number__0[2]
    SLICE_X20Y125        LUT5 (Prop_lut5_I2_O)        0.124     5.581 r  vga/U12/ascii_code[5]_i_3/O
                         net (fo=1, routed)           0.383     5.965    vga/U12/ascii_code[5]_i_3_n_0
    SLICE_X16Y127        LUT6 (Prop_lut6_I2_O)        0.043     6.008 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     6.008    vga/U12_n_79
    SLICE_X16Y127        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.323     8.417    vga/CLK_OUT1
    SLICE_X16Y127        FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.832     7.586    
                         clock uncertainty           -0.201     7.384    
    SLICE_X16Y127        FDRE (Setup_fdre_C_D)        0.065     7.449    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          7.449    
                         arrival time                          -6.008    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 1.648ns (20.237%)  route 6.496ns (79.763%))
  Logic Levels:           14  (CARRY4=2 LUT2=2 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 8.417 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.454    -2.140    vga/U12/CLK_OUT3
    SLICE_X15Y126        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.223    -1.917 r  vga/U12/h_count_reg[3]/Q
                         net (fo=542, routed)         0.648    -1.269    vga/U12/Q[1]
    SLICE_X14Y127        LUT4 (Prop_lut4_I0_O)        0.043    -1.226 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.496    -0.730    vga/U12/h_count[8]_i_2_n_0
    SLICE_X15Y127        LUT4 (Prop_lut4_I1_O)        0.050    -0.680 r  vga/U12/data_buf_reg_0_3_0_5_i_55/O
                         net (fo=72, routed)          0.511    -0.169    vga/U12/data_buf_reg_0_3_0_5_i_55_n_0
    SLICE_X16Y124        LUT5 (Prop_lut5_I0_O)        0.142    -0.027 r  vga/U12/data_buf_reg_0_3_0_5_i_52/O
                         net (fo=7, routed)           0.410     0.383    vga/U12/char_index_col[3]
    SLICE_X15Y125        LUT2 (Prop_lut2_I0_O)        0.138     0.521 r  vga/U12/data_buf_reg_0_3_0_5_i_62/O
                         net (fo=1, routed)           0.000     0.521    vga/U12/data_buf_reg_0_3_0_5_i_62_n_0
    SLICE_X15Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.788 r  vga/U12/data_buf_reg_0_3_0_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga/U12/data_buf_reg_0_3_0_5_i_21_n_0
    SLICE_X15Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     0.899 r  vga/U12/data_buf_reg_0_3_0_5_i_22/O[0]
                         net (fo=4, routed)           0.254     1.153    vga/U12/data_buf_reg_0_3_0_5_i_22_n_7
    SLICE_X14Y125        LUT2 (Prop_lut2_I0_O)        0.124     1.277 r  vga/U12/data_buf_reg_0_3_0_5_i_50/O
                         net (fo=1, routed)           0.382     1.659    vga/U12/data_buf_reg_0_3_0_5_i_50_n_0
    SLICE_X16Y125        LUT6 (Prop_lut6_I2_O)        0.043     1.702 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.302     2.004    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X16Y125        LUT6 (Prop_lut6_I0_O)        0.043     2.047 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=107, routed)         1.387     3.433    vga/data_buf_reg_0_3_6_11/ADDRB1
    SLICE_X42Y101        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     3.484 r  vga/data_buf_reg_0_3_6_11/RAMB/O
                         net (fo=1, routed)           0.815     4.299    vga/U12/number0[8]
    SLICE_X51Y105        LUT6 (Prop_lut6_I1_O)        0.138     4.437 r  vga/U12/ascii_code[2]_i_15/O
                         net (fo=1, routed)           0.000     4.437    vga/U12/ascii_code[2]_i_15_n_0
    SLICE_X51Y105        MUXF7 (Prop_muxf7_I1_O)      0.108     4.545 r  vga/U12/ascii_code_reg[2]_i_8/O
                         net (fo=3, routed)           0.988     5.533    vga/U12/number__0[0]
    SLICE_X20Y125        LUT6 (Prop_lut6_I3_O)        0.124     5.657 r  vga/U12/ascii_code[1]_i_3/O
                         net (fo=1, routed)           0.303     5.960    vga/U12/ascii_code[1]_i_3_n_0
    SLICE_X18Y127        LUT6 (Prop_lut6_I2_O)        0.043     6.003 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     6.003    vga/U12_n_83
    SLICE_X18Y127        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.323     8.417    vga/CLK_OUT1
    SLICE_X18Y127        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.832     7.586    
                         clock uncertainty           -0.201     7.384    
    SLICE_X18Y127        FDRE (Setup_fdre_C_D)        0.064     7.448    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          7.448    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.115ns  (logic 1.647ns (20.297%)  route 6.468ns (79.703%))
  Logic Levels:           14  (CARRY4=2 LUT2=2 LUT4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 8.417 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.454    -2.140    vga/U12/CLK_OUT3
    SLICE_X15Y126        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.223    -1.917 r  vga/U12/h_count_reg[3]/Q
                         net (fo=542, routed)         0.648    -1.269    vga/U12/Q[1]
    SLICE_X14Y127        LUT4 (Prop_lut4_I0_O)        0.043    -1.226 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.496    -0.730    vga/U12/h_count[8]_i_2_n_0
    SLICE_X15Y127        LUT4 (Prop_lut4_I1_O)        0.050    -0.680 r  vga/U12/data_buf_reg_0_3_0_5_i_55/O
                         net (fo=72, routed)          0.511    -0.169    vga/U12/data_buf_reg_0_3_0_5_i_55_n_0
    SLICE_X16Y124        LUT5 (Prop_lut5_I0_O)        0.142    -0.027 r  vga/U12/data_buf_reg_0_3_0_5_i_52/O
                         net (fo=7, routed)           0.410     0.383    vga/U12/char_index_col[3]
    SLICE_X15Y125        LUT2 (Prop_lut2_I0_O)        0.138     0.521 r  vga/U12/data_buf_reg_0_3_0_5_i_62/O
                         net (fo=1, routed)           0.000     0.521    vga/U12/data_buf_reg_0_3_0_5_i_62_n_0
    SLICE_X15Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.788 r  vga/U12/data_buf_reg_0_3_0_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga/U12/data_buf_reg_0_3_0_5_i_21_n_0
    SLICE_X15Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     0.899 r  vga/U12/data_buf_reg_0_3_0_5_i_22/O[0]
                         net (fo=4, routed)           0.254     1.153    vga/U12/data_buf_reg_0_3_0_5_i_22_n_7
    SLICE_X14Y125        LUT2 (Prop_lut2_I0_O)        0.124     1.277 r  vga/U12/data_buf_reg_0_3_0_5_i_50/O
                         net (fo=1, routed)           0.382     1.659    vga/U12/data_buf_reg_0_3_0_5_i_50_n_0
    SLICE_X16Y125        LUT6 (Prop_lut6_I2_O)        0.043     1.702 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.302     2.004    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X16Y125        LUT6 (Prop_lut6_I0_O)        0.043     2.047 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=107, routed)         1.587     3.634    vga/data_buf_reg_0_3_12_17/ADDRB1
    SLICE_X50Y105        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     3.685 f  vga/data_buf_reg_0_3_12_17/RAMB/O
                         net (fo=1, routed)           0.461     4.146    vga/U12/number0[14]
    SLICE_X51Y107        LUT6 (Prop_lut6_I1_O)        0.138     4.284 f  vga/U12/ascii_code[6]_i_47/O
                         net (fo=1, routed)           0.000     4.284    vga/U12/ascii_code[6]_i_47_n_0
    SLICE_X51Y107        MUXF7 (Prop_muxf7_I0_O)      0.107     4.391 f  vga/U12/ascii_code_reg[6]_i_25/O
                         net (fo=7, routed)           1.066     5.456    vga/U12/number__0[2]
    SLICE_X20Y125        LUT5 (Prop_lut5_I1_O)        0.124     5.580 r  vga/U12/ascii_code[3]_i_3/O
                         net (fo=1, routed)           0.351     5.931    vga/U12/ascii_code[3]_i_3_n_0
    SLICE_X18Y127        LUT6 (Prop_lut6_I2_O)        0.043     5.974 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     5.974    vga/U12_n_81
    SLICE_X18Y127        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.323     8.417    vga/CLK_OUT1
    SLICE_X18Y127        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.832     7.586    
                         clock uncertainty           -0.201     7.384    
    SLICE_X18Y127        FDRE (Setup_fdre_C_D)        0.065     7.449    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          7.449    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             2.857ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.513ns  (logic 0.863ns (13.250%)  route 5.650ns (86.750%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.143ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.451    -2.143    vga/U12/CLK_OUT3
    SLICE_X23Y126        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y126        FDRE (Prop_fdre_C_Q)         0.223    -1.920 r  vga/U12/v_count_reg[1]/Q
                         net (fo=25, routed)          0.784    -1.137    vga/U12/PRow[1]
    SLICE_X22Y126        LUT5 (Prop_lut5_I2_O)        0.050    -1.087 r  vga/U12/ascii_code[6]_i_13/O
                         net (fo=73, routed)          3.371     2.285    core/register/debug_addr[2]
    SLICE_X42Y93         MUXF7 (Prop_muxf7_S_O)       0.243     2.528 r  core/register/data_buf_reg_0_3_0_5_i_79/O
                         net (fo=1, routed)           0.713     3.241    core/register/data_buf_reg_0_3_0_5_i_79_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.123     3.364 r  core/register/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=1, routed)           0.000     3.364    core/register/debug_regs[0]
    SLICE_X50Y97         MUXF7 (Prop_muxf7_I0_O)      0.101     3.465 r  core/register/data_buf_reg_0_3_0_5_i_13/O
                         net (fo=1, routed)           0.328     3.794    vga/U12/data_buf_reg_0_3_0_5[0]
    SLICE_X50Y98         LUT2 (Prop_lut2_I1_O)        0.123     3.917 r  vga/U12/data_buf_reg_0_3_0_5_i_3/O
                         net (fo=1, routed)           0.453     4.370    vga/data_buf_reg_0_3_0_5/DIA0
    SLICE_X50Y102        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.261     8.355    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X50Y102        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.832     7.524    
                         clock uncertainty           -0.201     7.322    
    SLICE_X50Y102        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.226    vga/data_buf_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          7.226    
                         arrival time                          -4.370    
  -------------------------------------------------------------------
                         slack                                  2.857    

Slack (MET) :             2.995ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 0.594ns (9.527%)  route 5.641ns (90.473%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.454    -2.140    vga/U12/CLK_OUT3
    SLICE_X15Y126        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.223    -1.917 r  vga/U12/h_count_reg[3]/Q
                         net (fo=542, routed)         4.269     2.352    core/register/debug_addr[0]
    SLICE_X57Y93         LUT6 (Prop_lut6_I4_O)        0.043     2.395 r  core/register/data_buf_reg_0_3_0_5_i_138/O
                         net (fo=1, routed)           0.000     2.395    core/register/data_buf_reg_0_3_0_5_i_138_n_0
    SLICE_X57Y93         MUXF7 (Prop_muxf7_I0_O)      0.107     2.502 r  core/register/data_buf_reg_0_3_0_5_i_75/O
                         net (fo=1, routed)           0.000     2.502    core/register/data_buf_reg_0_3_0_5_i_75_n_0
    SLICE_X57Y93         MUXF8 (Prop_muxf8_I1_O)      0.043     2.545 r  core/register/data_buf_reg_0_3_0_5_i_28/O
                         net (fo=1, routed)           0.564     3.109    vga/U12/data_buf_reg_0_3_0_5_i_2_2
    SLICE_X53Y97         LUT6 (Prop_lut6_I5_O)        0.126     3.235 r  vga/U12/data_buf_reg_0_3_0_5_i_12/O
                         net (fo=1, routed)           0.531     3.766    vga/U12/debug_data[1]
    SLICE_X51Y103        LUT2 (Prop_lut2_I1_O)        0.052     3.818 r  vga/U12/data_buf_reg_0_3_0_5_i_2/O
                         net (fo=1, routed)           0.277     4.095    vga/data_buf_reg_0_3_0_5/DIA1
    SLICE_X50Y102        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.261     8.355    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X50Y102        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.832     7.524    
                         clock uncertainty           -0.201     7.322    
    SLICE_X50Y102        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.233     7.089    vga/data_buf_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.089    
                         arrival time                          -4.095    
  -------------------------------------------------------------------
                         slack                                  2.995    

Slack (MET) :             3.076ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.336ns  (logic 0.585ns (9.234%)  route 5.751ns (90.767%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 8.416 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.454    -2.140    vga/U12/CLK_OUT3
    SLICE_X15Y126        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.223    -1.917 r  vga/U12/h_count_reg[3]/Q
                         net (fo=542, routed)         4.410     2.492    core/register/debug_addr[0]
    SLICE_X55Y94         LUT6 (Prop_lut6_I4_O)        0.043     2.535 r  core/register/data_buf_reg_0_3_6_11_i_139/O
                         net (fo=1, routed)           0.000     2.535    core/register/data_buf_reg_0_3_6_11_i_139_n_0
    SLICE_X55Y94         MUXF7 (Prop_muxf7_I0_O)      0.107     2.642 r  core/register/data_buf_reg_0_3_6_11_i_78/O
                         net (fo=1, routed)           0.000     2.642    core/register/data_buf_reg_0_3_6_11_i_78_n_0
    SLICE_X55Y94         MUXF8 (Prop_muxf8_I1_O)      0.043     2.685 r  core/register/data_buf_reg_0_3_6_11_i_29/O
                         net (fo=1, routed)           0.873     3.559    vga/U12/data_buf_reg_0_3_6_11_i_6_1
    SLICE_X38Y102        LUT6 (Prop_lut6_I4_O)        0.126     3.685 r  vga/U12/data_buf_reg_0_3_6_11_i_12/O
                         net (fo=1, routed)           0.105     3.790    vga/U12/debug_data[10]
    SLICE_X38Y102        LUT2 (Prop_lut2_I1_O)        0.043     3.833 r  vga/U12/data_buf_reg_0_3_6_11_i_6/O
                         net (fo=1, routed)           0.362     4.195    vga/data_buf_reg_0_3_6_11/DIC0
    SLICE_X42Y101        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.322     8.416    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X42Y101        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
                         clock pessimism             -0.832     7.585    
                         clock uncertainty           -0.201     7.383    
    SLICE_X42Y101        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     7.271    vga/data_buf_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          7.271    
                         arrival time                          -4.195    
  -------------------------------------------------------------------
                         slack                                  3.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.156ns (20.195%)  route 0.616ns (79.805%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.629    -0.564    vga/U12/CLK_OUT3
    SLICE_X23Y126        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y126        FDRE (Prop_fdre_C_Q)         0.100    -0.464 r  vga/U12/v_count_reg[3]/Q
                         net (fo=24, routed)          0.353    -0.111    vga/U12/PRow[3]
    SLICE_X19Y123        LUT6 (Prop_lut6_I4_O)        0.028    -0.083 f  vga/U12/strdata[4]_i_2/O
                         net (fo=1, routed)           0.263     0.181    vga/U12/strdata[4]_i_2_n_0
    SLICE_X17Y122        LUT6 (Prop_lut6_I3_O)        0.028     0.209 r  vga/U12/strdata[4]_i_1/O
                         net (fo=1, routed)           0.000     0.209    vga/U12_n_53
    SLICE_X17Y122        FDRE                                         r  vga/strdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.850    -0.608    vga/CLK_OUT1
    SLICE_X17Y122        FDRE                                         r  vga/strdata_reg[4]/C
                         clock pessimism              0.339    -0.270    
                         clock uncertainty            0.201    -0.068    
    SLICE_X17Y122        FDRE (Hold_fdre_C_D)         0.060    -0.008    vga/strdata_reg[4]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.100ns (10.717%)  route 0.833ns (89.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.633    -0.560    vga/U12/CLK_OUT3
    SLICE_X17Y129        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y129        FDRE (Prop_fdre_C_Q)         0.100    -0.460 r  vga/U12/h_count_reg[0]/Q
                         net (fo=40, routed)          0.833     0.374    vga/FONT_8X16/ADDR[0]
    RAMB18_X1Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.884    -0.575    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.339    -0.236    
                         clock uncertainty            0.201    -0.035    
    RAMB18_X1Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     0.148    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.128ns (12.785%)  route 0.873ns (87.215%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.629    -0.564    vga/U12/CLK_OUT3
    SLICE_X23Y126        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y126        FDRE (Prop_fdre_C_Q)         0.100    -0.464 r  vga/U12/v_count_reg[1]/Q
                         net (fo=25, routed)          0.293    -0.171    vga/U12/PRow[1]
    SLICE_X23Y128        LUT4 (Prop_lut4_I2_O)        0.028    -0.143 r  vga/U12/BRAM_PC_VGA_0_i_1/O
                         net (fo=1, routed)           0.581     0.438    vga/FONT_8X16/ADDR[6]
    RAMB18_X1Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.884    -0.575    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.339    -0.236    
                         clock uncertainty            0.201    -0.035    
    RAMB18_X1Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.148    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.174ns (19.712%)  route 0.709ns (80.288%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.629    -0.564    vga/U12/CLK_OUT3
    SLICE_X22Y126        FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y126        FDRE (Prop_fdre_C_Q)         0.118    -0.446 r  vga/U12/v_count_reg[5]/Q
                         net (fo=14, routed)          0.259    -0.187    vga/U12/PRow[5]
    SLICE_X21Y126        LUT6 (Prop_lut6_I1_O)        0.028    -0.159 f  vga/U12/strdata[8]_i_4/O
                         net (fo=111, routed)         0.450     0.291    vga/U12/v_count_reg[6]_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I4_O)        0.028     0.319 r  vga/U12/strdata[8]_i_1/O
                         net (fo=1, routed)           0.000     0.319    vga/U12_n_75
    SLICE_X14Y119        FDRE                                         r  vga/strdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.853    -0.605    vga/CLK_OUT1
    SLICE_X14Y119        FDRE                                         r  vga/strdata_reg[8]/C
                         clock pessimism              0.339    -0.267    
                         clock uncertainty            0.201    -0.065    
    SLICE_X14Y119        FDRE (Hold_fdre_C_D)         0.087     0.022    vga/strdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.156ns (18.209%)  route 0.701ns (81.791%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.610ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.630    -0.563    vga/U12/CLK_OUT3
    SLICE_X23Y127        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDRE (Prop_fdre_C_Q)         0.100    -0.463 r  vga/U12/v_count_reg[0]/Q
                         net (fo=26, routed)          0.294    -0.169    vga/U12/PRow[0]
    SLICE_X22Y126        LUT5 (Prop_lut5_I1_O)        0.028    -0.141 r  vga/U12/strdata[41]_i_3/O
                         net (fo=88, routed)          0.407     0.266    vga/U12/v_count_reg[3]_0
    SLICE_X17Y123        LUT6 (Prop_lut6_I1_O)        0.028     0.294 r  vga/U12/strdata[44]_i_1/O
                         net (fo=1, routed)           0.000     0.294    vga/U12_n_15
    SLICE_X17Y123        FDRE                                         r  vga/strdata_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.848    -0.610    vga/CLK_OUT1
    SLICE_X17Y123        FDRE                                         r  vga/strdata_reg[44]/C
                         clock pessimism              0.339    -0.272    
                         clock uncertainty            0.201    -0.070    
    SLICE_X17Y123        FDRE (Hold_fdre_C_D)         0.060    -0.010    vga/strdata_reg[44]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[34]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.174ns (19.873%)  route 0.702ns (80.127%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.606ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.629    -0.564    vga/U12/CLK_OUT3
    SLICE_X22Y126        FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y126        FDRE (Prop_fdre_C_Q)         0.118    -0.446 r  vga/U12/v_count_reg[5]/Q
                         net (fo=14, routed)          0.259    -0.187    vga/U12/PRow[5]
    SLICE_X21Y126        LUT6 (Prop_lut6_I1_O)        0.028    -0.159 r  vga/U12/strdata[8]_i_4/O
                         net (fo=111, routed)         0.443     0.284    vga/U12/v_count_reg[6]_0
    SLICE_X15Y120        LUT6 (Prop_lut6_I5_O)        0.028     0.312 r  vga/U12/strdata[34]_i_1/O
                         net (fo=1, routed)           0.000     0.312    vga/U12_n_65
    SLICE_X15Y120        FDSE                                         r  vga/strdata_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.852    -0.606    vga/CLK_OUT1
    SLICE_X15Y120        FDSE                                         r  vga/strdata_reg[34]/C
                         clock pessimism              0.339    -0.268    
                         clock uncertainty            0.201    -0.066    
    SLICE_X15Y120        FDSE (Hold_fdse_C_D)         0.060    -0.006    vga/strdata_reg[34]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.226ns (25.138%)  route 0.673ns (74.862%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.631    -0.562    vga/U12/CLK_OUT3
    SLICE_X15Y126        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.100    -0.462 r  vga/U12/h_count_reg[3]/Q
                         net (fo=542, routed)         0.274    -0.188    vga/U12/Q[1]
    SLICE_X16Y124        LUT5 (Prop_lut5_I1_O)        0.030    -0.158 r  vga/U12/ascii_code[6]_i_20/O
                         net (fo=20, routed)          0.120    -0.038    vga/U12/ascii_code[6]_i_20_n_0
    SLICE_X18Y123        LUT6 (Prop_lut6_I1_O)        0.068     0.030 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.279     0.309    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X18Y127        LUT6 (Prop_lut6_I1_O)        0.028     0.337 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     0.337    vga/U12_n_81
    SLICE_X18Y127        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.850    -0.608    vga/CLK_OUT1
    SLICE_X18Y127        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.339    -0.270    
                         clock uncertainty            0.201    -0.068    
    SLICE_X18Y127        FDRE (Hold_fdre_C_D)         0.087     0.019    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.203ns (22.750%)  route 0.689ns (77.250%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.630    -0.563    vga/U12/CLK_OUT3
    SLICE_X22Y127        FDRE                                         r  vga/U12/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y127        FDRE (Prop_fdre_C_Q)         0.118    -0.445 r  vga/U12/v_count_reg[7]/Q
                         net (fo=16, routed)          0.241    -0.204    vga/U12/PRow[7]
    SLICE_X21Y128        LUT5 (Prop_lut5_I3_O)        0.028    -0.176 r  vga/U12/ascii_code[6]_i_11/O
                         net (fo=2, routed)           0.270     0.094    vga/U12/ascii_code[6]_i_11_n_0
    SLICE_X17Y125        LUT3 (Prop_lut3_I0_O)        0.028     0.122 f  vga/U12/ascii_code[6]_i_3/O
                         net (fo=10, routed)          0.179     0.301    vga/U12/ascii_code[6]_i_3_n_0
    SLICE_X17Y127        LUT3 (Prop_lut3_I1_O)        0.029     0.330 r  vga/U12/flag_i_1/O
                         net (fo=1, routed)           0.000     0.330    vga/U12_n_77
    SLICE_X17Y127        FDRE                                         r  vga/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.850    -0.608    vga/CLK_OUT1
    SLICE_X17Y127        FDRE                                         r  vga/flag_reg/C
                         clock pessimism              0.339    -0.270    
                         clock uncertainty            0.201    -0.068    
    SLICE_X17Y127        FDRE (Hold_fdre_C_D)         0.070     0.002    vga/flag_reg
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[38]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.156ns (17.579%)  route 0.731ns (82.421%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.630    -0.563    vga/U12/CLK_OUT3
    SLICE_X23Y127        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDRE (Prop_fdre_C_Q)         0.100    -0.463 r  vga/U12/v_count_reg[0]/Q
                         net (fo=26, routed)          0.294    -0.169    vga/U12/PRow[0]
    SLICE_X22Y126        LUT5 (Prop_lut5_I1_O)        0.028    -0.141 r  vga/U12/strdata[41]_i_3/O
                         net (fo=88, routed)          0.438     0.297    vga/U12/v_count_reg[3]_0
    SLICE_X19Y121        LUT6 (Prop_lut6_I4_O)        0.028     0.325 r  vga/U12/strdata[38]_i_1/O
                         net (fo=1, routed)           0.000     0.325    vga/U12_n_25
    SLICE_X19Y121        FDSE                                         r  vga/strdata_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.851    -0.607    vga/CLK_OUT1
    SLICE_X19Y121        FDSE                                         r  vga/strdata_reg[38]/C
                         clock pessimism              0.339    -0.269    
                         clock uncertainty            0.201    -0.067    
    SLICE_X19Y121        FDSE (Hold_fdse_C_D)         0.060    -0.007    vga/strdata_reg[38]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.131ns (13.021%)  route 0.875ns (86.979%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.630    -0.563    vga/U12/CLK_OUT3
    SLICE_X23Y127        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDRE (Prop_fdre_C_Q)         0.100    -0.463 f  vga/U12/v_count_reg[0]/Q
                         net (fo=26, routed)          0.405    -0.057    vga/U12/PRow[0]
    SLICE_X23Y125        LUT1 (Prop_lut1_I0_O)        0.031    -0.026 r  vga/U12/BRAM_PC_VGA_0_i_4/O
                         net (fo=1, routed)           0.470     0.444    vga/FONT_8X16/ADDR[3]
    RAMB18_X1Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.884    -0.575    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.339    -0.236    
                         clock uncertainty            0.201    -0.035    
    RAMB18_X1Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.142     0.107    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.336    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.894ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 core/ctrl/FUS_reg[1][6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 0.921ns (15.110%)  route 5.174ns (84.890%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -2.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 8.356 - 10.000 ) 
    Source Clock Delay      (SCD):    0.094ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.458     0.094    core/ctrl/debug_clk
    SLICE_X40Y104        FDCE                                         r  core/ctrl/FUS_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDCE (Prop_fdce_C_Q)         0.223     0.317 r  core/ctrl/FUS_reg[1][6]/Q
                         net (fo=38, routed)          0.758     1.075    core/ctrl/FUS_reg[1][10]_0[1]
    SLICE_X44Y107        LUT6 (Prop_lut6_I1_O)        0.043     1.118 f  core/ctrl/FUS[2][29]_i_35/O
                         net (fo=1, routed)           0.447     1.565    core/ctrl/FUS[2][29]_i_35_n_0
    SLICE_X43Y104        LUT6 (Prop_lut6_I3_O)        0.043     1.608 r  core/ctrl/FUS[2][29]_i_17/O
                         net (fo=1, routed)           0.331     1.939    core/ctrl/FUS[2][29]_i_17_n_0
    SLICE_X41Y102        LUT6 (Prop_lut6_I4_O)        0.043     1.982 r  core/ctrl/FUS[2][29]_i_6/O
                         net (fo=4, routed)           0.332     2.315    core/ctrl/FUS[2][29]_i_6_n_0
    SLICE_X43Y101        LUT4 (Prop_lut4_I3_O)        0.043     2.358 r  core/ctrl/register[1][31]_i_34/O
                         net (fo=117, routed)         0.879     3.237    core/ctrl/register[1][31]_i_34_n_0
    SLICE_X56Y101        LUT4 (Prop_lut4_I1_O)        0.053     3.290 r  core/ctrl/register[1][21]_i_2/O
                         net (fo=1, routed)           0.568     3.858    core/ctrl/register[1][21]_i_2_n_0
    SLICE_X50Y103        LUT6 (Prop_lut6_I0_O)        0.138     3.996 r  core/ctrl/register[1][21]_i_1/O
                         net (fo=32, routed)          0.452     4.448    core/ju/a/Wt_data[12]
    SLICE_X56Y102        LUT6 (Prop_lut6_I0_O)        0.043     4.491 r  core/ju/a/data_buf_reg_0_3_18_23_i_54/O
                         net (fo=1, routed)           0.000     4.491    core/du/data_buf_reg_0_3_18_23_i_9
    SLICE_X56Y102        MUXF7 (Prop_muxf7_I1_O)      0.117     4.608 r  core/du/data_buf_reg_0_3_18_23_i_21/O
                         net (fo=1, routed)           0.485     5.093    vga/U12/data_buf_reg_0_3_18_23_i_3_0
    SLICE_X55Y109        LUT6 (Prop_lut6_I2_O)        0.122     5.215 r  vga/U12/data_buf_reg_0_3_18_23_i_9/O
                         net (fo=1, routed)           0.526     5.741    vga/U12/debug_data[21]
    SLICE_X55Y105        LUT2 (Prop_lut2_I1_O)        0.053     5.794 r  vga/U12/data_buf_reg_0_3_18_23_i_3/O
                         net (fo=1, routed)           0.395     6.190    vga/data_buf_reg_0_3_18_23/DIB1
    SLICE_X52Y105        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.262     8.356    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X52Y105        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
                         clock pessimism             -0.832     7.525    
                         clock uncertainty           -0.215     7.310    
    SLICE_X52Y105        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.227     7.083    vga/data_buf_reg_0_3_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.083    
                         arrival time                          -6.190    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             1.002ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 1.227ns (20.189%)  route 4.850ns (79.811%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    0.027ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.391     0.027    core/mem/debug_clk
    SLICE_X75Y101        FDRE                                         r  core/mem/rs1_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y101        FDRE (Prop_fdre_C_Q)         0.223     0.250 r  core/mem/rs1_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.437     0.687    core/mem/add/Q[1]
    SLICE_X75Y102        LUT2 (Prop_lut2_I0_O)        0.043     0.730 r  core/mem/add/i__i_9/O
                         net (fo=1, routed)           0.000     0.730    core_n_256
    SLICE_X75Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     1.012 r  add/i__i_2/O[2]
                         net (fo=1144, routed)        0.927     1.939    core/mem/ram/data_reg[81][1]_0[2]
    SLICE_X87Y87         MUXF7 (Prop_muxf7_S_O)       0.242     2.181 r  core/mem/ram/Q_reg[2]_i_43/O
                         net (fo=1, routed)           0.000     2.181    core/mem/ram/Q_reg[2]_i_43_n_0
    SLICE_X87Y87         MUXF8 (Prop_muxf8_I0_O)      0.045     2.226 r  core/mem/ram/Q_reg[2]_i_15/O
                         net (fo=1, routed)           0.781     3.008    core/mem/ram/Q_reg[2]_i_15_n_0
    SLICE_X69Y92         LUT6 (Prop_lut6_I3_O)        0.126     3.134 r  core/mem/ram/Q[2]_i_4/O
                         net (fo=1, routed)           0.497     3.631    core/reg_WB_mem/Q_reg[2]_2
    SLICE_X67Y101        LUT6 (Prop_lut6_I5_O)        0.043     3.674 r  core/reg_WB_mem/Q[2]_i_1/O
                         net (fo=2, routed)           0.449     4.123    vga/U12/data_buf_reg_0_3_12_17_i_25_1[1]
    SLICE_X58Y99         LUT5 (Prop_lut5_I4_O)        0.043     4.166 r  vga/U12/data_buf_reg_0_3_0_5_i_167/O
                         net (fo=1, routed)           0.164     4.329    vga/U12/data_buf_reg_0_3_0_5_i_167_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I5_O)        0.043     4.372 r  vga/U12/data_buf_reg_0_3_0_5_i_96/O
                         net (fo=1, routed)           0.569     4.942    vga/U12/data_buf_reg_0_3_0_5_i_96_n_0
    SLICE_X47Y96         LUT5 (Prop_lut5_I4_O)        0.043     4.985 r  vga/U12/data_buf_reg_0_3_0_5_i_36/O
                         net (fo=1, routed)           0.183     5.167    vga/U12/data_buf_reg_0_3_0_5_i_36_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I2_O)        0.043     5.210 r  vga/U12/data_buf_reg_0_3_0_5_i_15/O
                         net (fo=1, routed)           0.560     5.770    vga/U12/debug_data[2]
    SLICE_X50Y99         LUT2 (Prop_lut2_I1_O)        0.051     5.821 r  vga/U12/data_buf_reg_0_3_0_5_i_5/O
                         net (fo=1, routed)           0.284     6.105    vga/data_buf_reg_0_3_0_5/DIB0
    SLICE_X50Y102        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.261     8.355    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X50Y102        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.832     7.524    
                         clock uncertainty           -0.215     7.309    
    SLICE_X50Y102        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.202     7.107    vga/data_buf_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          7.107    
                         arrival time                          -6.105    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 core/ctrl/FUS_reg[3][6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.096ns  (logic 1.184ns (19.421%)  route 4.912ns (80.579%))
  Logic Levels:           11  (LUT2=1 LUT4=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -2.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    0.094ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.458     0.094    core/ctrl/debug_clk
    SLICE_X39Y103        FDCE                                         r  core/ctrl/FUS_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDCE (Prop_fdce_C_Q)         0.223     0.317 r  core/ctrl/FUS_reg[3][6]/Q
                         net (fo=34, routed)          0.872     1.189    core/ctrl/FUS_reg[3][10]_0[0]
    SLICE_X40Y106        LUT6 (Prop_lut6_I1_O)        0.043     1.232 r  core/ctrl/FUS[3][29]_i_19/O
                         net (fo=1, routed)           0.324     1.556    core/ctrl/FUS[3][29]_i_19_n_0
    SLICE_X40Y104        LUT6 (Prop_lut6_I3_O)        0.043     1.599 f  core/ctrl/FUS[3][29]_i_14/O
                         net (fo=1, routed)           0.347     1.946    core/ctrl/FUS[3][29]_i_14_n_0
    SLICE_X39Y104        LUT6 (Prop_lut6_I3_O)        0.043     1.989 f  core/ctrl/FUS[3][29]_i_8/O
                         net (fo=2, routed)           0.435     2.425    core/ctrl/FUS[3][29]_i_8_n_0
    SLICE_X40Y103        LUT4 (Prop_lut4_I3_O)        0.055     2.480 f  core/ctrl/FUS[3][29]_i_4/O
                         net (fo=102, routed)         0.815     3.294    core/ctrl/FUS[3][29]_i_4_n_0
    SLICE_X39Y98         LUT4 (Prop_lut4_I1_O)        0.144     3.438 f  core/ctrl/register[1][31]_i_18/O
                         net (fo=1, routed)           0.360     3.799    core/ctrl/register[1][31]_i_18_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I0_O)        0.132     3.931 r  core/ctrl/register[1][31]_i_4/O
                         net (fo=32, routed)          0.471     4.402    core/ctrl/rd_ctrl[0]
    SLICE_X47Y97         LUT6 (Prop_lut6_I3_O)        0.043     4.445 r  core/ctrl/data_buf_reg_0_3_0_5_i_149/O
                         net (fo=1, routed)           0.000     4.445    core/ju/a/data_buf_reg_0_3_0_5_i_31
    SLICE_X47Y97         MUXF7 (Prop_muxf7_I1_O)      0.108     4.553 r  core/ju/a/data_buf_reg_0_3_0_5_i_80/O
                         net (fo=1, routed)           0.506     5.059    core/ctrl/data_buf_reg_0_3_0_5_i_13_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I1_O)        0.124     5.183 r  core/ctrl/data_buf_reg_0_3_0_5_i_31/O
                         net (fo=1, routed)           0.000     5.183    core/register/Test_signal[0]
    SLICE_X50Y97         MUXF7 (Prop_muxf7_I1_O)      0.103     5.286 r  core/register/data_buf_reg_0_3_0_5_i_13/O
                         net (fo=1, routed)           0.328     5.614    vga/U12/data_buf_reg_0_3_0_5[0]
    SLICE_X50Y98         LUT2 (Prop_lut2_I1_O)        0.123     5.737 r  vga/U12/data_buf_reg_0_3_0_5_i_3/O
                         net (fo=1, routed)           0.453     6.191    vga/data_buf_reg_0_3_0_5/DIA0
    SLICE_X50Y102        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.261     8.355    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X50Y102        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.832     7.524    
                         clock uncertainty           -0.215     7.309    
    SLICE_X50Y102        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.213    vga/data_buf_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          7.213    
                         arrival time                          -6.191    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 1.236ns (20.652%)  route 4.749ns (79.348%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    0.027ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.391     0.027    core/mem/debug_clk
    SLICE_X75Y101        FDRE                                         r  core/mem/rs1_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y101        FDRE (Prop_fdre_C_Q)         0.223     0.250 r  core/mem/rs1_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.437     0.687    core/mem/add/Q[1]
    SLICE_X75Y102        LUT2 (Prop_lut2_I0_O)        0.043     0.730 r  core/mem/add/i__i_9/O
                         net (fo=1, routed)           0.000     0.730    core_n_256
    SLICE_X75Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     1.012 r  add/i__i_2/O[2]
                         net (fo=1144, routed)        0.846     1.859    core/mem/ram/data_reg[81][1]_0[2]
    SLICE_X78Y84         MUXF7 (Prop_muxf7_S_O)       0.250     2.109 r  core/mem/ram/Q_reg[1]_i_22/O
                         net (fo=1, routed)           0.000     2.109    core/mem/ram/Q_reg[1]_i_22_n_0
    SLICE_X78Y84         MUXF8 (Prop_muxf8_I0_O)      0.046     2.155 r  core/mem/ram/Q_reg[1]_i_9/O
                         net (fo=1, routed)           0.407     2.562    core/mem/ram/Q_reg[1]_i_9_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I1_O)        0.125     2.687 r  core/mem/ram/Q[1]_i_3/O
                         net (fo=1, routed)           0.720     3.407    core/reg_WB_mem/Q_reg[1]_1
    SLICE_X73Y101        LUT4 (Prop_lut4_I3_O)        0.043     3.450 r  core/reg_WB_mem/Q[1]_i_1/O
                         net (fo=2, routed)           0.483     3.933    vga/U12/data_buf_reg_0_3_12_17_i_25_1[0]
    SLICE_X60Y99         LUT5 (Prop_lut5_I4_O)        0.043     3.976 r  vga/U12/data_buf_reg_0_3_0_5_i_131/O
                         net (fo=1, routed)           0.322     4.298    vga/U12/data_buf_reg_0_3_0_5_i_131_n_0
    SLICE_X57Y99         LUT6 (Prop_lut6_I5_O)        0.043     4.341 r  vga/U12/data_buf_reg_0_3_0_5_i_67/O
                         net (fo=1, routed)           0.535     4.875    vga/U12/data_buf_reg_0_3_0_5_i_67_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I4_O)        0.043     4.918 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=1, routed)           0.191     5.109    vga/U12/data_buf_reg_0_3_0_5_i_25_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I2_O)        0.043     5.152 r  vga/U12/data_buf_reg_0_3_0_5_i_12/O
                         net (fo=1, routed)           0.531     5.683    vga/U12/debug_data[1]
    SLICE_X51Y103        LUT2 (Prop_lut2_I1_O)        0.052     5.735 r  vga/U12/data_buf_reg_0_3_0_5_i_2/O
                         net (fo=1, routed)           0.277     6.012    vga/data_buf_reg_0_3_0_5/DIA1
    SLICE_X50Y102        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.261     8.355    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X50Y102        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.832     7.524    
                         clock uncertainty           -0.215     7.309    
    SLICE_X50Y102        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.233     7.076    vga/data_buf_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.076    
                         arrival time                          -6.012    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.097ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.984ns  (logic 1.374ns (22.960%)  route 4.610ns (77.040%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    0.027ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.391     0.027    core/mem/debug_clk
    SLICE_X75Y101        FDRE                                         r  core/mem/rs1_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y101        FDRE (Prop_fdre_C_Q)         0.223     0.250 r  core/mem/rs1_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.437     0.687    core/mem/add/Q[1]
    SLICE_X75Y102        LUT2 (Prop_lut2_I0_O)        0.043     0.730 r  core/mem/add/i__i_9/O
                         net (fo=1, routed)           0.000     0.730    core_n_256
    SLICE_X75Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     1.012 r  add/i__i_2/O[2]
                         net (fo=1144, routed)        0.679     1.692    core/mem/ram/data_reg[81][1]_0[2]
    SLICE_X68Y95         MUXF7 (Prop_muxf7_S_O)       0.242     1.934 r  core/mem/ram/i___227_i_19/O
                         net (fo=1, routed)           0.000     1.934    core/mem/ram/i___227_i_19_n_0
    SLICE_X68Y95         MUXF8 (Prop_muxf8_I0_O)      0.045     1.979 r  core/mem/ram/i___227_i_7/O
                         net (fo=1, routed)           0.656     2.635    core/mem/ram/i___227_i_7_n_0
    SLICE_X80Y96         LUT6 (Prop_lut6_I0_O)        0.126     2.761 r  core/mem/ram/i___227_i_2/O
                         net (fo=1, routed)           0.327     3.088    core/mem/ram_n_959
    SLICE_X80Y103        LUT4 (Prop_lut4_I2_O)        0.043     3.131 r  core/mem/i___227/O
                         net (fo=1, routed)           0.633     3.764    core/mem/ram/Q_reg[28]
    SLICE_X63Y104        LUT6 (Prop_lut6_I1_O)        0.043     3.807 r  core/mem/ram/Q[28]_i_1/O
                         net (fo=2, routed)           0.380     4.186    core/du/data_buf_reg_0_3_30_31__0_i_4_0[18]
    SLICE_X58Y106        LUT6 (Prop_lut6_I4_O)        0.043     4.229 r  core/du/data_buf_reg_0_3_24_29_i_74/O
                         net (fo=1, routed)           0.549     4.779    vga/U12/data_buf_reg_0_3_24_29_i_12_1
    SLICE_X49Y109        LUT6 (Prop_lut6_I2_O)        0.043     4.822 r  vga/U12/data_buf_reg_0_3_24_29_i_28/O
                         net (fo=1, routed)           0.000     4.822    vga/U12/core/Test_signal[28]
    SLICE_X49Y109        MUXF7 (Prop_muxf7_I1_O)      0.108     4.930 r  vga/U12/data_buf_reg_0_3_24_29_i_12/O
                         net (fo=1, routed)           0.586     5.516    vga/U12/debug_data[28]
    SLICE_X53Y107        LUT2 (Prop_lut2_I1_O)        0.133     5.649 r  vga/U12/data_buf_reg_0_3_24_29_i_6/O
                         net (fo=1, routed)           0.363     6.012    vga/data_buf_reg_0_3_24_29/DIC0
    SLICE_X52Y106        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.261     8.355    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X52Y106        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/CLK
                         clock pessimism             -0.832     7.524    
                         clock uncertainty           -0.215     7.309    
    SLICE_X52Y106        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.201     7.108    vga/data_buf_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                          7.108    
                         arrival time                          -6.012    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.931ns  (logic 1.190ns (20.065%)  route 4.741ns (79.935%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT4=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    0.027ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.391     0.027    core/mem/debug_clk
    SLICE_X75Y101        FDRE                                         r  core/mem/rs1_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y101        FDRE (Prop_fdre_C_Q)         0.223     0.250 r  core/mem/rs1_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.437     0.687    core/mem/add/Q[1]
    SLICE_X75Y102        LUT2 (Prop_lut2_I0_O)        0.043     0.730 r  core/mem/add/i__i_9/O
                         net (fo=1, routed)           0.000     0.730    core_n_256
    SLICE_X75Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     1.012 r  add/i__i_2/O[2]
                         net (fo=1144, routed)        0.963     1.976    core/mem/ram/data_reg[81][1]_0[2]
    SLICE_X90Y92         MUXF7 (Prop_muxf7_S_O)       0.250     2.226 r  core/mem/ram/Q_reg[5]_i_22/O
                         net (fo=1, routed)           0.000     2.226    core/mem/ram/Q_reg[5]_i_22_n_0
    SLICE_X90Y92         MUXF8 (Prop_muxf8_I0_O)      0.046     2.272 r  core/mem/ram/Q_reg[5]_i_9/O
                         net (fo=1, routed)           0.595     2.866    core/mem/ram/Q_reg[5]_i_9_n_0
    SLICE_X90Y98         LUT6 (Prop_lut6_I1_O)        0.125     2.991 r  core/mem/ram/Q[5]_i_3/O
                         net (fo=1, routed)           0.445     3.436    core/reg_WB_mem/Q_reg[5]_1
    SLICE_X79Y99         LUT4 (Prop_lut4_I3_O)        0.043     3.479 r  core/reg_WB_mem/Q[5]_i_1/O
                         net (fo=2, routed)           0.687     4.166    vga/U12/data_buf_reg_0_3_12_17_i_25_1[4]
    SLICE_X55Y98         LUT6 (Prop_lut6_I4_O)        0.043     4.209 r  vga/U12/data_buf_reg_0_3_0_5_i_108/O
                         net (fo=1, routed)           0.560     4.769    vga/U12/data_buf_reg_0_3_0_5_i_108_n_0
    SLICE_X47Y98         LUT6 (Prop_lut6_I5_O)        0.043     4.812 r  vga/U12/data_buf_reg_0_3_0_5_i_40/O
                         net (fo=1, routed)           0.278     5.090    vga/U12/data_buf_reg_0_3_0_5_i_40_n_0
    SLICE_X43Y99         LUT6 (Prop_lut6_I2_O)        0.043     5.133 r  vga/U12/data_buf_reg_0_3_0_5_i_16/O
                         net (fo=1, routed)           0.231     5.365    vga/U12/debug_data[5]
    SLICE_X43Y99         LUT2 (Prop_lut2_I1_O)        0.049     5.414 r  vga/U12/data_buf_reg_0_3_0_5_i_6/O
                         net (fo=1, routed)           0.544     5.958    vga/data_buf_reg_0_3_0_5/DIC1
    SLICE_X50Y102        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.261     8.355    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X50Y102        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.832     7.524    
                         clock uncertainty           -0.215     7.309    
    SLICE_X50Y102        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.240     7.069    vga/data_buf_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.069    
                         arrival time                          -5.958    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 core/ctrl/FUS_reg[1][6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 0.898ns (15.351%)  route 4.952ns (84.649%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -2.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    0.094ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.458     0.094    core/ctrl/debug_clk
    SLICE_X40Y104        FDCE                                         r  core/ctrl/FUS_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDCE (Prop_fdce_C_Q)         0.223     0.317 r  core/ctrl/FUS_reg[1][6]/Q
                         net (fo=38, routed)          0.758     1.075    core/ctrl/FUS_reg[1][10]_0[1]
    SLICE_X44Y107        LUT6 (Prop_lut6_I1_O)        0.043     1.118 f  core/ctrl/FUS[2][29]_i_35/O
                         net (fo=1, routed)           0.447     1.565    core/ctrl/FUS[2][29]_i_35_n_0
    SLICE_X43Y104        LUT6 (Prop_lut6_I3_O)        0.043     1.608 r  core/ctrl/FUS[2][29]_i_17/O
                         net (fo=1, routed)           0.331     1.939    core/ctrl/FUS[2][29]_i_17_n_0
    SLICE_X41Y102        LUT6 (Prop_lut6_I4_O)        0.043     1.982 r  core/ctrl/FUS[2][29]_i_6/O
                         net (fo=4, routed)           0.332     2.315    core/ctrl/FUS[2][29]_i_6_n_0
    SLICE_X43Y101        LUT4 (Prop_lut4_I3_O)        0.043     2.358 r  core/ctrl/register[1][31]_i_34/O
                         net (fo=117, routed)         0.911     3.269    core/ctrl/register[1][31]_i_34_n_0
    SLICE_X55Y99         LUT4 (Prop_lut4_I1_O)        0.049     3.318 r  core/ctrl/register[1][4]_i_2/O
                         net (fo=1, routed)           0.585     3.902    core/ctrl/register[1][4]_i_2_n_0
    SLICE_X51Y102        LUT6 (Prop_lut6_I0_O)        0.136     4.038 r  core/ctrl/register[1][4]_i_1/O
                         net (fo=32, routed)          0.491     4.530    core/ctrl/Wt_data[4]
    SLICE_X45Y99         LUT6 (Prop_lut6_I0_O)        0.043     4.573 r  core/ctrl/data_buf_reg_0_3_0_5_i_116/O
                         net (fo=1, routed)           0.000     4.573    vga/U12/data_buf_reg_0_3_0_5_i_17_1
    SLICE_X45Y99         MUXF7 (Prop_muxf7_I1_O)      0.108     4.681 r  vga/U12/data_buf_reg_0_3_0_5_i_44/O
                         net (fo=1, routed)           0.243     4.923    vga/U12/data_buf_reg_0_3_0_5_i_44_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I2_O)        0.124     5.047 r  vga/U12/data_buf_reg_0_3_0_5_i_17/O
                         net (fo=1, routed)           0.319     5.366    vga/U12/debug_data[4]
    SLICE_X43Y99         LUT2 (Prop_lut2_I1_O)        0.043     5.409 r  vga/U12/data_buf_reg_0_3_0_5_i_7/O
                         net (fo=1, routed)           0.535     5.944    vga/data_buf_reg_0_3_0_5/DIC0
    SLICE_X50Y102        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.261     8.355    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X50Y102        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.832     7.524    
                         clock uncertainty           -0.215     7.309    
    SLICE_X50Y102        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     7.197    vga/data_buf_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          7.197    
                         arrival time                          -5.944    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 core/ctrl/FUS_reg[3][6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.831ns  (logic 0.899ns (15.416%)  route 4.932ns (84.584%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -2.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    0.094ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.458     0.094    core/ctrl/debug_clk
    SLICE_X39Y103        FDCE                                         r  core/ctrl/FUS_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDCE (Prop_fdce_C_Q)         0.223     0.317 r  core/ctrl/FUS_reg[3][6]/Q
                         net (fo=34, routed)          0.872     1.189    core/ctrl/FUS_reg[3][10]_0[0]
    SLICE_X40Y106        LUT6 (Prop_lut6_I1_O)        0.043     1.232 f  core/ctrl/FUS[3][29]_i_19/O
                         net (fo=1, routed)           0.324     1.556    core/ctrl/FUS[3][29]_i_19_n_0
    SLICE_X40Y104        LUT6 (Prop_lut6_I3_O)        0.043     1.599 r  core/ctrl/FUS[3][29]_i_14/O
                         net (fo=1, routed)           0.347     1.946    core/ctrl/FUS[3][29]_i_14_n_0
    SLICE_X39Y104        LUT6 (Prop_lut6_I3_O)        0.043     1.989 r  core/ctrl/FUS[3][29]_i_8/O
                         net (fo=2, routed)           0.435     2.425    core/ctrl/FUS[3][29]_i_8_n_0
    SLICE_X40Y103        LUT4 (Prop_lut4_I3_O)        0.055     2.480 r  core/ctrl/FUS[3][29]_i_4/O
                         net (fo=102, routed)         1.067     3.546    core/ctrl/FUS[3][29]_i_4_n_0
    SLICE_X59Y100        LUT6 (Prop_lut6_I1_O)        0.137     3.683 r  core/ctrl/register[1][12]_i_4/O
                         net (fo=1, routed)           0.459     4.142    core/ctrl/register[1][12]_i_4_n_0
    SLICE_X59Y100        LUT6 (Prop_lut6_I2_O)        0.043     4.185 r  core/ctrl/register[1][12]_i_1/O
                         net (fo=32, routed)          0.353     4.538    core/ju/a/Wt_data[4]
    SLICE_X58Y99         LUT6 (Prop_lut6_I0_O)        0.043     4.581 r  core/ju/a/data_buf_reg_0_3_12_17_i_46/O
                         net (fo=1, routed)           0.000     4.581    core/du/data_buf_reg_0_3_12_17_i_8
    SLICE_X58Y99         MUXF7 (Prop_muxf7_I1_O)      0.103     4.684 r  core/du/data_buf_reg_0_3_12_17_i_17/O
                         net (fo=1, routed)           0.466     5.150    vga/U12/data_buf_reg_0_3_12_17_i_2_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I2_O)        0.123     5.273 r  vga/U12/data_buf_reg_0_3_12_17_i_8/O
                         net (fo=1, routed)           0.405     5.678    vga/U12/debug_data[12]
    SLICE_X51Y103        LUT2 (Prop_lut2_I1_O)        0.043     5.721 r  vga/U12/data_buf_reg_0_3_12_17_i_2/O
                         net (fo=1, routed)           0.204     5.926    vga/data_buf_reg_0_3_12_17/DIA0
    SLICE_X50Y105        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.261     8.355    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X50Y105        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/CLK
                         clock pessimism             -0.832     7.524    
                         clock uncertainty           -0.215     7.309    
    SLICE_X50Y105        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.213    vga/data_buf_reg_0_3_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          7.213    
                         arrival time                          -5.926    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 core/ctrl/FUS_reg[3][28]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.694ns  (logic 1.097ns (19.264%)  route 4.597ns (80.736%))
  Logic Levels:           11  (LUT2=2 LUT6=7 MUXF7=2)
  Clock Path Skew:        -2.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    0.091ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.455     0.091    core/ctrl/debug_clk
    SLICE_X43Y107        FDCE                                         r  core/ctrl/FUS_reg[3][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDCE (Prop_fdce_C_Q)         0.223     0.314 f  core/ctrl/FUS_reg[3][28]/Q
                         net (fo=14, routed)          0.505     0.819    core/ctrl/p_0_in43_in
    SLICE_X44Y108        LUT2 (Prop_lut2_I0_O)        0.053     0.872 f  core/ctrl/rs1_data_reg[31]_i_18/O
                         net (fo=3, routed)           0.358     1.230    core/ctrl/rs1_data_reg[31]_i_18_n_0
    SLICE_X45Y108        LUT6 (Prop_lut6_I0_O)        0.135     1.365 r  core/ctrl/rs1_data_reg[31]_i_29/O
                         net (fo=3, routed)           0.338     1.703    core/ctrl/rs1_data_reg[31]_i_29_n_0
    SLICE_X47Y108        LUT6 (Prop_lut6_I5_O)        0.043     1.746 r  core/ctrl/rs1_data_reg[31]_i_24/O
                         net (fo=64, routed)          0.763     2.510    core/register/rs1_addr_ctrl[0]
    SLICE_X44Y122        LUT6 (Prop_lut6_I4_O)        0.043     2.553 r  core/register/rs1_data_reg[25]_i_11/O
                         net (fo=1, routed)           0.000     2.553    core/register/rs1_data_reg[25]_i_11_n_0
    SLICE_X44Y122        MUXF7 (Prop_muxf7_I1_O)      0.108     2.661 r  core/register/rs1_data_reg_reg[25]_i_4/O
                         net (fo=1, routed)           0.536     3.197    core/register/rs1_data_reg_reg[25]_i_4_n_0
    SLICE_X47Y120        LUT6 (Prop_lut6_I3_O)        0.124     3.321 r  core/register/rs1_data_reg[25]_i_1/O
                         net (fo=6, routed)           0.520     3.841    core/mux_imm_ALU_RO_A/A_reg[31]_0[21]
    SLICE_X49Y110        LUT6 (Prop_lut6_I4_O)        0.043     3.884 r  core/mux_imm_ALU_RO_A/A[25]_i_1/O
                         net (fo=2, routed)           0.245     4.129    vga/U12/ALUA[20]
    SLICE_X48Y111        LUT6 (Prop_lut6_I1_O)        0.043     4.172 r  vga/U12/data_buf_reg_0_3_24_29_i_32/O
                         net (fo=1, routed)           0.000     4.172    vga/U12/data_buf_reg_0_3_24_29_i_32_n_0
    SLICE_X48Y111        MUXF7 (Prop_muxf7_I1_O)      0.108     4.280 r  vga/U12/data_buf_reg_0_3_24_29_i_14/O
                         net (fo=1, routed)           0.608     4.889    vga/U12/data_buf_reg_0_3_24_29_i_14_n_0
    SLICE_X58Y106        LUT6 (Prop_lut6_I3_O)        0.124     5.013 r  vga/U12/data_buf_reg_0_3_24_29_i_7/O
                         net (fo=1, routed)           0.435     5.448    vga/U12/debug_data[25]
    SLICE_X56Y106        LUT2 (Prop_lut2_I1_O)        0.050     5.498 r  vga/U12/data_buf_reg_0_3_24_29_i_1/O
                         net (fo=1, routed)           0.288     5.786    vga/data_buf_reg_0_3_24_29/DIA1
    SLICE_X52Y106        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.261     8.355    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X52Y106        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/CLK
                         clock pessimism             -0.832     7.524    
                         clock uncertainty           -0.215     7.309    
    SLICE_X52Y106        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.231     7.078    vga/data_buf_reg_0_3_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.078    
                         arrival time                          -5.786    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 core/ctrl/FUS_reg[3][6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.670ns  (logic 0.924ns (16.297%)  route 4.746ns (83.703%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -2.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    0.094ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.458     0.094    core/ctrl/debug_clk
    SLICE_X39Y103        FDCE                                         r  core/ctrl/FUS_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDCE (Prop_fdce_C_Q)         0.223     0.317 r  core/ctrl/FUS_reg[3][6]/Q
                         net (fo=34, routed)          0.872     1.189    core/ctrl/FUS_reg[3][10]_0[0]
    SLICE_X40Y106        LUT6 (Prop_lut6_I1_O)        0.043     1.232 f  core/ctrl/FUS[3][29]_i_19/O
                         net (fo=1, routed)           0.324     1.556    core/ctrl/FUS[3][29]_i_19_n_0
    SLICE_X40Y104        LUT6 (Prop_lut6_I3_O)        0.043     1.599 r  core/ctrl/FUS[3][29]_i_14/O
                         net (fo=1, routed)           0.347     1.946    core/ctrl/FUS[3][29]_i_14_n_0
    SLICE_X39Y104        LUT6 (Prop_lut6_I3_O)        0.043     1.989 r  core/ctrl/FUS[3][29]_i_8/O
                         net (fo=2, routed)           0.435     2.425    core/ctrl/FUS[3][29]_i_8_n_0
    SLICE_X40Y103        LUT4 (Prop_lut4_I3_O)        0.055     2.480 r  core/ctrl/FUS[3][29]_i_4/O
                         net (fo=102, routed)         0.533     3.012    core/ctrl/FUS[3][29]_i_4_n_0
    SLICE_X46Y102        LUT5 (Prop_lut5_I1_O)        0.137     3.149 r  core/ctrl/register[1][31]_i_12/O
                         net (fo=36, routed)          0.856     4.005    core/ctrl/register[1][31]_i_12_n_0
    SLICE_X56Y103        LUT6 (Prop_lut6_I3_O)        0.043     4.048 r  core/ctrl/register[1][29]_i_1/O
                         net (fo=32, routed)          0.322     4.370    core/ju/a/Wt_data[20]
    SLICE_X55Y103        LUT6 (Prop_lut6_I0_O)        0.043     4.413 r  core/ju/a/data_buf_reg_0_3_24_29_i_65/O
                         net (fo=1, routed)           0.444     4.858    vga/U12/data_buf_reg_0_3_24_29_i_11_0
    SLICE_X53Y106        LUT6 (Prop_lut6_I1_O)        0.043     4.901 r  vga/U12/data_buf_reg_0_3_24_29_i_26/O
                         net (fo=1, routed)           0.000     4.901    vga/U12/core/Test_signal[29]
    SLICE_X53Y106        MUXF7 (Prop_muxf7_I1_O)      0.122     5.023 r  vga/U12/data_buf_reg_0_3_24_29_i_11/O
                         net (fo=1, routed)           0.327     5.350    vga/U12/debug_data[29]
    SLICE_X55Y106        LUT2 (Prop_lut2_I1_O)        0.129     5.479 r  vga/U12/data_buf_reg_0_3_24_29_i_5/O
                         net (fo=1, routed)           0.285     5.764    vga/data_buf_reg_0_3_24_29/DIC1
    SLICE_X52Y106        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.261     8.355    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X52Y106        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/CLK
                         clock pessimism             -0.832     7.524    
                         clock uncertainty           -0.215     7.309    
    SLICE_X52Y106        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.239     7.070    vga/data_buf_reg_0_3_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.070    
                         arrival time                          -5.764    
  -------------------------------------------------------------------
                         slack                                  1.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 core/register/register_reg[7][11]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        0.791ns  (logic 0.309ns (39.054%)  route 0.482ns (60.946%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns = ( 49.392 - 50.000 ) 
    Source Clock Delay      (SCD):    0.444ns = ( 50.444 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    49.468    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    49.496 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    49.791    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.817 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.627    50.444    core/register/debug_clk
    SLICE_X47Y107        FDCE                                         r  core/register/register_reg[7][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y107        FDCE (Prop_fdce_C_Q)         0.107    50.551 r  core/register/register_reg[7][11]/Q
                         net (fo=3, routed)           0.113    50.664    core/register/register_reg[7]_171[11]
    SLICE_X49Y106        LUT6 (Prop_lut6_I0_O)        0.028    50.692 r  core/register/data_buf_reg_0_3_6_11_i_132/O
                         net (fo=1, routed)           0.000    50.692    core/register/data_buf_reg_0_3_6_11_i_132_n_0
    SLICE_X49Y106        MUXF7 (Prop_muxf7_I1_O)      0.059    50.751 r  core/register/data_buf_reg_0_3_6_11_i_71/O
                         net (fo=1, routed)           0.000    50.751    core/register/data_buf_reg_0_3_6_11_i_71_n_0
    SLICE_X49Y106        MUXF8 (Prop_muxf8_I0_O)      0.017    50.768 r  core/register/data_buf_reg_0_3_6_11_i_26/O
                         net (fo=1, routed)           0.226    50.994    vga/U12/data_buf_reg_0_3_6_11_i_5_1
    SLICE_X45Y102        LUT6 (Prop_lut6_I5_O)        0.070    51.064 r  vga/U12/data_buf_reg_0_3_6_11_i_11/O
                         net (fo=1, routed)           0.049    51.113    vga/U12/debug_data[11]
    SLICE_X45Y102        LUT2 (Prop_lut2_I1_O)        0.028    51.141 r  vga/U12/data_buf_reg_0_3_6_11_i_5/O
                         net (fo=1, routed)           0.094    51.235    vga/data_buf_reg_0_3_6_11/DIC1
    SLICE_X42Y101        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.850    49.392    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X42Y101        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
                         clock pessimism              0.339    49.730    
                         clock uncertainty            0.215    49.945    
    SLICE_X42Y101        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106    50.051    vga/data_buf_reg_0_3_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                        -50.051    
                         arrival time                          51.235    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.243ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.285ns (33.598%)  route 0.563ns (66.402%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns
    Source Clock Delay      (SCD):    0.413ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.596     0.413    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X54Y101        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.118     0.531 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=2, routed)           0.143     0.674    core/du/D[13]
    SLICE_X56Y100        LUT6 (Prop_lut6_I0_O)        0.028     0.702 r  core/du/data_buf_reg_0_3_12_17_i_37/O
                         net (fo=1, routed)           0.000     0.702    core/du/data_buf_reg_0_3_12_17_i_37_n_0
    SLICE_X56Y100        MUXF7 (Prop_muxf7_I0_O)      0.043     0.745 r  core/du/data_buf_reg_0_3_12_17_i_13/O
                         net (fo=1, routed)           0.216     0.961    vga/U12/data_buf_reg_0_3_12_17_i_1_0
    SLICE_X52Y104        LUT6 (Prop_lut6_I2_O)        0.068     1.029 r  vga/U12/data_buf_reg_0_3_12_17_i_7/O
                         net (fo=1, routed)           0.098     1.128    vga/U12/debug_data[13]
    SLICE_X51Y104        LUT2 (Prop_lut2_I1_O)        0.028     1.156 r  vga/U12/data_buf_reg_0_3_12_17_i_1/O
                         net (fo=1, routed)           0.106     1.261    vga/data_buf_reg_0_3_12_17/DIA1
    SLICE_X50Y105        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.815    -0.643    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X50Y105        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
                         clock pessimism              0.339    -0.305    
                         clock uncertainty            0.215    -0.090    
    SLICE_X50Y105        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.018    vga/data_buf_reg_0_3_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.272ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.292ns (32.426%)  route 0.609ns (67.574%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns
    Source Clock Delay      (SCD):    0.413ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.596     0.413    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X54Y102        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.118     0.531 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[18]/Q
                         net (fo=2, routed)           0.121     0.652    core/du/D[18]
    SLICE_X57Y102        LUT6 (Prop_lut6_I0_O)        0.028     0.680 r  core/du/data_buf_reg_0_3_18_23_i_45/O
                         net (fo=1, routed)           0.000     0.680    core/du/data_buf_reg_0_3_18_23_i_45_n_0
    SLICE_X57Y102        MUXF7 (Prop_muxf7_I0_O)      0.050     0.730 r  core/du/data_buf_reg_0_3_18_23_i_17/O
                         net (fo=1, routed)           0.179     0.908    vga/U12/data_buf_reg_0_3_18_23_i_2_0
    SLICE_X55Y106        LUT6 (Prop_lut6_I2_O)        0.068     0.976 r  vga/U12/data_buf_reg_0_3_18_23_i_8/O
                         net (fo=1, routed)           0.120     1.097    vga/U12/debug_data[18]
    SLICE_X56Y106        LUT2 (Prop_lut2_I1_O)        0.028     1.125 r  vga/U12/data_buf_reg_0_3_18_23_i_2/O
                         net (fo=1, routed)           0.189     1.313    vga/data_buf_reg_0_3_18_23/DIA0
    SLICE_X52Y105        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.815    -0.643    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X52Y105        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
                         clock pessimism              0.339    -0.305    
                         clock uncertainty            0.215    -0.090    
    SLICE_X52Y105        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.041    vga/data_buf_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.287ns  (arrival time - required time)
  Source:                 core/register/register_reg[23][12]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        0.916ns  (logic 0.325ns (35.467%)  route 0.591ns (64.534%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns = ( 49.357 - 50.000 ) 
    Source Clock Delay      (SCD):    0.412ns = ( 50.412 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    49.468    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    49.496 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    49.791    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.817 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.595    50.412    core/register/debug_clk
    SLICE_X50Y109        FDCE                                         r  core/register/register_reg[23][12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDCE (Prop_fdce_C_Q)         0.123    50.535 r  core/register/register_reg[23][12]/Q
                         net (fo=3, routed)           0.068    50.603    core/register/register_reg[23]_187[12]
    SLICE_X51Y109        LUT6 (Prop_lut6_I0_O)        0.028    50.631 r  core/register/data_buf_reg_0_3_12_17_i_100/O
                         net (fo=1, routed)           0.000    50.631    core/register/data_buf_reg_0_3_12_17_i_100_n_0
    SLICE_X51Y109        MUXF7 (Prop_muxf7_I1_O)      0.059    50.690 r  core/register/data_buf_reg_0_3_12_17_i_49/O
                         net (fo=1, routed)           0.000    50.690    core/register/data_buf_reg_0_3_12_17_i_49_n_0
    SLICE_X51Y109        MUXF8 (Prop_muxf8_I0_O)      0.017    50.707 r  core/register/data_buf_reg_0_3_12_17_i_19/O
                         net (fo=1, routed)           0.217    50.924    vga/U12/data_buf_reg_0_3_12_17_i_2_1
    SLICE_X51Y106        LUT6 (Prop_lut6_I4_O)        0.070    50.994 r  vga/U12/data_buf_reg_0_3_12_17_i_8/O
                         net (fo=1, routed)           0.205    51.199    vga/U12/debug_data[12]
    SLICE_X51Y103        LUT2 (Prop_lut2_I1_O)        0.028    51.227 r  vga/U12/data_buf_reg_0_3_12_17_i_2/O
                         net (fo=1, routed)           0.101    51.328    vga/data_buf_reg_0_3_12_17/DIA0
    SLICE_X50Y105        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.815    49.357    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X50Y105        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/CLK
                         clock pessimism              0.339    49.695    
                         clock uncertainty            0.215    49.910    
    SLICE_X50Y105        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131    50.041    vga/data_buf_reg_0_3_12_17/RAMA
  -------------------------------------------------------------------
                         required time                        -50.041    
                         arrival time                          51.328    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.292ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.285ns (31.782%)  route 0.612ns (68.218%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns
    Source Clock Delay      (SCD):    0.413ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.596     0.413    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X54Y102        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.118     0.531 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[19]/Q
                         net (fo=2, routed)           0.146     0.677    core/du/D[19]
    SLICE_X56Y104        LUT6 (Prop_lut6_I0_O)        0.028     0.705 r  core/du/data_buf_reg_0_3_18_23_i_37/O
                         net (fo=1, routed)           0.000     0.705    core/du/data_buf_reg_0_3_18_23_i_37_n_0
    SLICE_X56Y104        MUXF7 (Prop_muxf7_I0_O)      0.043     0.748 r  core/du/data_buf_reg_0_3_18_23_i_13/O
                         net (fo=1, routed)           0.163     0.911    vga/U12/data_buf_reg_0_3_18_23_i_1_0
    SLICE_X56Y105        LUT6 (Prop_lut6_I2_O)        0.068     0.979 r  vga/U12/data_buf_reg_0_3_18_23_i_7/O
                         net (fo=1, routed)           0.123     1.102    vga/U12/debug_data[19]
    SLICE_X56Y105        LUT2 (Prop_lut2_I1_O)        0.028     1.130 r  vga/U12/data_buf_reg_0_3_18_23_i_1/O
                         net (fo=1, routed)           0.180     1.310    vga/data_buf_reg_0_3_18_23/DIA1
    SLICE_X52Y105        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.815    -0.643    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X52Y105        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism              0.339    -0.305    
                         clock uncertainty            0.215    -0.090    
    SLICE_X52Y105        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.018    vga/data_buf_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][17]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.292ns (32.522%)  route 0.606ns (67.478%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.594     0.411    core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X58Y107        FDRE                                         r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y107        FDRE (Prop_fdre_C_Q)         0.118     0.529 r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][17]/Q
                         net (fo=2, routed)           0.280     0.809    core/du/data_buf_reg_0_3_30_31__0_i_4[8]
    SLICE_X55Y105        LUT6 (Prop_lut6_I1_O)        0.028     0.837 r  core/du/data_buf_reg_0_3_12_17_i_69/O
                         net (fo=1, routed)           0.000     0.837    core/du/data_buf_reg_0_3_12_17_i_69_n_0
    SLICE_X55Y105        MUXF7 (Prop_muxf7_I0_O)      0.050     0.887 r  core/du/data_buf_reg_0_3_12_17_i_29/O
                         net (fo=1, routed)           0.107     0.994    vga/U12/data_buf_reg_0_3_12_17_i_5_0
    SLICE_X53Y105        LUT6 (Prop_lut6_I2_O)        0.068     1.062 r  vga/U12/data_buf_reg_0_3_12_17_i_11/O
                         net (fo=1, routed)           0.076     1.138    vga/U12/debug_data[17]
    SLICE_X53Y105        LUT2 (Prop_lut2_I1_O)        0.028     1.166 r  vga/U12/data_buf_reg_0_3_12_17_i_5/O
                         net (fo=1, routed)           0.143     1.309    vga/data_buf_reg_0_3_12_17/DIC1
    SLICE_X50Y105        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.815    -0.643    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X50Y105        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/CLK
                         clock pessimism              0.339    -0.305    
                         clock uncertainty            0.215    -0.090    
    SLICE_X50Y105        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     0.016    vga/data_buf_reg_0_3_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.299ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31__0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.285ns (30.796%)  route 0.640ns (69.204%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.644ns
    Source Clock Delay      (SCD):    0.412ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.595     0.412    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X54Y105        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDRE (Prop_fdre_C_Q)         0.118     0.530 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[31]/Q
                         net (fo=2, routed)           0.084     0.614    core/du/D[31]
    SLICE_X55Y105        LUT6 (Prop_lut6_I0_O)        0.028     0.642 r  core/du/data_buf_reg_0_3_30_31__0_i_10/O
                         net (fo=1, routed)           0.278     0.920    vga/U12/data_buf_reg_0_3_30_31__0_i_2_1
    SLICE_X54Y111        LUT6 (Prop_lut6_I2_O)        0.028     0.948 r  vga/U12/data_buf_reg_0_3_30_31__0_i_4/O
                         net (fo=1, routed)           0.000     0.948    vga/U12/core/Test_signal[31]
    SLICE_X54Y111        MUXF7 (Prop_muxf7_I1_O)      0.043     0.991 r  vga/U12/data_buf_reg_0_3_30_31__0_i_2/O
                         net (fo=1, routed)           0.122     1.113    vga/U12/debug_data[31]
    SLICE_X54Y111        LUT2 (Prop_lut2_I1_O)        0.068     1.181 r  vga/U12/data_buf_reg_0_3_30_31__0_i_1/O
                         net (fo=2, routed)           0.157     1.337    vga/data_buf_reg_0_3_30_31__0/D
    SLICE_X52Y109        RAMD32                                       r  vga/data_buf_reg_0_3_30_31__0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.814    -0.644    vga/data_buf_reg_0_3_30_31__0/WCLK
    SLICE_X52Y109        RAMD32                                       r  vga/data_buf_reg_0_3_30_31__0/SP/CLK
                         clock pessimism              0.339    -0.306    
                         clock uncertainty            0.215    -0.091    
    SLICE_X52Y109        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.038    vga/data_buf_reg_0_3_30_31__0/SP
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.307ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.230ns (25.051%)  route 0.688ns (74.949%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    0.465ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.648     0.465    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X54Y99         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.118     0.583 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[6]/Q
                         net (fo=2, routed)           0.096     0.679    vga/U12/data_buf_reg_0_3_12_17_i_25_0[5]
    SLICE_X55Y98         LUT6 (Prop_lut6_I0_O)        0.028     0.707 r  vga/U12/data_buf_reg_0_3_6_11_i_41/O
                         net (fo=1, routed)           0.108     0.815    vga/U12/data_buf_reg_0_3_6_11_i_41_n_0
    SLICE_X52Y98         LUT6 (Prop_lut6_I5_O)        0.028     0.843 r  vga/U12/data_buf_reg_0_3_6_11_i_15/O
                         net (fo=1, routed)           0.256     1.099    vga/U12/data_buf_reg_0_3_6_11_i_15_n_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I2_O)        0.028     1.127 r  vga/U12/data_buf_reg_0_3_6_11_i_8/O
                         net (fo=1, routed)           0.082     1.209    vga/U12/debug_data[6]
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.028     1.237 r  vga/U12/data_buf_reg_0_3_6_11_i_2/O
                         net (fo=1, routed)           0.146     1.383    vga/data_buf_reg_0_3_6_11/DIA0
    SLICE_X42Y101        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.850    -0.608    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X42Y101        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/CLK
                         clock pessimism              0.339    -0.270    
                         clock uncertainty            0.215    -0.055    
    SLICE_X42Y101        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.076    vga/data_buf_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.312ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.287ns (31.863%)  route 0.614ns (68.137%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns
    Source Clock Delay      (SCD):    0.412ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.595     0.412    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X54Y103        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103        FDRE (Prop_fdre_C_Q)         0.118     0.530 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[20]/Q
                         net (fo=2, routed)           0.190     0.720    core/du/D[20]
    SLICE_X58Y103        LUT6 (Prop_lut6_I0_O)        0.028     0.748 r  core/du/data_buf_reg_0_3_18_23_i_61/O
                         net (fo=1, routed)           0.000     0.748    core/du/data_buf_reg_0_3_18_23_i_61_n_0
    SLICE_X58Y103        MUXF7 (Prop_muxf7_I0_O)      0.043     0.791 r  core/du/data_buf_reg_0_3_18_23_i_25/O
                         net (fo=1, routed)           0.150     0.941    vga/U12/data_buf_reg_0_3_18_23_i_4_0
    SLICE_X56Y105        LUT6 (Prop_lut6_I2_O)        0.068     1.009 r  vga/U12/data_buf_reg_0_3_18_23_i_10/O
                         net (fo=1, routed)           0.127     1.136    vga/U12/debug_data[20]
    SLICE_X56Y105        LUT2 (Prop_lut2_I1_O)        0.030     1.166 r  vga/U12/data_buf_reg_0_3_18_23_i_4/O
                         net (fo=1, routed)           0.147     1.313    vga/data_buf_reg_0_3_18_23/DIB0
    SLICE_X52Y105        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.815    -0.643    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X52Y105        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/CLK
                         clock pessimism              0.339    -0.305    
                         clock uncertainty            0.215    -0.090    
    SLICE_X52Y105        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091     0.001    vga/data_buf_reg_0_3_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.324ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.285ns (30.796%)  route 0.640ns (69.204%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.644ns
    Source Clock Delay      (SCD):    0.412ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.595     0.412    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X54Y105        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDRE (Prop_fdre_C_Q)         0.118     0.530 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[31]/Q
                         net (fo=2, routed)           0.084     0.614    core/du/D[31]
    SLICE_X55Y105        LUT6 (Prop_lut6_I0_O)        0.028     0.642 r  core/du/data_buf_reg_0_3_30_31__0_i_10/O
                         net (fo=1, routed)           0.278     0.920    vga/U12/data_buf_reg_0_3_30_31__0_i_2_1
    SLICE_X54Y111        LUT6 (Prop_lut6_I2_O)        0.028     0.948 r  vga/U12/data_buf_reg_0_3_30_31__0_i_4/O
                         net (fo=1, routed)           0.000     0.948    vga/U12/core/Test_signal[31]
    SLICE_X54Y111        MUXF7 (Prop_muxf7_I1_O)      0.043     0.991 r  vga/U12/data_buf_reg_0_3_30_31__0_i_2/O
                         net (fo=1, routed)           0.122     1.113    vga/U12/debug_data[31]
    SLICE_X54Y111        LUT2 (Prop_lut2_I1_O)        0.068     1.181 r  vga/U12/data_buf_reg_0_3_30_31__0_i_1/O
                         net (fo=2, routed)           0.157     1.337    vga/data_buf_reg_0_3_30_31__0/D
    SLICE_X52Y109        RAMD32                                       r  vga/data_buf_reg_0_3_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.814    -0.644    vga/data_buf_reg_0_3_30_31__0/WCLK
    SLICE_X52Y109        RAMD32                                       r  vga/data_buf_reg_0_3_30_31__0/DP/CLK
                         clock pessimism              0.339    -0.306    
                         clock uncertainty            0.215    -0.091    
    SLICE_X52Y109        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.104     0.013    vga/data_buf_reg_0_3_30_31__0/DP
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  1.324    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        6.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.088ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.292ns  (logic 1.854ns (56.315%)  route 1.438ns (43.685%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 38.421 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.105ns = ( 27.895 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.490    27.895    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.695 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.976    30.671    vga/U12/DO[0]
    SLICE_X15Y119        LUT5 (Prop_lut5_I3_O)        0.054    30.725 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.463    31.188    vga/U12/G[3]_i_1_n_0
    SLICE_X15Y119        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.327    38.421    vga/U12/CLK_OUT3
    SLICE_X15Y119        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.832    37.590    
                         clock uncertainty           -0.201    37.388    
    SLICE_X15Y119        FDRE (Setup_fdre_C_D)       -0.113    37.275    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.275    
                         arrival time                         -31.188    
  -------------------------------------------------------------------
                         slack                                  6.088    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.291ns  (logic 1.854ns (56.333%)  route 1.437ns (43.667%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 38.421 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.105ns = ( 27.895 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.490    27.895    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.695 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.976    30.671    vga/U12/DO[0]
    SLICE_X15Y119        LUT5 (Prop_lut5_I3_O)        0.054    30.725 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.462    31.187    vga/U12/G[3]_i_1_n_0
    SLICE_X15Y119        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.327    38.421    vga/U12/CLK_OUT3
    SLICE_X15Y119        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.590    
                         clock uncertainty           -0.201    37.388    
    SLICE_X15Y119        FDRE (Setup_fdre_C_D)       -0.113    37.275    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.275    
                         arrival time                         -31.187    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.146ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.347ns  (logic 1.843ns (55.066%)  route 1.504ns (44.934%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 38.421 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.105ns = ( 27.895 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.490    27.895    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.695 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.958    30.653    vga/U12/DO[0]
    SLICE_X15Y119        LUT4 (Prop_lut4_I1_O)        0.043    30.696 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.546    31.242    vga/U12/G[1]_i_1_n_0
    SLICE_X14Y118        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.327    38.421    vga/U12/CLK_OUT3
    SLICE_X14Y118        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.832    37.590    
                         clock uncertainty           -0.201    37.388    
    SLICE_X14Y118        FDRE (Setup_fdre_C_D)        0.000    37.388    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.388    
                         arrival time                         -31.242    
  -------------------------------------------------------------------
                         slack                                  6.146    

Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.269ns  (logic 1.843ns (56.379%)  route 1.426ns (43.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 38.421 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.105ns = ( 27.895 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.490    27.895    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.695 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.958    30.653    vga/U12/DO[0]
    SLICE_X15Y119        LUT4 (Prop_lut4_I1_O)        0.043    30.696 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.468    31.164    vga/U12/G[1]_i_1_n_0
    SLICE_X15Y119        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.327    38.421    vga/U12/CLK_OUT3
    SLICE_X15Y119        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.590    
                         clock uncertainty           -0.201    37.388    
    SLICE_X15Y119        FDRE (Setup_fdre_C_D)       -0.031    37.357    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.357    
                         arrival time                         -31.164    
  -------------------------------------------------------------------
                         slack                                  6.193    

Slack (MET) :             6.196ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.287ns  (logic 1.843ns (56.069%)  route 1.444ns (43.931%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 38.421 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.105ns = ( 27.895 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.490    27.895    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.695 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.873    30.568    vga/U12/DO[0]
    SLICE_X15Y119        LUT4 (Prop_lut4_I0_O)        0.043    30.611 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.571    31.182    vga/U12/B[1]_i_1_n_0
    SLICE_X14Y118        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.327    38.421    vga/U12/CLK_OUT3
    SLICE_X14Y118        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.590    
                         clock uncertainty           -0.201    37.388    
    SLICE_X14Y118        FDRE (Setup_fdre_C_D)       -0.010    37.378    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.378    
                         arrival time                         -31.182    
  -------------------------------------------------------------------
                         slack                                  6.196    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.265ns  (logic 1.843ns (56.448%)  route 1.422ns (43.552%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 38.421 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.105ns = ( 27.895 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.490    27.895    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.695 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.976    30.671    vga/U12/DO[0]
    SLICE_X15Y119        LUT5 (Prop_lut5_I3_O)        0.043    30.714 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.446    31.160    vga/U12/B[2]_i_1_n_0
    SLICE_X14Y118        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.327    38.421    vga/U12/CLK_OUT3
    SLICE_X14Y118        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.832    37.590    
                         clock uncertainty           -0.201    37.388    
    SLICE_X14Y118        FDRE (Setup_fdre_C_D)        0.000    37.388    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.388    
                         arrival time                         -31.160    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.276ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.109ns  (logic 1.848ns (59.440%)  route 1.261ns (40.560%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 38.421 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.105ns = ( 27.895 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.490    27.895    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.695 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.958    30.653    vga/U12/DO[0]
    SLICE_X15Y119        LUT2 (Prop_lut2_I1_O)        0.048    30.701 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.303    31.004    vga/U12/R[3]_i_1_n_0
    SLICE_X15Y118        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.327    38.421    vga/U12/CLK_OUT3
    SLICE_X15Y118        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.590    
                         clock uncertainty           -0.201    37.388    
    SLICE_X15Y118        FDRE (Setup_fdre_C_D)       -0.108    37.280    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.280    
                         arrival time                         -31.004    
  -------------------------------------------------------------------
                         slack                                  6.276    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.177ns  (logic 1.843ns (58.017%)  route 1.334ns (41.983%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 38.421 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.105ns = ( 27.895 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.490    27.895    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.695 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.873    30.568    vga/U12/DO[0]
    SLICE_X15Y119        LUT4 (Prop_lut4_I0_O)        0.043    30.611 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.461    31.072    vga/U12/B[1]_i_1_n_0
    SLICE_X14Y118        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.327    38.421    vga/U12/CLK_OUT3
    SLICE_X14Y118        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.832    37.590    
                         clock uncertainty           -0.201    37.388    
    SLICE_X14Y118        FDRE (Setup_fdre_C_D)       -0.002    37.386    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.386    
                         arrival time                         -31.072    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.999ns  (logic 1.848ns (61.627%)  route 1.151ns (38.373%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 38.421 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.105ns = ( 27.895 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.490    27.895    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.695 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.958    30.653    vga/U12/DO[0]
    SLICE_X15Y119        LUT2 (Prop_lut2_I1_O)        0.048    30.701 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.193    30.894    vga/U12/R[3]_i_1_n_0
    SLICE_X15Y118        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.327    38.421    vga/U12/CLK_OUT3
    SLICE_X15Y118        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.832    37.590    
                         clock uncertainty           -0.201    37.388    
    SLICE_X15Y118        FDRE (Setup_fdre_C_D)       -0.108    37.280    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.280    
                         arrival time                         -30.894    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.815ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.722ns  (logic 1.849ns (67.936%)  route 0.873ns (32.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 38.421 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.105ns = ( 27.895 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.490    27.895    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.695 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.873    30.568    vga/U12/DO[0]
    SLICE_X15Y119        LUT4 (Prop_lut4_I0_O)        0.049    30.617 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.000    30.617    vga/U12/B[3]_i_1_n_0
    SLICE_X15Y119        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.327    38.421    vga/U12/CLK_OUT3
    SLICE_X15Y119        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.832    37.590    
                         clock uncertainty           -0.201    37.388    
    SLICE_X15Y119        FDRE (Setup_fdre_C_D)        0.044    37.432    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.432    
                         arrival time                         -30.617    
  -------------------------------------------------------------------
                         slack                                  6.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.130ns (18.231%)  route 0.583ns (81.769%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.631    -0.562    vga/CLK_OUT1
    SLICE_X17Y127        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y127        FDRE (Prop_fdre_C_Q)         0.100    -0.462 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.583     0.122    vga/U12/flag
    SLICE_X15Y119        LUT4 (Prop_lut4_I2_O)        0.030     0.152 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.000     0.152    vga/U12/B[3]_i_1_n_0
    SLICE_X15Y119        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.853    -0.605    vga/U12/CLK_OUT3
    SLICE_X15Y119        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.339    -0.267    
                         clock uncertainty            0.201    -0.065    
    SLICE_X15Y119        FDRE (Hold_fdre_C_D)         0.070     0.005    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.128ns (17.607%)  route 0.599ns (82.393%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.604ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.631    -0.562    vga/CLK_OUT1
    SLICE_X17Y127        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y127        FDRE (Prop_fdre_C_Q)         0.100    -0.462 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.380    -0.082    vga/U12/flag
    SLICE_X15Y119        LUT5 (Prop_lut5_I1_O)        0.028    -0.054 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.219     0.165    vga/U12/B[2]_i_1_n_0
    SLICE_X14Y118        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.854    -0.604    vga/U12/CLK_OUT3
    SLICE_X14Y118        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.339    -0.266    
                         clock uncertainty            0.201    -0.064    
    SLICE_X14Y118        FDRE (Hold_fdre_C_D)         0.040    -0.024    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.133ns (17.968%)  route 0.607ns (82.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.631    -0.562    vga/CLK_OUT1
    SLICE_X17Y127        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y127        FDRE (Prop_fdre_C_Q)         0.100    -0.462 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.380    -0.082    vga/U12/flag
    SLICE_X15Y119        LUT5 (Prop_lut5_I0_O)        0.033    -0.049 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.228     0.179    vga/U12/G[3]_i_1_n_0
    SLICE_X15Y119        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.853    -0.605    vga/U12/CLK_OUT3
    SLICE_X15Y119        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.339    -0.267    
                         clock uncertainty            0.201    -0.065    
    SLICE_X15Y119        FDRE (Hold_fdre_C_D)         0.002    -0.063    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.133ns (17.895%)  route 0.610ns (82.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.631    -0.562    vga/CLK_OUT1
    SLICE_X17Y127        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y127        FDRE (Prop_fdre_C_Q)         0.100    -0.462 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.380    -0.082    vga/U12/flag
    SLICE_X15Y119        LUT5 (Prop_lut5_I0_O)        0.033    -0.049 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.231     0.182    vga/U12/G[3]_i_1_n_0
    SLICE_X15Y119        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.853    -0.605    vga/U12/CLK_OUT3
    SLICE_X15Y119        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.339    -0.267    
                         clock uncertainty            0.201    -0.065    
    SLICE_X15Y119        FDRE (Hold_fdre_C_D)         0.000    -0.065    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.128ns (13.689%)  route 0.807ns (86.311%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.604ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.631    -0.562    vga/CLK_OUT1
    SLICE_X17Y127        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y127        FDRE (Prop_fdre_C_Q)         0.100    -0.462 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.583     0.122    vga/U12/flag
    SLICE_X15Y119        LUT4 (Prop_lut4_I1_O)        0.028     0.150 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.224     0.374    vga/U12/B[1]_i_1_n_0
    SLICE_X14Y118        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.854    -0.604    vga/U12/CLK_OUT3
    SLICE_X14Y118        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.339    -0.266    
                         clock uncertainty            0.201    -0.064    
    SLICE_X14Y118        FDRE (Hold_fdre_C_D)         0.037    -0.027    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.128ns (13.125%)  route 0.847ns (86.875%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.631    -0.562    vga/CLK_OUT1
    SLICE_X17Y127        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y127        FDRE (Prop_fdre_C_Q)         0.100    -0.462 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.609     0.147    vga/U12/flag
    SLICE_X15Y119        LUT4 (Prop_lut4_I0_O)        0.028     0.175 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.238     0.414    vga/U12/G[1]_i_1_n_0
    SLICE_X15Y119        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.853    -0.605    vga/U12/CLK_OUT3
    SLICE_X15Y119        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.267    
                         clock uncertainty            0.201    -0.065    
    SLICE_X15Y119        FDRE (Hold_fdre_C_D)         0.038    -0.027    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.414    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.128ns (12.963%)  route 0.859ns (87.037%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.604ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.631    -0.562    vga/CLK_OUT1
    SLICE_X17Y127        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y127        FDRE (Prop_fdre_C_Q)         0.100    -0.462 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.583     0.122    vga/U12/flag
    SLICE_X15Y119        LUT4 (Prop_lut4_I1_O)        0.028     0.150 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.276     0.426    vga/U12/B[1]_i_1_n_0
    SLICE_X14Y118        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.854    -0.604    vga/U12/CLK_OUT3
    SLICE_X14Y118        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.266    
                         clock uncertainty            0.201    -0.064    
    SLICE_X14Y118        FDRE (Hold_fdre_C_D)         0.032    -0.032    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.128ns (12.633%)  route 0.885ns (87.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.604ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.631    -0.562    vga/CLK_OUT1
    SLICE_X17Y127        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y127        FDRE (Prop_fdre_C_Q)         0.100    -0.462 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.609     0.147    vga/U12/flag
    SLICE_X15Y119        LUT4 (Prop_lut4_I0_O)        0.028     0.175 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.276     0.452    vga/U12/G[1]_i_1_n_0
    SLICE_X14Y118        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.854    -0.604    vga/U12/CLK_OUT3
    SLICE_X14Y118        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.339    -0.266    
                         clock uncertainty            0.201    -0.064    
    SLICE_X14Y118        FDRE (Hold_fdre_C_D)         0.040    -0.024    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.452    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.585ns (58.939%)  route 0.408ns (41.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.604ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.666    -0.527    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.058 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.408     0.466    vga/U12/DO[0]
    SLICE_X15Y118        FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.854    -0.604    vga/U12/CLK_OUT3
    SLICE_X15Y118        FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.339    -0.266    
                         clock uncertainty            0.201    -0.064    
    SLICE_X15Y118        FDRE (Hold_fdre_C_D)         0.040    -0.024    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.585ns (56.863%)  route 0.444ns (43.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.604ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.666    -0.527    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y52         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.058 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.444     0.502    vga/U12/DO[0]
    SLICE_X15Y118        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.854    -0.604    vga/U12/CLK_OUT3
    SLICE_X15Y118        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.266    
                         clock uncertainty            0.201    -0.064    
    SLICE_X15Y118        FDRE (Hold_fdre_C_D)         0.038    -0.026    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                  0.528    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       16.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.024ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.199ns  (logic 0.275ns (8.597%)  route 2.924ns (91.403%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 118.654 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.904ns = ( 98.096 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    98.096    clk_cpu
    SLICE_X7Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.223    98.319 f  rst_all_reg/Q
                         net (fo=1602, routed)        2.103   100.422    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y91          LUT5 (Prop_lut5_I4_O)        0.052   100.474 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.821   101.295    DISPLAY/P2S_LED/buff_0
    SLICE_X3Y91          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.560   118.654    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y91          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[14]/C
                         clock pessimism             -0.832   117.823    
                         clock uncertainty           -0.215   117.608    
    SLICE_X3Y91          FDRE (Setup_fdre_C_CE)      -0.290   117.318    DISPLAY/P2S_LED/buff_reg[14]
  -------------------------------------------------------------------
                         required time                        117.318    
                         arrival time                        -101.295    
  -------------------------------------------------------------------
                         slack                                 16.024    

Slack (MET) :             16.024ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.199ns  (logic 0.275ns (8.597%)  route 2.924ns (91.403%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 118.654 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.904ns = ( 98.096 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    98.096    clk_cpu
    SLICE_X7Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.223    98.319 f  rst_all_reg/Q
                         net (fo=1602, routed)        2.103   100.422    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y91          LUT5 (Prop_lut5_I4_O)        0.052   100.474 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.821   101.295    DISPLAY/P2S_LED/buff_0
    SLICE_X3Y91          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.560   118.654    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y91          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[15]/C
                         clock pessimism             -0.832   117.823    
                         clock uncertainty           -0.215   117.608    
    SLICE_X3Y91          FDRE (Setup_fdre_C_CE)      -0.290   117.318    DISPLAY/P2S_LED/buff_reg[15]
  -------------------------------------------------------------------
                         required time                        117.318    
                         arrival time                        -101.295    
  -------------------------------------------------------------------
                         slack                                 16.024    

Slack (MET) :             16.087ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.136ns  (logic 0.275ns (8.770%)  route 2.861ns (91.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 118.654 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.904ns = ( 98.096 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    98.096    clk_cpu
    SLICE_X7Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.223    98.319 f  rst_all_reg/Q
                         net (fo=1602, routed)        2.103   100.422    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y91          LUT5 (Prop_lut5_I4_O)        0.052   100.474 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.757   101.231    DISPLAY/P2S_LED/buff_0
    SLICE_X3Y90          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.560   118.654    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y90          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[0]/C
                         clock pessimism             -0.832   117.823    
                         clock uncertainty           -0.215   117.608    
    SLICE_X3Y90          FDRE (Setup_fdre_C_CE)      -0.290   117.318    DISPLAY/P2S_LED/buff_reg[0]
  -------------------------------------------------------------------
                         required time                        117.318    
                         arrival time                        -101.231    
  -------------------------------------------------------------------
                         slack                                 16.087    

Slack (MET) :             16.087ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.136ns  (logic 0.275ns (8.770%)  route 2.861ns (91.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 118.654 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.904ns = ( 98.096 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    98.096    clk_cpu
    SLICE_X7Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.223    98.319 f  rst_all_reg/Q
                         net (fo=1602, routed)        2.103   100.422    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y91          LUT5 (Prop_lut5_I4_O)        0.052   100.474 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.757   101.231    DISPLAY/P2S_LED/buff_0
    SLICE_X3Y90          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.560   118.654    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y90          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/C
                         clock pessimism             -0.832   117.823    
                         clock uncertainty           -0.215   117.608    
    SLICE_X3Y90          FDRE (Setup_fdre_C_CE)      -0.290   117.318    DISPLAY/P2S_LED/buff_reg[1]
  -------------------------------------------------------------------
                         required time                        117.318    
                         arrival time                        -101.231    
  -------------------------------------------------------------------
                         slack                                 16.087    

Slack (MET) :             16.087ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.136ns  (logic 0.275ns (8.770%)  route 2.861ns (91.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 118.654 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.904ns = ( 98.096 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    98.096    clk_cpu
    SLICE_X7Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.223    98.319 f  rst_all_reg/Q
                         net (fo=1602, routed)        2.103   100.422    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y91          LUT5 (Prop_lut5_I4_O)        0.052   100.474 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.757   101.231    DISPLAY/P2S_LED/buff_0
    SLICE_X3Y90          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.560   118.654    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y90          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[6]/C
                         clock pessimism             -0.832   117.823    
                         clock uncertainty           -0.215   117.608    
    SLICE_X3Y90          FDRE (Setup_fdre_C_CE)      -0.290   117.318    DISPLAY/P2S_LED/buff_reg[6]
  -------------------------------------------------------------------
                         required time                        117.318    
                         arrival time                        -101.231    
  -------------------------------------------------------------------
                         slack                                 16.087    

Slack (MET) :             16.087ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.136ns  (logic 0.275ns (8.770%)  route 2.861ns (91.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 118.654 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.904ns = ( 98.096 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    98.096    clk_cpu
    SLICE_X7Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.223    98.319 f  rst_all_reg/Q
                         net (fo=1602, routed)        2.103   100.422    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y91          LUT5 (Prop_lut5_I4_O)        0.052   100.474 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.757   101.231    DISPLAY/P2S_LED/buff_0
    SLICE_X3Y90          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.560   118.654    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y90          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/C
                         clock pessimism             -0.832   117.823    
                         clock uncertainty           -0.215   117.608    
    SLICE_X3Y90          FDRE (Setup_fdre_C_CE)      -0.290   117.318    DISPLAY/P2S_LED/buff_reg[7]
  -------------------------------------------------------------------
                         required time                        117.318    
                         arrival time                        -101.231    
  -------------------------------------------------------------------
                         slack                                 16.087    

Slack (MET) :             16.157ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.088ns  (logic 0.275ns (8.904%)  route 2.813ns (91.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 118.654 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.904ns = ( 98.096 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    98.096    clk_cpu
    SLICE_X7Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.223    98.319 f  rst_all_reg/Q
                         net (fo=1602, routed)        2.103   100.422    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y91          LUT5 (Prop_lut5_I4_O)        0.052   100.474 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.710   101.184    DISPLAY/P2S_LED/buff_0
    SLICE_X2Y91          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.560   118.654    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y91          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/C
                         clock pessimism             -0.832   117.823    
                         clock uncertainty           -0.215   117.608    
    SLICE_X2Y91          FDRE (Setup_fdre_C_CE)      -0.267   117.341    DISPLAY/P2S_LED/buff_reg[10]
  -------------------------------------------------------------------
                         required time                        117.341    
                         arrival time                        -101.184    
  -------------------------------------------------------------------
                         slack                                 16.157    

Slack (MET) :             16.157ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.088ns  (logic 0.275ns (8.904%)  route 2.813ns (91.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 118.654 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.904ns = ( 98.096 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    98.096    clk_cpu
    SLICE_X7Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.223    98.319 f  rst_all_reg/Q
                         net (fo=1602, routed)        2.103   100.422    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y91          LUT5 (Prop_lut5_I4_O)        0.052   100.474 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.710   101.184    DISPLAY/P2S_LED/buff_0
    SLICE_X2Y91          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.560   118.654    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y91          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[11]/C
                         clock pessimism             -0.832   117.823    
                         clock uncertainty           -0.215   117.608    
    SLICE_X2Y91          FDRE (Setup_fdre_C_CE)      -0.267   117.341    DISPLAY/P2S_LED/buff_reg[11]
  -------------------------------------------------------------------
                         required time                        117.341    
                         arrival time                        -101.184    
  -------------------------------------------------------------------
                         slack                                 16.157    

Slack (MET) :             16.157ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.088ns  (logic 0.275ns (8.904%)  route 2.813ns (91.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 118.654 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.904ns = ( 98.096 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    98.096    clk_cpu
    SLICE_X7Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.223    98.319 f  rst_all_reg/Q
                         net (fo=1602, routed)        2.103   100.422    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y91          LUT5 (Prop_lut5_I4_O)        0.052   100.474 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.710   101.184    DISPLAY/P2S_LED/buff_0
    SLICE_X2Y91          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.560   118.654    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y91          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[12]/C
                         clock pessimism             -0.832   117.823    
                         clock uncertainty           -0.215   117.608    
    SLICE_X2Y91          FDRE (Setup_fdre_C_CE)      -0.267   117.341    DISPLAY/P2S_LED/buff_reg[12]
  -------------------------------------------------------------------
                         required time                        117.341    
                         arrival time                        -101.184    
  -------------------------------------------------------------------
                         slack                                 16.157    

Slack (MET) :             16.157ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.088ns  (logic 0.275ns (8.904%)  route 2.813ns (91.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 118.654 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.904ns = ( 98.096 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    98.096    clk_cpu
    SLICE_X7Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.223    98.319 f  rst_all_reg/Q
                         net (fo=1602, routed)        2.103   100.422    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y91          LUT5 (Prop_lut5_I4_O)        0.052   100.474 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.710   101.184    DISPLAY/P2S_LED/buff_0
    SLICE_X2Y91          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.560   118.654    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y91          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/C
                         clock pessimism             -0.832   117.823    
                         clock uncertainty           -0.215   117.608    
    SLICE_X2Y91          FDRE (Setup_fdre_C_CE)      -0.267   117.341    DISPLAY/P2S_LED/buff_reg[13]
  -------------------------------------------------------------------
                         required time                        117.341    
                         arrival time                        -101.184    
  -------------------------------------------------------------------
                         slack                                 16.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.128ns (14.287%)  route 0.768ns (85.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X7Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.100    -0.371 r  rst_all_reg/Q
                         net (fo=1602, routed)        0.768     0.397    DISPLAY/P2S_SEG/rst_all
    SLICE_X1Y81          LUT6 (Prop_lut6_I4_O)        0.028     0.425 r  DISPLAY/P2S_SEG/buff[6]_i_1/O
                         net (fo=1, routed)           0.000     0.425    DISPLAY/P2S_SEG/buff[6]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.959    -0.499    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[6]/C
                         clock pessimism              0.339    -0.161    
                         clock uncertainty            0.215     0.054    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.060     0.114    DISPLAY/P2S_SEG/buff_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.100ns (11.521%)  route 0.768ns (88.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X7Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.100    -0.371 r  rst_all_reg/Q
                         net (fo=1602, routed)        0.768     0.397    DISPLAY/P2S_SEG/rst_all
    SLICE_X1Y82          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.960    -0.498    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y82          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/C
                         clock pessimism              0.339    -0.160    
                         clock uncertainty            0.215     0.055    
    SLICE_X1Y82          FDRE (Hold_fdre_C_R)        -0.014     0.041    DISPLAY/P2S_SEG/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.397    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.100ns (11.521%)  route 0.768ns (88.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X7Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.100    -0.371 r  rst_all_reg/Q
                         net (fo=1602, routed)        0.768     0.397    DISPLAY/P2S_SEG/rst_all
    SLICE_X1Y82          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.960    -0.498    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y82          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/C
                         clock pessimism              0.339    -0.160    
                         clock uncertainty            0.215     0.055    
    SLICE_X1Y82          FDRE (Hold_fdre_C_R)        -0.014     0.041    DISPLAY/P2S_SEG/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.397    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.100ns (11.521%)  route 0.768ns (88.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X7Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.100    -0.371 r  rst_all_reg/Q
                         net (fo=1602, routed)        0.768     0.397    DISPLAY/P2S_SEG/rst_all
    SLICE_X1Y82          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.960    -0.498    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y82          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[3]/C
                         clock pessimism              0.339    -0.160    
                         clock uncertainty            0.215     0.055    
    SLICE_X1Y82          FDRE (Hold_fdre_C_R)        -0.014     0.041    DISPLAY/P2S_SEG/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.397    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.100ns (11.493%)  route 0.770ns (88.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X7Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.100    -0.371 r  rst_all_reg/Q
                         net (fo=1602, routed)        0.770     0.400    DISPLAY/P2S_SEG/rst_all
    SLICE_X0Y82          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.960    -0.498    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y82          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/C
                         clock pessimism              0.339    -0.160    
                         clock uncertainty            0.215     0.055    
    SLICE_X0Y82          FDRE (Hold_fdre_C_R)        -0.014     0.041    DISPLAY/P2S_SEG/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.100ns (11.493%)  route 0.770ns (88.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X7Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.100    -0.371 r  rst_all_reg/Q
                         net (fo=1602, routed)        0.770     0.400    DISPLAY/P2S_SEG/rst_all
    SLICE_X0Y82          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.960    -0.498    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y82          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/C
                         clock pessimism              0.339    -0.160    
                         clock uncertainty            0.215     0.055    
    SLICE_X0Y82          FDRE (Hold_fdre_C_R)        -0.014     0.041    DISPLAY/P2S_SEG/data_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.100ns (11.493%)  route 0.770ns (88.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X7Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.100    -0.371 r  rst_all_reg/Q
                         net (fo=1602, routed)        0.770     0.400    DISPLAY/P2S_SEG/rst_all
    SLICE_X0Y82          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.960    -0.498    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y82          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/C
                         clock pessimism              0.339    -0.160    
                         clock uncertainty            0.215     0.055    
    SLICE_X0Y82          FDRE (Hold_fdre_C_R)        -0.014     0.041    DISPLAY/P2S_SEG/data_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.100ns (11.096%)  route 0.801ns (88.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X7Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.100    -0.371 r  rst_all_reg/Q
                         net (fo=1602, routed)        0.801     0.431    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y81          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.959    -0.499    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y81          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.339    -0.161    
                         clock uncertainty            0.215     0.054    
    SLICE_X2Y81          FDRE (Hold_fdre_C_R)         0.006     0.060    DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.100ns (11.096%)  route 0.801ns (88.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X7Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.100    -0.371 r  rst_all_reg/Q
                         net (fo=1602, routed)        0.801     0.431    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y81          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.959    -0.499    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y81          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.339    -0.161    
                         clock uncertainty            0.215     0.054    
    SLICE_X2Y81          FDRE (Hold_fdre_C_R)         0.006     0.060    DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.128ns (12.912%)  route 0.863ns (87.088%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X7Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.100    -0.371 f  rst_all_reg/Q
                         net (fo=1602, routed)        0.863     0.493    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y82          LUT4 (Prop_lut4_I3_O)        0.028     0.521 r  DISPLAY/P2S_SEG/s_clk_i_1/O
                         net (fo=1, routed)           0.000     0.521    DISPLAY/P2S_SEG/s_clk_i_1_n_0
    SLICE_X2Y82          FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.960    -0.498    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y82          FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/C
                         clock pessimism              0.339    -0.160    
                         clock uncertainty            0.215     0.055    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.087     0.142    DISPLAY/P2S_SEG/s_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  0.379    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       43.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.836ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[2][31]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.380ns  (logic 0.223ns (3.022%)  route 7.157ns (96.978%))
  Logic Levels:           0  
  Clock Path Skew:        1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.303ns = ( 50.303 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.904ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    -1.904    clk_cpu
    SLICE_X7Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.223    -1.681 f  rst_all_reg/Q
                         net (fo=1602, routed)        7.157     5.476    core/register/AR[0]
    SLICE_X55Y122        FDCE                                         f  core/register/register_reg[2][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.248    50.303    core/register/debug_clk
    SLICE_X55Y122        FDCE                                         r  core/register/register_reg[2][31]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.614    
                         clock uncertainty           -0.095    49.520    
    SLICE_X55Y122        FDCE (Recov_fdce_C_CLR)     -0.208    49.312    core/register/register_reg[2][31]
  -------------------------------------------------------------------
                         required time                         49.312    
                         arrival time                          -5.476    
  -------------------------------------------------------------------
                         slack                                 43.836    

Slack (MET) :             43.893ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[1][31]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.380ns  (logic 0.223ns (3.022%)  route 7.157ns (96.978%))
  Logic Levels:           0  
  Clock Path Skew:        1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.303ns = ( 50.303 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.904ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    -1.904    clk_cpu
    SLICE_X7Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.223    -1.681 f  rst_all_reg/Q
                         net (fo=1602, routed)        7.157     5.476    core/register/AR[0]
    SLICE_X54Y122        FDCE                                         f  core/register/register_reg[1][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.248    50.303    core/register/debug_clk
    SLICE_X54Y122        FDCE                                         r  core/register/register_reg[1][31]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.614    
                         clock uncertainty           -0.095    49.520    
    SLICE_X54Y122        FDCE (Recov_fdce_C_CLR)     -0.151    49.369    core/register/register_reg[1][31]
  -------------------------------------------------------------------
                         required time                         49.369    
                         arrival time                          -5.476    
  -------------------------------------------------------------------
                         slack                                 43.893    

Slack (MET) :             43.941ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[2][14]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.278ns  (logic 0.223ns (3.064%)  route 7.055ns (96.936%))
  Logic Levels:           0  
  Clock Path Skew:        1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.307ns = ( 50.307 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.904ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    -1.904    clk_cpu
    SLICE_X7Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.223    -1.681 f  rst_all_reg/Q
                         net (fo=1602, routed)        7.055     5.374    core/register/AR[0]
    SLICE_X57Y118        FDCE                                         f  core/register/register_reg[2][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.252    50.307    core/register/debug_clk
    SLICE_X57Y118        FDCE                                         r  core/register/register_reg[2][14]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.618    
                         clock uncertainty           -0.095    49.524    
    SLICE_X57Y118        FDCE (Recov_fdce_C_CLR)     -0.208    49.316    core/register/register_reg[2][14]
  -------------------------------------------------------------------
                         required time                         49.316    
                         arrival time                          -5.374    
  -------------------------------------------------------------------
                         slack                                 43.941    

Slack (MET) :             43.941ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[2][16]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.278ns  (logic 0.223ns (3.064%)  route 7.055ns (96.936%))
  Logic Levels:           0  
  Clock Path Skew:        1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.307ns = ( 50.307 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.904ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    -1.904    clk_cpu
    SLICE_X7Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.223    -1.681 f  rst_all_reg/Q
                         net (fo=1602, routed)        7.055     5.374    core/register/AR[0]
    SLICE_X57Y118        FDCE                                         f  core/register/register_reg[2][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.252    50.307    core/register/debug_clk
    SLICE_X57Y118        FDCE                                         r  core/register/register_reg[2][16]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.618    
                         clock uncertainty           -0.095    49.524    
    SLICE_X57Y118        FDCE (Recov_fdce_C_CLR)     -0.208    49.316    core/register/register_reg[2][16]
  -------------------------------------------------------------------
                         required time                         49.316    
                         arrival time                          -5.374    
  -------------------------------------------------------------------
                         slack                                 43.941    

Slack (MET) :             43.941ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[2][27]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.278ns  (logic 0.223ns (3.064%)  route 7.055ns (96.936%))
  Logic Levels:           0  
  Clock Path Skew:        1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.307ns = ( 50.307 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.904ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    -1.904    clk_cpu
    SLICE_X7Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.223    -1.681 f  rst_all_reg/Q
                         net (fo=1602, routed)        7.055     5.374    core/register/AR[0]
    SLICE_X57Y118        FDCE                                         f  core/register/register_reg[2][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.252    50.307    core/register/debug_clk
    SLICE_X57Y118        FDCE                                         r  core/register/register_reg[2][27]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.618    
                         clock uncertainty           -0.095    49.524    
    SLICE_X57Y118        FDCE (Recov_fdce_C_CLR)     -0.208    49.316    core/register/register_reg[2][27]
  -------------------------------------------------------------------
                         required time                         49.316    
                         arrival time                          -5.374    
  -------------------------------------------------------------------
                         slack                                 43.941    

Slack (MET) :             43.975ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[8][15]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.248ns  (logic 0.223ns (3.077%)  route 7.025ns (96.923%))
  Logic Levels:           0  
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.310ns = ( 50.310 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.904ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    -1.904    clk_cpu
    SLICE_X7Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.223    -1.681 f  rst_all_reg/Q
                         net (fo=1602, routed)        7.025     5.344    core/register/AR[0]
    SLICE_X53Y116        FDCE                                         f  core/register/register_reg[8][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.255    50.310    core/register/debug_clk
    SLICE_X53Y116        FDCE                                         r  core/register/register_reg[8][15]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.621    
                         clock uncertainty           -0.095    49.527    
    SLICE_X53Y116        FDCE (Recov_fdce_C_CLR)     -0.208    49.319    core/register/register_reg[8][15]
  -------------------------------------------------------------------
                         required time                         49.319    
                         arrival time                          -5.344    
  -------------------------------------------------------------------
                         slack                                 43.975    

Slack (MET) :             43.975ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[4][31]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.298ns  (logic 0.223ns (3.056%)  route 7.075ns (96.944%))
  Logic Levels:           0  
  Clock Path Skew:        1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.303ns = ( 50.303 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.904ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    -1.904    clk_cpu
    SLICE_X7Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.223    -1.681 f  rst_all_reg/Q
                         net (fo=1602, routed)        7.075     5.394    core/register/AR[0]
    SLICE_X56Y122        FDCE                                         f  core/register/register_reg[4][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.248    50.303    core/register/debug_clk
    SLICE_X56Y122        FDCE                                         r  core/register/register_reg[4][31]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.614    
                         clock uncertainty           -0.095    49.520    
    SLICE_X56Y122        FDCE (Recov_fdce_C_CLR)     -0.151    49.369    core/register/register_reg[4][31]
  -------------------------------------------------------------------
                         required time                         49.369    
                         arrival time                          -5.394    
  -------------------------------------------------------------------
                         slack                                 43.975    

Slack (MET) :             44.005ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[11][14]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.212ns  (logic 0.223ns (3.092%)  route 6.989ns (96.908%))
  Logic Levels:           0  
  Clock Path Skew:        1.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.304ns = ( 50.304 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.904ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    -1.904    clk_cpu
    SLICE_X7Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.223    -1.681 f  rst_all_reg/Q
                         net (fo=1602, routed)        6.989     5.308    core/register/AR[0]
    SLICE_X57Y121        FDCE                                         f  core/register/register_reg[11][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.249    50.304    core/register/debug_clk
    SLICE_X57Y121        FDCE                                         r  core/register/register_reg[11][14]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.615    
                         clock uncertainty           -0.095    49.521    
    SLICE_X57Y121        FDCE (Recov_fdce_C_CLR)     -0.208    49.313    core/register/register_reg[11][14]
  -------------------------------------------------------------------
                         required time                         49.313    
                         arrival time                          -5.308    
  -------------------------------------------------------------------
                         slack                                 44.005    

Slack (MET) :             44.032ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[21][15]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.248ns  (logic 0.223ns (3.077%)  route 7.025ns (96.923%))
  Logic Levels:           0  
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.310ns = ( 50.310 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.904ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    -1.904    clk_cpu
    SLICE_X7Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.223    -1.681 f  rst_all_reg/Q
                         net (fo=1602, routed)        7.025     5.344    core/register/AR[0]
    SLICE_X52Y116        FDCE                                         f  core/register/register_reg[21][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.255    50.310    core/register/debug_clk
    SLICE_X52Y116        FDCE                                         r  core/register/register_reg[21][15]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.621    
                         clock uncertainty           -0.095    49.527    
    SLICE_X52Y116        FDCE (Recov_fdce_C_CLR)     -0.151    49.376    core/register/register_reg[21][15]
  -------------------------------------------------------------------
                         required time                         49.376    
                         arrival time                          -5.344    
  -------------------------------------------------------------------
                         slack                                 44.032    

Slack (MET) :             44.032ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[21][27]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.248ns  (logic 0.223ns (3.077%)  route 7.025ns (96.923%))
  Logic Levels:           0  
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.310ns = ( 50.310 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.904ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    -1.904    clk_cpu
    SLICE_X7Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.223    -1.681 f  rst_all_reg/Q
                         net (fo=1602, routed)        7.025     5.344    core/register/AR[0]
    SLICE_X52Y116        FDCE                                         f  core/register/register_reg[21][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.255    50.310    core/register/debug_clk
    SLICE_X52Y116        FDCE                                         r  core/register/register_reg[21][27]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.621    
                         clock uncertainty           -0.095    49.527    
    SLICE_X52Y116        FDCE (Recov_fdce_C_CLR)     -0.151    49.376    core/register/register_reg[21][27]
  -------------------------------------------------------------------
                         required time                         49.376    
                         arrival time                          -5.344    
  -------------------------------------------------------------------
                         slack                                 44.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/RRS_reg[0][0]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.100ns (6.167%)  route 1.522ns (93.833%))
  Logic Levels:           0  
  Clock Path Skew:        1.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X7Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.100    -0.371 f  rst_all_reg/Q
                         net (fo=1602, routed)        1.522     1.151    core/ctrl/AR[0]
    SLICE_X27Y93         FDCE                                         f  core/ctrl/RRS_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.930     0.766    core/ctrl/debug_clk
    SLICE_X27Y93         FDCE                                         r  core/ctrl/RRS_reg[0][0]/C
                         clock pessimism              0.266     1.032    
    SLICE_X27Y93         FDCE (Remov_fdce_C_CLR)     -0.069     0.963    core/ctrl/RRS_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/RRS_reg[0][1]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.100ns (6.167%)  route 1.522ns (93.833%))
  Logic Levels:           0  
  Clock Path Skew:        1.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X7Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.100    -0.371 f  rst_all_reg/Q
                         net (fo=1602, routed)        1.522     1.151    core/ctrl/AR[0]
    SLICE_X27Y93         FDCE                                         f  core/ctrl/RRS_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.930     0.766    core/ctrl/debug_clk
    SLICE_X27Y93         FDCE                                         r  core/ctrl/RRS_reg[0][1]/C
                         clock pessimism              0.266     1.032    
    SLICE_X27Y93         FDCE (Remov_fdce_C_CLR)     -0.069     0.963    core/ctrl/RRS_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/RRS_reg[0][2]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.100ns (6.167%)  route 1.522ns (93.833%))
  Logic Levels:           0  
  Clock Path Skew:        1.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X7Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.100    -0.371 f  rst_all_reg/Q
                         net (fo=1602, routed)        1.522     1.151    core/ctrl/AR[0]
    SLICE_X27Y93         FDCE                                         f  core/ctrl/RRS_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.930     0.766    core/ctrl/debug_clk
    SLICE_X27Y93         FDCE                                         r  core/ctrl/RRS_reg[0][2]/C
                         clock pessimism              0.266     1.032    
    SLICE_X27Y93         FDCE (Remov_fdce_C_CLR)     -0.069     0.963    core/ctrl/RRS_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/RRS_reg[3][0]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.100ns (6.167%)  route 1.522ns (93.833%))
  Logic Levels:           0  
  Clock Path Skew:        1.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X7Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.100    -0.371 f  rst_all_reg/Q
                         net (fo=1602, routed)        1.522     1.151    core/ctrl/AR[0]
    SLICE_X27Y93         FDCE                                         f  core/ctrl/RRS_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.930     0.766    core/ctrl/debug_clk
    SLICE_X27Y93         FDCE                                         r  core/ctrl/RRS_reg[3][0]/C
                         clock pessimism              0.266     1.032    
    SLICE_X27Y93         FDCE (Remov_fdce_C_CLR)     -0.069     0.963    core/ctrl/RRS_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/RRS_reg[16][0]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.100ns (6.088%)  route 1.543ns (93.912%))
  Logic Levels:           0  
  Clock Path Skew:        1.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X7Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.100    -0.371 f  rst_all_reg/Q
                         net (fo=1602, routed)        1.543     1.172    core/ctrl/AR[0]
    SLICE_X27Y91         FDCE                                         f  core/ctrl/RRS_reg[16][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.929     0.765    core/ctrl/debug_clk
    SLICE_X27Y91         FDCE                                         r  core/ctrl/RRS_reg[16][0]/C
                         clock pessimism              0.266     1.031    
    SLICE_X27Y91         FDCE (Remov_fdce_C_CLR)     -0.069     0.962    core/ctrl/RRS_reg[16][0]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/RRS_reg[16][2]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.100ns (6.088%)  route 1.543ns (93.912%))
  Logic Levels:           0  
  Clock Path Skew:        1.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X7Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.100    -0.371 f  rst_all_reg/Q
                         net (fo=1602, routed)        1.543     1.172    core/ctrl/AR[0]
    SLICE_X27Y91         FDCE                                         f  core/ctrl/RRS_reg[16][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.929     0.765    core/ctrl/debug_clk
    SLICE_X27Y91         FDCE                                         r  core/ctrl/RRS_reg[16][2]/C
                         clock pessimism              0.266     1.031    
    SLICE_X27Y91         FDCE (Remov_fdce_C_CLR)     -0.069     0.962    core/ctrl/RRS_reg[16][2]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/RRS_reg[18][0]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.100ns (6.088%)  route 1.543ns (93.912%))
  Logic Levels:           0  
  Clock Path Skew:        1.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X7Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.100    -0.371 f  rst_all_reg/Q
                         net (fo=1602, routed)        1.543     1.172    core/ctrl/AR[0]
    SLICE_X27Y91         FDCE                                         f  core/ctrl/RRS_reg[18][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.929     0.765    core/ctrl/debug_clk
    SLICE_X27Y91         FDCE                                         r  core/ctrl/RRS_reg[18][0]/C
                         clock pessimism              0.266     1.031    
    SLICE_X27Y91         FDCE (Remov_fdce_C_CLR)     -0.069     0.962    core/ctrl/RRS_reg[18][0]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/RRS_reg[18][2]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.100ns (6.088%)  route 1.543ns (93.912%))
  Logic Levels:           0  
  Clock Path Skew:        1.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X7Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.100    -0.371 f  rst_all_reg/Q
                         net (fo=1602, routed)        1.543     1.172    core/ctrl/AR[0]
    SLICE_X27Y91         FDCE                                         f  core/ctrl/RRS_reg[18][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.929     0.765    core/ctrl/debug_clk
    SLICE_X27Y91         FDCE                                         r  core/ctrl/RRS_reg[18][2]/C
                         clock pessimism              0.266     1.031    
    SLICE_X27Y91         FDCE (Remov_fdce_C_CLR)     -0.069     0.962    core/ctrl/RRS_reg[18][2]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/IMM_reg[5][13]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.100ns (6.043%)  route 1.555ns (93.957%))
  Logic Levels:           0  
  Clock Path Skew:        1.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X7Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.100    -0.371 f  rst_all_reg/Q
                         net (fo=1602, routed)        1.555     1.184    core/ctrl/AR[0]
    SLICE_X31Y96         FDCE                                         f  core/ctrl/IMM_reg[5][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.929     0.765    core/ctrl/debug_clk
    SLICE_X31Y96         FDCE                                         r  core/ctrl/IMM_reg[5][13]/C
                         clock pessimism              0.266     1.031    
    SLICE_X31Y96         FDCE (Remov_fdce_C_CLR)     -0.069     0.962    core/ctrl/IMM_reg[5][13]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/IMM_reg[5][18]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.100ns (6.043%)  route 1.555ns (93.957%))
  Logic Levels:           0  
  Clock Path Skew:        1.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X7Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.100    -0.371 f  rst_all_reg/Q
                         net (fo=1602, routed)        1.555     1.184    core/ctrl/AR[0]
    SLICE_X31Y96         FDCE                                         f  core/ctrl/IMM_reg[5][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.929     0.765    core/ctrl/debug_clk
    SLICE_X31Y96         FDCE                                         r  core/ctrl/IMM_reg[5][18]/C
                         clock pessimism              0.266     1.031    
    SLICE_X31Y96         FDCE (Remov_fdce_C_CLR)     -0.069     0.962    core/ctrl/IMM_reg[5][18]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.222    





