// Seed: 3958808712
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = 1;
  wire id_7;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    output wire id_2,
    input tri1 id_3,
    input wire id_4,
    input supply0 id_5
);
  initial begin
    id_2 = id_3;
  end
  xor (id_2, id_1, id_5, id_7, id_4);
  wire id_7;
  module_0(
      id_7, id_7, id_7, id_7, id_7, id_7
  );
  wire id_8;
endmodule
