Multi_8CH32_0_sim_netlist.v,verilog,xil_defaultlib,d:/Vteacher/Lab2/Lab2.gen/sources_1/ip/Multi_8CH32_0/Multi_8CH32_0_sim_netlist.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
