{
    "tpu_v4": {
        "description": "Google TPU v4 profile for INT8 inference. Based on ISCA 2021 paper, MLPerf data, and Google Cloud documentation.",
        "mul_lanes": 614400,
        "mul_cols": 1,
        "bit_precision": 8,
        "bit_rate": 2.0,
        "max_parallel_dotprods": 614400,
        "energy_per_mac": {
            "value": 1.2e-12,
            "unit": "J",
            "source": "TPU v4: Jouppi et al., ISCA 2021 + MLPerf Inference results (https://mlcommons.org/en/inference-hpc-10/)"
        },
        "adc_energy_per_conv": {
            "value": 0.0,
            "unit": "J",
            "source": "Not applicable for fully digital TPU architecture"
        },
        "dac_energy_per_bit": {
            "value": 0.0,
            "unit": "J",
            "source": "Not applicable for fully digital TPU architecture"
        },
        "static_power": {
            "value": 40.0,
            "unit": "W",
            "source": "Approximate idle + control power across TPU system (Google MLPerf reporting)"
        },
        "area_per_mul_lane": {
            "value": 4e-05,
            "unit": "mm^2",
            "source": "Estimated from TPU die layout in 7nm node, based on Jouppi et al."
        },
        "pca_area": {
            "value": 0.0,
            "unit": "mm^2",
            "source": "Not used in digital ASIC TPU"
        },
        "adc_area": {
            "value": 0.0,
            "unit": "mm^2",
            "source": "Not used in digital ASIC TPU"
        },
        "waveguide_pitch": {
            "value": 0.0,
            "unit": "mm",
            "source": "Not applicable"
        },
        "reuse_factor": {
            "value": 8,
            "source": "Common scheduling factor in tiled matrix multiplication (Google TPU compiler stack)"
        }
    }
}