# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../SevenSegment.srcs/sources_1/bd/Clock/ipshared/b65a" \
"../../../../SevenSegment.ip_user_files/bd/Clock/ip/Clock_clk_wiz_0_0/Clock_clk_wiz_0_0_clk_wiz.v" \
"../../../../SevenSegment.ip_user_files/bd/Clock/ip/Clock_clk_wiz_0_0/Clock_clk_wiz_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
