INFO: [Common 17-701] A license check has taken more than 10 seconds to complete. This may indicate that there is a performance issue with one or more license servers listed in XILINXD_LICENSE_FILE or LM_LICENSE_FILE, or that the license servers are just not responding at all. Try setting the FLEXLM_DIAGNOSTICS environment variable to 3 and running Vivado again to get more information.
#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Mon Apr 11 01:37:43 2016
# Process ID: 17379
# Log file: /home/steven/Desktop/65816_Interface_System/vivado.log
# Journal file: /home/steven/Desktop/65816_Interface_System/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/steven/Desktop/65816_Interface_System/65816_Interface_System.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 5758.000 ; gain = 119.285 ; free physical = 6550 ; free virtual = 13957
open_bd_design {/home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/Interface_Master_BD.bd}
Adding component instance block -- xilinx.com:ip:clk_wiz:5.1 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_71M
Adding component instance block -- rad-:user:AXIinterfacefor65816:4.0 - AXIinterfacefor65816_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <Interface_Master_BD> from BD file </home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/Interface_Master_BD.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 5814.312 ; gain = 56.312 ; free physical = 6461 ; free virtual = 13892
ipx::edit_ip_in_project -upgrade true -name AXIinterfacefor65816_v4_0_project -directory /home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/AXIinterfacefor65816_v4_0_project /home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is '/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/AXIinterfacefor65816_v4_0_project'.)
update_compile_order -fileset sim_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "/home/steven/Desktop/65816_Interface_System/65C816_Repo/65C816.vhd" into library xil_defaultlib [/home/steven/Desktop/65816_Interface_System/65C816_Repo/65C816.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0.vhd" into library xil_defaultlib [/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0_S00_AXI.vhd" into library xil_defaultlib [/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/steven/Desktop/65816_Interface_System/65C816_Repo/include.vhd" into library xil_defaultlib [/home/steven/Desktop/65816_Interface_System/65C816_Repo/include.vhd:1]
[Mon Apr 11 01:59:27 2016] Launched synth_1...
Run output will be captured here: /home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/AXIinterfacefor65816_v4_0_project/AXIinterfacefor65816_v4_0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "/home/steven/Desktop/65816_Interface_System/65C816_Repo/65C816.vhd" into library xil_defaultlib [/home/steven/Desktop/65816_Interface_System/65C816_Repo/65C816.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0.vhd" into library xil_defaultlib [/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0_S00_AXI.vhd" into library xil_defaultlib [/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/steven/Desktop/65816_Interface_System/65C816_Repo/include.vhd" into library xil_defaultlib [/home/steven/Desktop/65816_Interface_System/65C816_Repo/include.vhd:1]
[Mon Apr 11 02:07:05 2016] Launched synth_1...
Run output will be captured here: /home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/AXIinterfacefor65816_v4_0_project/AXIinterfacefor65816_v4_0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "/home/steven/Desktop/65816_Interface_System/65C816_Repo/65C816.vhd" into library xil_defaultlib [/home/steven/Desktop/65816_Interface_System/65C816_Repo/65C816.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0.vhd" into library xil_defaultlib [/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0_S00_AXI.vhd" into library xil_defaultlib [/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/steven/Desktop/65816_Interface_System/65C816_Repo/include.vhd" into library xil_defaultlib [/home/steven/Desktop/65816_Interface_System/65C816_Repo/include.vhd:1]
[Mon Apr 11 02:10:32 2016] Launched synth_1...
Run output will be captured here: /home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/AXIinterfacefor65816_v4_0_project/AXIinterfacefor65816_v4_0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "/home/steven/Desktop/65816_Interface_System/65C816_Repo/65C816.vhd" into library xil_defaultlib [/home/steven/Desktop/65816_Interface_System/65C816_Repo/65C816.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0.vhd" into library xil_defaultlib [/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0_S00_AXI.vhd" into library xil_defaultlib [/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/steven/Desktop/65816_Interface_System/65C816_Repo/include.vhd" into library xil_defaultlib [/home/steven/Desktop/65816_Interface_System/65C816_Repo/include.vhd:1]
[Mon Apr 11 02:13:37 2016] Launched synth_1...
Run output will be captured here: /home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/AXIinterfacefor65816_v4_0_project/AXIinterfacefor65816_v4_0_project.runs/synth_1/runme.log
set_property version 5.0 [ipx::current_core]
add_files -copy_to /home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/src /home/steven/Desktop/65816_Interface_System/65C816_Repo/include.vhd
update_compile_order -fileset sources_1
remove_files /home/steven/Desktop/65816_Interface_System/65C816_Repo/include.vhd
ipx::merge_project_changes files [ipx::current_core]
add_files -copy_to /home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/src {/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/src/include.vhd /home/steven/Desktop/65816_Interface_System/65C816_Repo/65C816.vhd}
ERROR: [Vivado 12-3630] The destination file '/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/src/include.vhd' already exists, please use -force if you want to overwrite!
add_files -copy_to /home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/src /home/steven/Desktop/65816_Interface_System/65C816_Repo/65C816.vhd
update_compile_order -fileset sources_1
remove_files /home/steven/Desktop/65816_Interface_System/65C816_Repo/65C816.vhd
import_files
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-2418] Expression "((C_S00_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
ipx::create_xgui_files [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core /home/steven/Desktop/65816_Interface_System/rad-_user_AXIinterfacefor65816_5.0.zip [ipx::current_core]
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo'.
INFO: [IP_Flow 19-1972] Upgraded Interface_Master_BD_AXIinterfacefor65816_0_0 from AXIinterfacefor65816 4.0 to AXIinterfacefor65816 5.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/ip/Interface_Master_BD_AXIinterfacefor65816_0_0/Interface_Master_BD_AXIinterfacefor65816_0_0.upgrade_log'.
Wrote  : </home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/Interface_Master_BD.bd> 
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
Generated Block Design Tcl file /home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/hw_handoff/Interface_Master_BD_bd.tcl
Exporting to file /home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/hw_handoff/Interface_Master_BD.hwh
VHDL Output written to : Interface_Master_BD.vhd
VHDL Output written to : Interface_Master_BD_wrapper.vhd
Wrote  : </home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/Interface_Master_BD.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'Interface_Master_BD_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'Interface_Master_BD_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'Interface_Master_BD_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Interface_Master_BD_AXIinterfacefor65816_0_0'...
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file '/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/AXIinterfacefor65816_v4_0_project/AXIinterfacefor65816_v4_0_project.srcs/sources_1/imports/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/src/include.vhd', it does not exist.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file '/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/AXIinterfacefor65816_v4_0_project/AXIinterfacefor65816_v4_0_project.srcs/sources_1/imports/AXIinterfacefor65816_1.0/src/65C816.vhd', it does not exist.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file '/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/AXIinterfacefor65816_v4_0_project/AXIinterfacefor65816_v4_0_project.srcs/sources_1/imports/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0_S00_AXI.vhd', it does not exist.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file '/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/AXIinterfacefor65816_v4_0_project/AXIinterfacefor65816_v4_0_project.srcs/sources_1/imports/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0.vhd', it does not exist.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'Interface_Master_BD_AXIinterfacefor65816_0_0'. Failed to generate 'VHDL Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'Interface_Master_BD_AXIinterfacefor65816_0_0'. Failed to generate 'VHDL Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block AXIinterfacefor65816_0 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'Interface_Master_BD_rst_processing_system7_0_71M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'Interface_Master_BD_rst_processing_system7_0_71M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_71M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'Interface_Master_BD_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Interface_Master_BD_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'Interface_Master_BD_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
Generated Block Design Tcl file /home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/hw_handoff/Interface_Master_BD_bd.tcl
Exporting to file /home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/hw_handoff/Interface_Master_BD.hwh
VHDL Output written to : Interface_Master_BD.vhd
VHDL Output written to : Interface_Master_BD_wrapper.vhd
Wrote  : </home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/Interface_Master_BD.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'Interface_Master_BD_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'Interface_Master_BD_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'Interface_Master_BD_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'Interface_Master_BD_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Interface_Master_BD_AXIinterfacefor65816_0_0'...
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file '/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/AXIinterfacefor65816_v4_0_project/AXIinterfacefor65816_v4_0_project.srcs/sources_1/imports/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/src/include.vhd', it does not exist.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file '/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/AXIinterfacefor65816_v4_0_project/AXIinterfacefor65816_v4_0_project.srcs/sources_1/imports/AXIinterfacefor65816_1.0/src/65C816.vhd', it does not exist.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file '/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/AXIinterfacefor65816_v4_0_project/AXIinterfacefor65816_v4_0_project.srcs/sources_1/imports/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0_S00_AXI.vhd', it does not exist.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file '/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/AXIinterfacefor65816_v4_0_project/AXIinterfacefor65816_v4_0_project.srcs/sources_1/imports/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0.vhd', it does not exist.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'Interface_Master_BD_AXIinterfacefor65816_0_0'. Failed to generate 'VHDL Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'Interface_Master_BD_AXIinterfacefor65816_0_0'. Failed to generate 'VHDL Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block AXIinterfacefor65816_0 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'Interface_Master_BD_rst_processing_system7_0_71M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'Interface_Master_BD_rst_processing_system7_0_71M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'Interface_Master_BD_rst_processing_system7_0_71M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_71M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'Interface_Master_BD_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Interface_Master_BD_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'Interface_Master_BD_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
[Mon Apr 11 02:31:33 2016] Launched synth_2...
Run output will be captured here: /home/steven/Desktop/65816_Interface_System/65816_Interface_System.runs/synth_2/runme.log
[Mon Apr 11 02:31:33 2016] Launched impl_2...
Run output will be captured here: /home/steven/Desktop/65816_Interface_System/65816_Interface_System.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 5962.480 ; gain = 17.953 ; free physical = 5990 ; free virtual = 13589
ERROR: [Common 17-39] 'launch_runs' failed due to earlier errors.
reset_run synth_2
ipx::edit_ip_in_project -upgrade true -name AXIinterfacefor65816_v5_0_project -directory /home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/AXIinterfacefor65816_v5_0_project /home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is '/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/AXIinterfacefor65816_v5_0_project'.)
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'AXIinterfacefor65816_v4_0_project/AXIinterfacefor65816_v4_0_project.srcs/sources_1/imports/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/src/include.vhd' does not exist. The file is ignored.
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'AXIinterfacefor65816_v4_0_project/AXIinterfacefor65816_v4_0_project.srcs/sources_1/imports/AXIinterfacefor65816_1.0/src/65C816.vhd' does not exist. The file is ignored.
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'AXIinterfacefor65816_v4_0_project/AXIinterfacefor65816_v4_0_project.srcs/sources_1/imports/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0_S00_AXI.vhd' does not exist. The file is ignored.
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'AXIinterfacefor65816_v4_0_project/AXIinterfacefor65816_v4_0_project.srcs/sources_1/imports/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0.vhd' does not exist. The file is ignored.
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'AXIinterfacefor65816_v4_0_project/AXIinterfacefor65816_v4_0_project.srcs/sources_1/imports/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/src/include.vhd' does not exist. The file is ignored.
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'AXIinterfacefor65816_v4_0_project/AXIinterfacefor65816_v4_0_project.srcs/sources_1/imports/AXIinterfacefor65816_1.0/src/65C816.vhd' does not exist. The file is ignored.
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'AXIinterfacefor65816_v4_0_project/AXIinterfacefor65816_v4_0_project.srcs/sources_1/imports/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0_S00_AXI.vhd' does not exist. The file is ignored.
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'AXIinterfacefor65816_v4_0_project/AXIinterfacefor65816_v4_0_project.srcs/sources_1/imports/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0.vhd' does not exist. The file is ignored.
add_files -norecurse {/home/steven/Desktop/65816_Interface_System/65C816_Repo/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0.vhd /home/steven/Desktop/65816_Interface_System/65C816_Repo/include.vhd /home/steven/Desktop/65816_Interface_System/65C816_Repo/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0_S00_AXI.vhd /home/steven/Desktop/65816_Interface_System/65C816_Repo/65C816.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'AXIinterfacefor65816_v4_0_project/AXIinterfacefor65816_v4_0_project.srcs/sources_1/imports/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0.vhd'.
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "/home/steven/Desktop/65816_Interface_System/65C816_Repo/65C816.vhd" into library xil_defaultlib [/home/steven/Desktop/65816_Interface_System/65C816_Repo/65C816.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/steven/Desktop/65816_Interface_System/65C816_Repo/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0.vhd" into library xil_defaultlib [/home/steven/Desktop/65816_Interface_System/65C816_Repo/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/steven/Desktop/65816_Interface_System/65C816_Repo/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0_S00_AXI.vhd" into library xil_defaultlib [/home/steven/Desktop/65816_Interface_System/65C816_Repo/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/steven/Desktop/65816_Interface_System/65C816_Repo/include.vhd" into library xil_defaultlib [/home/steven/Desktop/65816_Interface_System/65C816_Repo/include.vhd:1]
[Mon Apr 11 02:36:49 2016] Launched synth_1...
Run output will be captured here: /home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/AXIinterfacefor65816_v5_0_project/AXIinterfacefor65816_v5_0_project.runs/synth_1/runme.log
ipx::create_xgui_files [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core /home/steven/Desktop/65816_Interface_System/rad-_user_AXIinterfacefor65816_5.0.zip [ipx::current_core]
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo'.
INFO: [IP_Flow 19-3422] Upgraded Interface_Master_BD_AXIinterfacefor65816_0_0 (AXIinterfacefor65816 5.0) from revision 1 to revision 2
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/ip/Interface_Master_BD_AXIinterfacefor65816_0_0/Interface_Master_BD_AXIinterfacefor65816_0_0.upgrade_log'.
Wrote  : </home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/Interface_Master_BD.bd> 
report_ip_status -name ip_status 
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
Generated Block Design Tcl file /home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/hw_handoff/Interface_Master_BD_bd.tcl
Exporting to file /home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/hw_handoff/Interface_Master_BD.hwh
VHDL Output written to : Interface_Master_BD.vhd
VHDL Output written to : Interface_Master_BD_wrapper.vhd
Wrote  : </home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/Interface_Master_BD.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'Interface_Master_BD_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'Interface_Master_BD_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'Interface_Master_BD_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Interface_Master_BD_AXIinterfacefor65816_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXIinterfacefor65816_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'Interface_Master_BD_rst_processing_system7_0_71M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'Interface_Master_BD_rst_processing_system7_0_71M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_71M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'Interface_Master_BD_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Interface_Master_BD_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'Interface_Master_BD_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
Generated Block Design Tcl file /home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/hw_handoff/Interface_Master_BD_bd.tcl
Exporting to file /home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/hw_handoff/Interface_Master_BD.hwh
VHDL Output written to : Interface_Master_BD.vhd
VHDL Output written to : Interface_Master_BD_wrapper.vhd
Wrote  : </home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/Interface_Master_BD.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'Interface_Master_BD_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'Interface_Master_BD_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'Interface_Master_BD_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'Interface_Master_BD_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'Interface_Master_BD_AXIinterfacefor65816_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXIinterfacefor65816_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'Interface_Master_BD_rst_processing_system7_0_71M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'Interface_Master_BD_rst_processing_system7_0_71M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'Interface_Master_BD_rst_processing_system7_0_71M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_71M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'Interface_Master_BD_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Interface_Master_BD_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'Interface_Master_BD_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
[Mon Apr 11 02:41:18 2016] Launched synth_2...
Run output will be captured here: /home/steven/Desktop/65816_Interface_System/65816_Interface_System.runs/synth_2/runme.log
[Mon Apr 11 02:41:18 2016] Launched impl_2...
Run output will be captured here: /home/steven/Desktop/65816_Interface_System/65816_Interface_System.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 6005.438 ; gain = 3.070 ; free physical = 5949 ; free virtual = 13520
ipx::edit_ip_in_project -upgrade true -name AXIinterfacefor65816_v5_0_project -directory /home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/AXIinterfacefor65816_v5_0_project /home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is '/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/AXIinterfacefor65816_v5_0_project'.)
update_compile_order -fileset sim_1
remove_files {/home/steven/Desktop/65816_Interface_System/65C816_Repo/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0_S00_AXI.vhd /home/steven/Desktop/65816_Interface_System/65C816_Repo/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0.vhd}
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0_S00_AXI.vhd /home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0.vhd}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property used_in_simulation false [get_files  /home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0.vhd]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property used_in_simulation true [get_files  /home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0.vhd]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
remove_files -fileset sim_1 {/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0_S00_AXI.vhd /home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0.vhd}
update_compile_order -fileset sim_1
add_files -norecurse {/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0_S00_AXI.vhd /home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo/AXIinterfacefor65816_1.0/hdl/AXIinterfacefor65816_v1_0.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-2418] Expression "((C_S00_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
ipx::create_xgui_files [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core /home/steven/Desktop/65816_Interface_System/rad-_user_AXIinterfacefor65816_5.0.zip [ipx::current_core]
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo'.
INFO: [IP_Flow 19-3422] Upgraded Interface_Master_BD_AXIinterfacefor65816_0_0 (AXIinterfacefor65816 5.0) from revision 2 to revision 3
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/ip/Interface_Master_BD_AXIinterfacefor65816_0_0/Interface_Master_BD_AXIinterfacefor65816_0_0.upgrade_log'.
Wrote  : </home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/Interface_Master_BD.bd> 
report_ip_status -name ip_status 
open_hw
close_hw
****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/steven/Desktop/65816_Interface_System/65816_Interface_System.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/steven/Desktop/65816_Interface_System/65816_Interface_System.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Mon Apr 11 02:53:19 2016. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 11 02:53:19 2016...
close_hw: Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 6032.457 ; gain = 0.000 ; free physical = 5818 ; free virtual = 13482
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
Generated Block Design Tcl file /home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/hw_handoff/Interface_Master_BD_bd.tcl
Exporting to file /home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/hw_handoff/Interface_Master_BD.hwh
VHDL Output written to : Interface_Master_BD.vhd
VHDL Output written to : Interface_Master_BD_wrapper.vhd
Wrote  : </home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/Interface_Master_BD.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'Interface_Master_BD_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'Interface_Master_BD_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'Interface_Master_BD_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Interface_Master_BD_AXIinterfacefor65816_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXIinterfacefor65816_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'Interface_Master_BD_rst_processing_system7_0_71M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'Interface_Master_BD_rst_processing_system7_0_71M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_71M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'Interface_Master_BD_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Interface_Master_BD_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'Interface_Master_BD_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
Generated Block Design Tcl file /home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/hw_handoff/Interface_Master_BD_bd.tcl
Exporting to file /home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/hw_handoff/Interface_Master_BD.hwh
VHDL Output written to : Interface_Master_BD.vhd
VHDL Output written to : Interface_Master_BD_wrapper.vhd
Wrote  : </home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/Interface_Master_BD.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'Interface_Master_BD_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'Interface_Master_BD_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'Interface_Master_BD_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'Interface_Master_BD_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'Interface_Master_BD_AXIinterfacefor65816_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXIinterfacefor65816_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'Interface_Master_BD_rst_processing_system7_0_71M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'Interface_Master_BD_rst_processing_system7_0_71M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'Interface_Master_BD_rst_processing_system7_0_71M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_71M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'Interface_Master_BD_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Interface_Master_BD_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'Interface_Master_BD_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
[Mon Apr 11 02:53:56 2016] Launched synth_2...
Run output will be captured here: /home/steven/Desktop/65816_Interface_System/65816_Interface_System.runs/synth_2/runme.log
[Mon Apr 11 02:53:56 2016] Launched impl_2...
Run output will be captured here: /home/steven/Desktop/65816_Interface_System/65816_Interface_System.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 6043.965 ; gain = 11.508 ; free physical = 5744 ; free virtual = 13414
file copy -force /home/steven/Desktop/65816_Interface_System/65816_Interface_System.runs/impl_2/Interface_Master_BD_wrapper.sysdef /home/steven/Desktop/65816_Interface_System/65816_Interface_System.sdk/Interface_Master_BD_wrapper.hdf

archive_project /home/steven/Desktop/65816_Interface_System/65816_Interface_System.xpr.zip -force -include_config_settings
INFO: [Coretcl 2-137] starting archive...
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/steven/Desktop/65816_Interface_System/65816_Interface_System.ipdefs/Vivado_Custom_IP_Repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'synth_2'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_2'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/steven/Desktop/65816_Interface_System/65816_Interface_System.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 11 03:13:49 2016...
