<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › infiniband › hw › ehca › ehca_classes.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>ehca_classes.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  IBM eServer eHCA Infiniband device driver for Linux on POWER</span>
<span class="cm"> *</span>
<span class="cm"> *  Struct definition for eHCA internal structures</span>
<span class="cm"> *</span>
<span class="cm"> *  Authors: Heiko J Schick &lt;schickhj@de.ibm.com&gt;</span>
<span class="cm"> *           Christoph Raisch &lt;raisch@de.ibm.com&gt;</span>
<span class="cm"> *           Joachim Fenkes &lt;fenkes@de.ibm.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (c) 2005 IBM Corporation</span>
<span class="cm"> *</span>
<span class="cm"> *  All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> *  This source code is distributed under a dual license of GPL v2.0 and OpenIB</span>
<span class="cm"> *  BSD.</span>
<span class="cm"> *</span>
<span class="cm"> * OpenIB BSD License</span>
<span class="cm"> *</span>
<span class="cm"> * Redistribution and use in source and binary forms, with or without</span>
<span class="cm"> * modification, are permitted provided that the following conditions are met:</span>
<span class="cm"> *</span>
<span class="cm"> * Redistributions of source code must retain the above copyright notice, this</span>
<span class="cm"> * list of conditions and the following disclaimer.</span>
<span class="cm"> *</span>
<span class="cm"> * Redistributions in binary form must reproduce the above copyright notice,</span>
<span class="cm"> * this list of conditions and the following disclaimer in the documentation</span>
<span class="cm"> * and/or other materials</span>
<span class="cm"> * provided with the distribution.</span>
<span class="cm"> *</span>
<span class="cm"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span>
<span class="cm"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span>
<span class="cm"> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span>
<span class="cm"> * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE</span>
<span class="cm"> * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span>
<span class="cm"> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span>
<span class="cm"> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR</span>
<span class="cm"> * BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER</span>
<span class="cm"> * IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span>
<span class="cm"> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span>
<span class="cm"> * POSSIBILITY OF SUCH DAMAGE.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __EHCA_CLASSES_H__</span>
<span class="cp">#define __EHCA_CLASSES_H__</span>

<span class="k">struct</span> <span class="n">ehca_module</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">ehca_qp</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">ehca_cq</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">ehca_eq</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">ehca_mr</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">ehca_mw</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">ehca_pd</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">ehca_av</span><span class="p">;</span>

<span class="cp">#include &lt;linux/wait.h&gt;</span>
<span class="cp">#include &lt;linux/mutex.h&gt;</span>

<span class="cp">#include &lt;rdma/ib_verbs.h&gt;</span>
<span class="cp">#include &lt;rdma/ib_user_verbs.h&gt;</span>

<span class="cp">#ifdef CONFIG_PPC64</span>
<span class="cp">#include &quot;ehca_classes_pSeries.h&quot;</span>
<span class="cp">#endif</span>
<span class="cp">#include &quot;ipz_pt_fn.h&quot;</span>
<span class="cp">#include &quot;ehca_qes.h&quot;</span>
<span class="cp">#include &quot;ehca_irq.h&quot;</span>

<span class="cp">#define EHCA_EQE_CACHE_SIZE 20</span>
<span class="cp">#define EHCA_MAX_NUM_QUEUES 0xffff</span>

<span class="k">struct</span> <span class="n">ehca_eqe_cache_entry</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">ehca_eqe</span> <span class="o">*</span><span class="n">eqe</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ehca_cq</span> <span class="o">*</span><span class="n">cq</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ehca_eq</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">length</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ipz_queue</span> <span class="n">ipz_queue</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ipz_eq_handle</span> <span class="n">ipz_eq_handle</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">work_struct</span> <span class="n">work</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">h_galpas</span> <span class="n">galpas</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">is_initialized</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ehca_pfeq</span> <span class="n">pf</span><span class="p">;</span>
	<span class="n">spinlock_t</span> <span class="n">spinlock</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tasklet_struct</span> <span class="n">interrupt_task</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ist</span><span class="p">;</span>
	<span class="n">spinlock_t</span> <span class="n">irq_spinlock</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ehca_eqe_cache_entry</span> <span class="n">eqe_cache</span><span class="p">[</span><span class="n">EHCA_EQE_CACHE_SIZE</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ehca_sma_attr</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">lid</span><span class="p">,</span> <span class="n">lmc</span><span class="p">,</span> <span class="n">sm_sl</span><span class="p">,</span> <span class="n">sm_lid</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">pkey_tbl_len</span><span class="p">,</span> <span class="n">pkeys</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ehca_sport</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">ib_cq</span> <span class="o">*</span><span class="n">ibcq_aqp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ib_qp</span> <span class="o">*</span><span class="n">ibqp_sqp</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="cm">/* lock to serialze modify_qp() calls for sqp in normal</span>
<span class="cm">	 * and irq path (when event PORT_ACTIVE is received first time)</span>
<span class="cm">	 */</span>
	<span class="n">spinlock_t</span> <span class="n">mod_sqp_lock</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">ib_port_state</span> <span class="n">port_state</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ehca_sma_attr</span> <span class="n">saved_attr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pma_qp_nr</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define HCA_CAP_MR_PGSIZE_4K  0x80000000</span>
<span class="cp">#define HCA_CAP_MR_PGSIZE_64K 0x40000000</span>
<span class="cp">#define HCA_CAP_MR_PGSIZE_1M  0x20000000</span>
<span class="cp">#define HCA_CAP_MR_PGSIZE_16M 0x10000000</span>

<span class="k">struct</span> <span class="n">ehca_shca</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">ib_device</span> <span class="n">ib_device</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">ofdev</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">num_ports</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">hw_level</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">shca_list</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ipz_adapter_handle</span> <span class="n">ipz_hca_handle</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ehca_sport</span> <span class="n">sport</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">ehca_eq</span> <span class="n">eq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ehca_eq</span> <span class="n">neq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ehca_mr</span> <span class="o">*</span><span class="n">maxmr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ehca_pd</span> <span class="o">*</span><span class="n">pd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">h_galpas</span> <span class="n">galpas</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mutex</span> <span class="n">modify_mutex</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">hca_cap</span><span class="p">;</span>
	<span class="cm">/* MR pgsize: bit 0-3 means 4K, 64K, 1M, 16M respectively */</span>
	<span class="n">u32</span> <span class="n">hca_cap_mr_pgsize</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">max_mtu</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">max_num_qps</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">max_num_cqs</span><span class="p">;</span>
	<span class="n">atomic_t</span> <span class="n">num_cqs</span><span class="p">;</span>
	<span class="n">atomic_t</span> <span class="n">num_qps</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ehca_pd</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">ib_pd</span> <span class="n">ib_pd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ipz_pd</span> <span class="n">fw_pd</span><span class="p">;</span>
	<span class="cm">/* small queue mgmt */</span>
	<span class="k">struct</span> <span class="n">mutex</span> <span class="n">lock</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">free</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">full</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">ehca_ext_qp_type</span> <span class="p">{</span>
	<span class="n">EQPT_NORMAL</span>    <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">EQPT_LLQP</span>      <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">EQPT_SRQBASE</span>   <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">EQPT_SRQ</span>       <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* struct to cache modify_qp()&#39;s parms for GSI/SMI qp */</span>
<span class="k">struct</span> <span class="n">ehca_mod_qp_parm</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">mask</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ib_qp_attr</span> <span class="n">attr</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define EHCA_MOD_QP_PARM_MAX 4</span>

<span class="cp">#define QMAP_IDX_MASK 0xFFFFULL</span>

<span class="cm">/* struct for tracking if cqes have been reported to the application */</span>
<span class="k">struct</span> <span class="n">ehca_qmap_entry</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">app_wr_id</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reported</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cqe_req</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ehca_queue_map</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">ehca_qmap_entry</span> <span class="o">*</span><span class="n">map</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">entries</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tail</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">left_to_poll</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">next_wqe_idx</span><span class="p">;</span>   <span class="cm">/* Idx to first wqe to be flushed */</span>
<span class="p">};</span>

<span class="cm">/* function to calculate the next index for the qmap */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">next_index</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cur_index</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">limit</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">temp</span> <span class="o">=</span> <span class="n">cur_index</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">temp</span> <span class="o">==</span> <span class="n">limit</span><span class="p">)</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="n">temp</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">ehca_qp</span> <span class="p">{</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">ib_qp</span> <span class="n">ib_qp</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">ib_srq</span> <span class="n">ib_srq</span><span class="p">;</span>
	<span class="p">};</span>
	<span class="n">u32</span> <span class="n">qp_type</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">ehca_ext_qp_type</span> <span class="n">ext_type</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">ib_qp_state</span> <span class="n">state</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ipz_queue</span> <span class="n">ipz_squeue</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ehca_queue_map</span> <span class="n">sq_map</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ipz_queue</span> <span class="n">ipz_rqueue</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ehca_queue_map</span> <span class="n">rq_map</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">h_galpas</span> <span class="n">galpas</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">qkey</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">real_qp_num</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">token</span><span class="p">;</span>
	<span class="n">spinlock_t</span> <span class="n">spinlock_s</span><span class="p">;</span>
	<span class="n">spinlock_t</span> <span class="n">spinlock_r</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sq_max_inline_data_size</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ipz_qp_handle</span> <span class="n">ipz_qp_handle</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ehca_pfqp</span> <span class="n">pf</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ib_qp_init_attr</span> <span class="n">init_attr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ehca_cq</span> <span class="o">*</span><span class="n">send_cq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ehca_cq</span> <span class="o">*</span><span class="n">recv_cq</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sqerr_purgeflag</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">hlist_node</span> <span class="n">list_entries</span><span class="p">;</span>
	<span class="cm">/* array to cache modify_qp()&#39;s parms for GSI/SMI qp */</span>
	<span class="k">struct</span> <span class="n">ehca_mod_qp_parm</span> <span class="o">*</span><span class="n">mod_qp_parm</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">mod_qp_parm_idx</span><span class="p">;</span>
	<span class="cm">/* mmap counter for resources mapped into user space */</span>
	<span class="n">u32</span> <span class="n">mm_count_squeue</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mm_count_rqueue</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mm_count_galpa</span><span class="p">;</span>
	<span class="cm">/* unsolicited ack circumvention */</span>
	<span class="kt">int</span> <span class="n">unsol_ack_circ</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">mtu_shift</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">message_count</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">packet_count</span><span class="p">;</span>
	<span class="n">atomic_t</span> <span class="n">nr_events</span><span class="p">;</span> <span class="cm">/* events seen */</span>
	<span class="n">wait_queue_head_t</span> <span class="n">wait_completion</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">mig_armed</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">sq_err_node</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">rq_err_node</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define IS_SRQ(qp) (qp-&gt;ext_type == EQPT_SRQ)</span>
<span class="cp">#define HAS_SQ(qp) (qp-&gt;ext_type != EQPT_SRQ)</span>
<span class="cp">#define HAS_RQ(qp) (qp-&gt;ext_type != EQPT_SRQBASE)</span>

<span class="cm">/* must be power of 2 */</span>
<span class="cp">#define QP_HASHTAB_LEN 8</span>

<span class="k">struct</span> <span class="n">ehca_cq</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">ib_cq</span> <span class="n">ib_cq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ipz_queue</span> <span class="n">ipz_queue</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">h_galpas</span> <span class="n">galpas</span><span class="p">;</span>
	<span class="n">spinlock_t</span> <span class="n">spinlock</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cq_number</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">token</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">nr_of_entries</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ipz_cq_handle</span> <span class="n">ipz_cq_handle</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ehca_pfcq</span> <span class="n">pf</span><span class="p">;</span>
	<span class="n">spinlock_t</span> <span class="n">cb_lock</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">hlist_head</span> <span class="n">qp_hashtab</span><span class="p">[</span><span class="n">QP_HASHTAB_LEN</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">entry</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">nr_callbacks</span><span class="p">;</span>   <span class="cm">/* #events assigned to cpu by scaling code */</span>
	<span class="n">atomic_t</span> <span class="n">nr_events</span><span class="p">;</span> <span class="cm">/* #events seen */</span>
	<span class="n">wait_queue_head_t</span> <span class="n">wait_completion</span><span class="p">;</span>
	<span class="n">spinlock_t</span> <span class="n">task_lock</span><span class="p">;</span>
	<span class="cm">/* mmap counter for resources mapped into user space */</span>
	<span class="n">u32</span> <span class="n">mm_count_queue</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mm_count_galpa</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">sqp_err_list</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">rqp_err_list</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">ehca_mr_flag</span> <span class="p">{</span>
	<span class="n">EHCA_MR_FLAG_FMR</span> <span class="o">=</span> <span class="mh">0x80000000</span><span class="p">,</span>	 <span class="cm">/* FMR, created with ehca_alloc_fmr */</span>
	<span class="n">EHCA_MR_FLAG_MAXMR</span> <span class="o">=</span> <span class="mh">0x40000000</span><span class="p">,</span> <span class="cm">/* max-MR                           */</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ehca_mr</span> <span class="p">{</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">ib_mr</span> <span class="n">ib_mr</span><span class="p">;</span>	<span class="cm">/* must always be first in ehca_mr */</span>
		<span class="k">struct</span> <span class="n">ib_fmr</span> <span class="n">ib_fmr</span><span class="p">;</span>	<span class="cm">/* must always be first in ehca_mr */</span>
	<span class="p">}</span> <span class="n">ib</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ib_umem</span> <span class="o">*</span><span class="n">umem</span><span class="p">;</span>
	<span class="n">spinlock_t</span> <span class="n">mrlock</span><span class="p">;</span>

	<span class="k">enum</span> <span class="n">ehca_mr_flag</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">num_kpages</span><span class="p">;</span>		<span class="cm">/* number of kernel pages */</span>
	<span class="n">u32</span> <span class="n">num_hwpages</span><span class="p">;</span>	<span class="cm">/* number of hw pages to form MR */</span>
	<span class="n">u64</span> <span class="n">hwpage_size</span><span class="p">;</span>	<span class="cm">/* hw page size used for this MR */</span>
	<span class="kt">int</span> <span class="n">acl</span><span class="p">;</span>		<span class="cm">/* ACL (stored here for usage in reregister) */</span>
	<span class="n">u64</span> <span class="o">*</span><span class="n">start</span><span class="p">;</span>		<span class="cm">/* virtual start address (stored here for */</span>
				<span class="cm">/* usage in reregister) */</span>
	<span class="n">u64</span> <span class="n">size</span><span class="p">;</span>		<span class="cm">/* size (stored here for usage in reregister) */</span>
	<span class="n">u32</span> <span class="n">fmr_page_size</span><span class="p">;</span>	<span class="cm">/* page size for FMR */</span>
	<span class="n">u32</span> <span class="n">fmr_max_pages</span><span class="p">;</span>	<span class="cm">/* max pages for FMR */</span>
	<span class="n">u32</span> <span class="n">fmr_max_maps</span><span class="p">;</span>	<span class="cm">/* max outstanding maps for FMR */</span>
	<span class="n">u32</span> <span class="n">fmr_map_cnt</span><span class="p">;</span>	<span class="cm">/* map counter for FMR */</span>
	<span class="cm">/* fw specific data */</span>
	<span class="k">struct</span> <span class="n">ipz_mrmw_handle</span> <span class="n">ipz_mr_handle</span><span class="p">;</span>	<span class="cm">/* MR handle for h-calls */</span>
	<span class="k">struct</span> <span class="n">h_galpas</span> <span class="n">galpas</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ehca_mw</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">ib_mw</span> <span class="n">ib_mw</span><span class="p">;</span>	<span class="cm">/* gen2 mw, must always be first in ehca_mw */</span>
	<span class="n">spinlock_t</span> <span class="n">mwlock</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">never_bound</span><span class="p">;</span>		<span class="cm">/* indication MW was never bound */</span>
	<span class="k">struct</span> <span class="n">ipz_mrmw_handle</span> <span class="n">ipz_mw_handle</span><span class="p">;</span>	<span class="cm">/* MW handle for h-calls */</span>
	<span class="k">struct</span> <span class="n">h_galpas</span> <span class="n">galpas</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">ehca_mr_pgi_type</span> <span class="p">{</span>
	<span class="n">EHCA_MR_PGI_PHYS</span>   <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>  <span class="cm">/* type of ehca_reg_phys_mr,</span>
<span class="cm">				  * ehca_rereg_phys_mr,</span>
<span class="cm">				  * ehca_reg_internal_maxmr */</span>
	<span class="n">EHCA_MR_PGI_USER</span>   <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>  <span class="cm">/* type of ehca_reg_user_mr */</span>
	<span class="n">EHCA_MR_PGI_FMR</span>    <span class="o">=</span> <span class="mi">3</span>   <span class="cm">/* type of ehca_map_phys_fmr */</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ehca_mr_pginfo</span> <span class="p">{</span>
	<span class="k">enum</span> <span class="n">ehca_mr_pgi_type</span> <span class="n">type</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">num_kpages</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">kpage_cnt</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">hwpage_size</span><span class="p">;</span>     <span class="cm">/* hw page size used for this MR */</span>
	<span class="n">u64</span> <span class="n">num_hwpages</span><span class="p">;</span>     <span class="cm">/* number of hw pages */</span>
	<span class="n">u64</span> <span class="n">hwpage_cnt</span><span class="p">;</span>      <span class="cm">/* counter for hw pages */</span>
	<span class="n">u64</span> <span class="n">next_hwpage</span><span class="p">;</span>     <span class="cm">/* next hw page in buffer/chunk/listelem */</span>

	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span> <span class="cm">/* type EHCA_MR_PGI_PHYS section */</span>
			<span class="kt">int</span> <span class="n">num_phys_buf</span><span class="p">;</span>
			<span class="k">struct</span> <span class="n">ib_phys_buf</span> <span class="o">*</span><span class="n">phys_buf_array</span><span class="p">;</span>
			<span class="n">u64</span> <span class="n">next_buf</span><span class="p">;</span>
		<span class="p">}</span> <span class="n">phy</span><span class="p">;</span>
		<span class="k">struct</span> <span class="p">{</span> <span class="cm">/* type EHCA_MR_PGI_USER section */</span>
			<span class="k">struct</span> <span class="n">ib_umem</span> <span class="o">*</span><span class="n">region</span><span class="p">;</span>
			<span class="k">struct</span> <span class="n">ib_umem_chunk</span> <span class="o">*</span><span class="n">next_chunk</span><span class="p">;</span>
			<span class="n">u64</span> <span class="n">next_nmap</span><span class="p">;</span>
		<span class="p">}</span> <span class="n">usr</span><span class="p">;</span>
		<span class="k">struct</span> <span class="p">{</span> <span class="cm">/* type EHCA_MR_PGI_FMR section */</span>
			<span class="n">u64</span> <span class="n">fmr_pgsize</span><span class="p">;</span>
			<span class="n">u64</span> <span class="o">*</span><span class="n">page_list</span><span class="p">;</span>
			<span class="n">u64</span> <span class="n">next_listelem</span><span class="p">;</span>
		<span class="p">}</span> <span class="n">fmr</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">u</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* output parameters for MR/FMR hipz calls */</span>
<span class="k">struct</span> <span class="n">ehca_mr_hipzout_parms</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">ipz_mrmw_handle</span> <span class="n">handle</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">lkey</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rkey</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">len</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">vaddr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">acl</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* output parameters for MW hipz calls */</span>
<span class="k">struct</span> <span class="n">ehca_mw_hipzout_parms</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">ipz_mrmw_handle</span> <span class="n">handle</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rkey</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ehca_av</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">ib_ah</span> <span class="n">ib_ah</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ehca_ud_av</span> <span class="n">av</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ehca_ucontext</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">ib_ucontext</span> <span class="n">ib_ucontext</span><span class="p">;</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">ehca_init_pd_cache</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">ehca_cleanup_pd_cache</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">ehca_init_cq_cache</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">ehca_cleanup_cq_cache</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">ehca_init_qp_cache</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">ehca_cleanup_qp_cache</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">ehca_init_av_cache</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">ehca_cleanup_av_cache</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">ehca_init_mrmw_cache</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">ehca_cleanup_mrmw_cache</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">ehca_init_small_qp_cache</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">ehca_cleanup_small_qp_cache</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="k">extern</span> <span class="n">rwlock_t</span> <span class="n">ehca_qp_idr_lock</span><span class="p">;</span>
<span class="k">extern</span> <span class="n">rwlock_t</span> <span class="n">ehca_cq_idr_lock</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">idr</span> <span class="n">ehca_qp_idr</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">idr</span> <span class="n">ehca_cq_idr</span><span class="p">;</span>
<span class="k">extern</span> <span class="n">spinlock_t</span> <span class="n">shca_list_lock</span><span class="p">;</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">ehca_static_rate</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">ehca_port_act_time</span><span class="p">;</span>
<span class="k">extern</span> <span class="n">bool</span> <span class="n">ehca_use_hp_mr</span><span class="p">;</span>
<span class="k">extern</span> <span class="n">bool</span> <span class="n">ehca_scaling_code</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">ehca_lock_hcalls</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">ehca_nr_ports</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">ehca_max_cq</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">ehca_max_qp</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">ipzu_queue_resp</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">qe_size</span><span class="p">;</span>      <span class="cm">/* queue entry size */</span>
	<span class="n">u32</span> <span class="n">act_nr_of_sg</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">queue_length</span><span class="p">;</span> <span class="cm">/* queue length allocated in bytes */</span>
	<span class="n">u32</span> <span class="n">pagesize</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">toggle_state</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">offset</span><span class="p">;</span> <span class="cm">/* save offset within a page for small_qp */</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ehca_create_cq_resp</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">cq_number</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">token</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ipzu_queue_resp</span> <span class="n">ipz_queue</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">fw_handle_ofs</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dummy</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ehca_create_qp_resp</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">qp_num</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">token</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">qp_type</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ext_type</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">qkey</span><span class="p">;</span>
	<span class="cm">/* qp_num assigned by ehca: sqp0/1 may have got different numbers */</span>
	<span class="n">u32</span> <span class="n">real_qp_num</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">fw_handle_ofs</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dummy</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ipzu_queue_resp</span> <span class="n">ipz_squeue</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ipzu_queue_resp</span> <span class="n">ipz_rqueue</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ehca_alloc_cq_parms</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">nr_cqe</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">act_nr_of_entries</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">act_pages</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ipz_eq_handle</span> <span class="n">eq_handle</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">ehca_service_type</span> <span class="p">{</span>
	<span class="n">ST_RC</span>  <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">ST_UC</span>  <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">ST_RD</span>  <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">ST_UD</span>  <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">ehca_ll_comp_flags</span> <span class="p">{</span>
	<span class="n">LLQP_SEND_COMP</span> <span class="o">=</span> <span class="mh">0x20</span><span class="p">,</span>
	<span class="n">LLQP_RECV_COMP</span> <span class="o">=</span> <span class="mh">0x40</span><span class="p">,</span>
	<span class="n">LLQP_COMP_MASK</span> <span class="o">=</span> <span class="mh">0x60</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ehca_alloc_queue_parms</span> <span class="p">{</span>
	<span class="cm">/* input parameters */</span>
	<span class="kt">int</span> <span class="n">max_wr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">max_sge</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">page_size</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">is_small</span><span class="p">;</span>

	<span class="cm">/* output parameters */</span>
	<span class="n">u16</span> <span class="n">act_nr_wqes</span><span class="p">;</span>
	<span class="n">u8</span>  <span class="n">act_nr_sges</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">queue_size</span><span class="p">;</span> <span class="cm">/* bytes for small queues, pages otherwise */</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ehca_alloc_qp_parms</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">ehca_alloc_queue_parms</span> <span class="n">squeue</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ehca_alloc_queue_parms</span> <span class="n">rqueue</span><span class="p">;</span>

	<span class="cm">/* input parameters */</span>
	<span class="k">enum</span> <span class="n">ehca_service_type</span> <span class="n">servicetype</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">qp_storage</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">sigtype</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">ehca_ext_qp_type</span> <span class="n">ext_type</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">ehca_ll_comp_flags</span> <span class="n">ll_comp_flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ud_av_l_key_ctl</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">token</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ipz_eq_handle</span> <span class="n">eq_handle</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ipz_pd</span> <span class="n">pd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ipz_cq_handle</span> <span class="n">send_cq_handle</span><span class="p">,</span> <span class="n">recv_cq_handle</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">srq_qpn</span><span class="p">,</span> <span class="n">srq_token</span><span class="p">,</span> <span class="n">srq_limit</span><span class="p">;</span>

	<span class="cm">/* output parameters */</span>
	<span class="n">u32</span> <span class="n">real_qp_num</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ipz_qp_handle</span> <span class="n">qp_handle</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">h_galpas</span> <span class="n">galpas</span><span class="p">;</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">ehca_cq_assign_qp</span><span class="p">(</span><span class="k">struct</span> <span class="n">ehca_cq</span> <span class="o">*</span><span class="n">cq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ehca_qp</span> <span class="o">*</span><span class="n">qp</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">ehca_cq_unassign_qp</span><span class="p">(</span><span class="k">struct</span> <span class="n">ehca_cq</span> <span class="o">*</span><span class="n">cq</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">qp_num</span><span class="p">);</span>
<span class="k">struct</span> <span class="n">ehca_qp</span> <span class="o">*</span><span class="n">ehca_cq_get_qp</span><span class="p">(</span><span class="k">struct</span> <span class="n">ehca_cq</span> <span class="o">*</span><span class="n">cq</span><span class="p">,</span> <span class="kt">int</span> <span class="n">qp_num</span><span class="p">);</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
