From bd9a59ec430dd8ffd84228daa8f378a6cb2d0ad5 Mon Sep 17 00:00:00 2001
From: Quynh Nguyen <quynh.nguyen.xb@renesas.com>
Date: Thu, 18 Jul 2019 12:17:23 +0700
Subject: [PATCH 232/440] ARM: dts: r8a77470: Add HSCIF{0,1,2} nodes

Add all serial ports marked as disabled.

Signed-off-by: thongsyho <thong.ho.px@rvc.renesas.com>
Signed-off-by: Quynh Nguyen <quynh.nguyen.xb@renesas.com>
---
 arch/arm/boot/dts/r8a77470.dtsi | 27 +++++++++++++++++++++++++++
 1 file changed, 27 insertions(+)

diff --git a/arch/arm/boot/dts/r8a77470.dtsi b/arch/arm/boot/dts/r8a77470.dtsi
index bd214a6..b2d73e3 100644
--- a/arch/arm/boot/dts/r8a77470.dtsi
+++ b/arch/arm/boot/dts/r8a77470.dtsi
@@ -808,6 +808,33 @@
 			status = "disabled";
 		};
 
+		hscif0: serial@e62c0000 {
+			compatible = "renesas,hscif-r8a77470", "renesas,hscif";
+			reg = <0 0xe62c0000 0 96>;
+			interrupts = <0 154 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&mstp7_clks R8A77470_CLK_HSCIF0>;
+			clock-names = "sci_ick";
+			status = "disabled";
+		};
+
+		hscif1: serial@e62c8000 {
+			compatible = "renesas,hscif-r8a77470", "renesas,hscif";
+			reg = <0 0xe62c8000 0 96>;
+			interrupts = <0 155 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&mstp7_clks R8A77470_CLK_HSCIF1>;
+			clock-names = "sci_ick";
+			status = "disabled";
+		};
+
+		hscif2: serial@e62d0000 {
+			compatible = "renesas,hscif-r8a77470", "renesas,hscif";
+			reg = <0 0xe62d0000 0 96>;
+			interrupts = <0 21 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&mstp7_clks R8A77470_CLK_HSCIF2>;
+			clock-names = "sci_ick";
+			status = "disabled";
+		};
+
 		gic: interrupt-controller@f1001000 {
 			compatible = "arm,gic-400";
 			#interrupt-cells = <3>;
-- 
2.7.4

