// Mem file initialization records.
//
// SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
// Vivado v2020.2 (64-bit)
// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// Created on Thursday September 22, 2022 - 09:48:30 am, from:
//
//     Map file     - /home/danielito/Escritorio/Vivado_proyect/project_7_MIcroBlazer/project_7_MIcroBlazer.gen/sources_1/bd/MicroGPIO/MicroGPIO.bmm
//     Data file(s) - /home/danielito/Escritorio/Vivado_proyect/project_7_MIcroBlazer/project_7_MIcroBlazer.gen/sources_1/bd/MicroGPIO/ip/MicroGPIO_microblaze_0_1/data/mb_bootloop_le.elf
//
// Address space 'u_MicroGPIO_microblaze_0.u_MicroGPIO_microblaze_0_local_memory_lmb_bram_32K_3_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
