; This source code in this file is licensed to You by Castle Technology
; Limited ("Castle") and its licensors on contractual terms and conditions
; ("Licence") which entitle you freely to modify and/or to distribute this
; source code subject to Your compliance with the terms of the Licence.
;
; This source code has been made available to You without any warranties
; whatsoever. Consequently, Your use, modification and distribution of this
; source code is entirely at Your own risk and neither Castle, its licensors
; nor any other person who has contributed to this source code shall be
; liable to You for any loss or damage which You may suffer as a result of
; Your use, modification or distribution of this source code.
;
; Full details of Your rights and obligations are set out in the Licence.
; You should have received a copy of the Licence with this source code file.
; If You have not received a copy, the text of the Licence is available
; online at www.castle-technology.co.uk/riscosbaselicence.htm
;
;------------------------------------------------------------------------------
;
; RISC OS SCSI device driver for Acorn SCSI podule P/N 0173,010
;
;------------------------------------------------------------------------------


;************************************************
;       Switches governing assembly
;************************************************

        GBLS    DString
        GBLL    debug
        GBLL    trace
        GBLL    counts

debug           SETL {FALSE}

      [ debug
DString         SETS " - Debugging version"
counts          SETL {FALSE}
trace           SETL {TRUE}
      |
DString         SETS ""
counts          SETL {FALSE}
trace           SETL {FALSE}            ; Must be false for release
      ]

                GBLL disconnect         ; When true, driver defaults to allowing
disconnect      SETL {FALSE}            ; disconnection/reselection

                GBLL SQ555kludge
SQ555kludge     SETL {FALSE}
    [ SQ555kludge
disconnect      SETL {FALSE}
      [ debug
DString         SETS " - SQ555 debugging version"
      |
DString         SETS " - SQ555 version"
      ]
    ]

                GBLL HAL                ; When true, try OS_Hardware instead of poking IOC
HAL             SETL {TRUE}

      [ :LNOT::DEF:soft
                GBLL soft               ; When true, be a driver module for SCSISwitch
soft            SETL {FALSE}
      ]
                GBLL testMEMC           ; When true, test for MEMC1a
testMEMC        SETL :LNOT:HAL

                GBLL doAssertATN
doAssertATN     SETL {TRUE}

                GBLL useTickerV
                GBLL doEscapeCheck
      [ doAssertATN:LAND::LNOT:soft
useTickerV      SETL {TRUE}             ;true or false
doEscapeCheck   SETL {FALSE}
      |
useTickerV      SETL {FALSE}            ;MUST be false
doEscapeCheck   SETL {FALSE}            ;MUST be false
      ]

                GBLL IRQswhenreading
                GBLL IRQswhenwriting
                GBLL rejectnaffmessages
IRQswhenreading SETL {TRUE}
IRQswhenwriting SETL {TRUE}
rejectnaffmessages  SETL {TRUE}

                GBLL BigCapacity        ; Assume capacities > 4G are possible
BigCapacity     SETL {TRUE}

                GBLL readback           ; Read back from podule to flush writes
readback        SETL {TRUE}

                GBLL bugfix1            ; Escape whilst reading
bugfix1         SETL {TRUE}

                GBLL bugfix2            ; Suppress escape & timeout if command
bugfix2         SETL {TRUE}             ; completes before noticing ATN is hi.

                GBLL bugfix3            ; Small xfers after a re-select failing
bugfix3         SETL {TRUE}             ; to copy SRAM data to main ram

                GBLL bugfix4            ; Restore DPD bit in SR_DestID when
bugfix4         SETL {TRUE}             ; reselected by a target

                GBLL bugfix5            ; Set ER bit in SR_SourceID when a
bugfix5         SETL {TRUE}             ; disconnection occurs

                GBLL bugfix6            ; LCI bit doesn't always work when
bugfix6         SETL {TRUE}             ; another target reselects SBIC

                GBLL bugfix7a           ; Indicate NO data transfered, if any
bugfix7a        SETL {FALSE}            ; error occurs

                GBLL bugfix7b           ; Indicate NO data transfered, if an
bugfix7b        SETL {TRUE}             ; unexpected disconnection occurs

                GBLL bugfix8            ; Determine device gives -1,-1 for block
bugfix8         SETL {TRUE}             ;  count/size if readcapacity fails

                GBLL bugfix9            ; Target disconnects during last
bugfix9         SETL {TRUE}             ; 12 bytes of data out phase

                GBLL bugfix10           ; Tell SBIC the CDB size incase its
bugfix10        SETL {TRUE}             ; not a group 0,1 or 5 command.

                GBLL efficient
efficient       SETL {TRUE}

                GBLL bugfix11           ; Check CDB size
bugfix11        SETL {TRUE}

                GBLL bugfix12           ; Get LUN's to work
bugfix12        SETL {TRUE}

                GBLL bugfix13           ; Prevent call of UnQueueSlot from
bugfix13        SETL {TRUE}             ; Restart_DMAC_Writing when queue
                                        ; is empty.

;************************************************
;       Header files required
;************************************************

        AREA    |!!!Module|,CODE,READONLY

Module_BaseAddr

        GET     Hdr:ListOpts
        GET     Hdr:Macros
        GET     Hdr:System
        GET     Hdr:FSNumbers
        GET     Hdr:ModHand
        GET     Hdr:Services
        GET     Hdr:Proc
        GET     Hdr:DevNos
        GET     Hdr:Podule
        GET     Hdr:NewErrors
        GET     Hdr:HALEntries
        GET     Hdr:SCSI
        GET     Hdr:SCSIErr
        GET     Hdr:Variables
        GET     hdr.SCSIMacros
        GET     VersionASM
        GET     hdr.SCSIEquates
        
;************************************************
;       Module start
;************************************************

        ASSERT  (.=Module_BaseAddr)     ; Winge if we've generated code

SCSI_SWIbase * Module_SWISystemBase + (SCSIDriverSWI * Module_SWIChunkSize)

        DCD     0                               ; 0  Start - Not an application
        DCD     ModInit-Module_BaseAddr         ; 4  Initialisation
        DCD     ModDie-Module_BaseAddr          ; 8  Die (aka Finalisation)
        DCD     ModService-Module_BaseAddr      ; C  Service
        DCD     ModTitleStr-Module_BaseAddr     ; 10 Title
        DCD     ModHelpStr-Module_BaseAddr      ; 14 Help string
      [ soft
        DCD     0                               ; 18 Combined Help/* command table
        DCD     0                               ; 1C Chunk number of SWIs intercepted
        DCD     0                               ; 20 Offset of code to handle SWIs
        DCD     0                               ; 24 SWI Decoding table
      |
        DCD     HC_Table-Module_BaseAddr        ; 18 Combined Help/* command table
        DCD     SCSI_SWIbase                    ; 1C Chunk number of SWIs intercepted (MySWIBase)
        DCD     SCSI_SWIdecode-Module_BaseAddr  ; 20 Offset of code to handle SWIs (MySWIDecode)
        DCD     SCSI_SWInames-Module_BaseAddr   ; 24 SWI Decoding table (MySWINames)
      ]
        DCD     0                               ; 28 SWI Decoding code
        DCD     0                               ; 32 Messages filename
        DCD     ModFlags-Module_BaseAddr        ; 36 Flags

      [ soft
ModTitleStr
        DCB     "SCSISoftWD33C93",0
        ALIGN

ModHelpStr
        DCB     "SCSISoftWD33C93",&09,"$Module_MajorVersion ($Module_Date)$DString",0
        ALIGN
      |
ModTitleStr
        DCB     "SCSIDriver",0
        ALIGN

ModHelpStr
        DCB     "SCSIDriver",&09,"$Module_MajorVersion ($Module_Date)$DString",0
        ALIGN
      ]

ModFlags
      [ No32bitCode
        DCD     0
      |
        DCD     ModuleFlag_32bit
      ]

    [ :LNOT:soft
HC_Table
        Command SCSIDevices, 0,0
        DCD     0


; ------------------------------------------------------------
; GET TokHelpSrc. For now, have inline non tokenised help text

SCSIDevices_Help
        DCB     "*SCSIDevices lists type, capacity and vendor details of "
        DCB     "attached SCSI devices"
        DCB     13
SCSIDevices_Syntax
        DCB     "Syntax: *SCSIDevices"
        DCB     0
        ALIGN

SCSIDevices_Code
        Entry

        LDR     WsPtr,[R12]
        CMP     WsPtr,#0
        BEQ     Devices_Co_40           ; Wot! no workspace

        SUB     StkPtr,StkPtr,#256

        MOV     R1,StkPtr
        MOV     R2,#255

        ADR     R3,HeadingDevice
        MOV     R4,#255

        MOV     R5,#HeadingDevLen
        ADD     R6,R1,#FormDeviceDst
        BL      CopyField
        BL      PadField

        MOV     R5,#HeadingTypLen
        ADD     R6,R6,#FormTypeDst
        BL      CopyField
        BL      PadField

        MOV     R5,#HeadingCapLen
        ADD     R6,R6,#FormCapacityDst
        BL      CopyField
        BL      PadField

        MOV     R5,#HeadingVenLen
        ADD     R6,R6,#FormVendorDst
        BL      CopyField
        BL      PadField

        MOV     R5,#HeadingProLen
        ADD     R6,R6,#FormProductDst
        BL      CopyField
        BL      PadField

        MOV     R5,#HeadingRevLen
        BL      CopyField

        MOV     R0,StkPtr
        SWI     XOS_Write0
        SWIVC   XOS_NewLine
        BVS     Devices_Co_30
      [ {FALSE}
        SWI     XOS_WriteS
        DCB     "ddd    ttttttttttttttttt cccc Mbytes vvvvvvvv pppppppppppppppp rrrr"
        DCB     0
        ALIGN
        SWI     XOS_NewLine
      ]
        MOV     R1,#0
        LDR     R4,maxCardID            ; 0/1/2/3 for 1/2/3/4 cards
Devices_Co_10
        MOV     R0,#3                   ; Enumerate
        MOV     R2,StkPtr
        MOV     R3,#255
        SWI     XSCSI_Initialise

        MOV     R0,StkPtr
        SWI     XOS_Write0
        SWIVC   XOS_NewLine
        BVS     Devices_Co_30

        ADD     R1,R1,#1                ; 
        TST     R1,#maxDeviceID         ; Loop until last device on this card
        BNE     Devices_Co_10           ;  has been accessed

        SUBS    R4,R4,#1                ; Quit if no more cards
        BLT     Devices_Co_30
        SWI     XOS_NewLine             ; 
        BVC     Devices_Co_10           ; Else print blank line and loop for next card

Devices_Co_30
        ADD     StkPtr,StkPtr,#256
Devices_Co_40

        EXIT

;
; Format of display by *SCSIDevices
;           1         2         3         4         5         6         7
; 01234567890123456789012345678901234567890123456789012345678901234567890
;
;                                        1      1   2         3  3
;                                      89012345 6789012345678901 2345
; Device Type              Capacity    Vendor   Product          Revision
; ddd    ttttttttttttttttt cccc Mbytes vvvvvvvv pppppppppppppppp rrrr
;
;


;
; Field headings - used by *devices
;

HeadingDevice   DCB "Device"
HeadingDevLen   EQU (.-HeadingDevice)
HeadingType     DCB "Type"
HeadingTypLen   EQU (.-HeadingType)
HeadingCapacity DCB "Capacity"
HeadingCapLen   EQU (.-HeadingCapacity)
HeadingVendor   DCB "Vendor"
HeadingVenLen   EQU (.-HeadingVendor)
HeadingProduct  DCB "Product"
HeadingProLen   EQU (.-HeadingProduct)
HeadingRevision DCB "Revision"
HeadingRevLen   EQU (.-HeadingRevision)

    ] ; :LNOT:soft

HostVendor      DCB "ACORN   "
FormVendorSrc   EQU (.-HostVendor)
HostProduct     DCB "SCSI expansion  "
FormProductSrc  EQU (.-HostProduct)
HostRevision    DCB Module_MajorVersion
FormRevisionSrc EQU (.-HostRevision)
HostEnd

        ALIGN

      [ :LNOT:soft

        ASSERT  FormVendorSrc   = 8     ; These are the widths of the
        ASSERT  FormProductSrc  = 16    ; fields in the returned
        ASSERT  FormRevisionSrc = 4     ; Inquiry data


dev_heading
        DCB     CR,LF,"SCSI Devices:",CR,LF,SPACE,0
dev_host
        DCB     "Host",0

dev_notpresent
        DCB     "LUN not present  "

FormDeviceDst   EQU 7
FormTypeDst     EQU 18
FormCapacityDst EQU 12
FormVendorDst   EQU 9
FormProductDst  EQU 17

        ALIGN

;
; Textual forms of Peripheral-Device-Types
;
DeviceTypeDecodeTab
        DCD     TextDirect       - DeviceTypeDecodeTab      ; &00
        DCD     TextSequential   - DeviceTypeDecodeTab      ; &01
        DCD     TextPrinter      - DeviceTypeDecodeTab      ; &02
        DCD     TextProcessor    - DeviceTypeDecodeTab      ; &03
        DCD     TextWORM         - DeviceTypeDecodeTab      ; &04
        DCD     TextRODirect     - DeviceTypeDecodeTab      ; &05
        DCD     TextScanner      - DeviceTypeDecodeTab      ; &06
        DCD     TextOptical      - DeviceTypeDecodeTab      ; &07
        DCD     TextChanger      - DeviceTypeDecodeTab      ; &08
        DCD     TextComms        - DeviceTypeDecodeTab      ; &09

maxPERIPHERALDEVICETYPE EQU (.-DeviceTypeDecodeTab):SHR:2
        DCD     TextUnknown      - DeviceTypeDecodeTab      ; &0A..&7F


TextDirect      DCB "Direct-access    "                 ;&00
TextSequential  DCB "Sequential-access"                 ;&01
TextPrinter     DCB "Printer          "                 ;&02
TextProcessor   DCB "Processor        "                 ;&03
TextWORM        DCB "WORM             "                 ;&04
TextRODirect    DCB "Read-only        "                 ;&05
TextScanner     DCB "Scanner          "                 ;&06
TextOptical     DCB "Optical memory   "                 ;&07
TextChanger     DCB "Changer          "                 ;&08
TextComms       DCB "Communications   "                 ;&09
TextUnknown     DCB "Unknown          "
TextHost        DCB "Host             "
FormTypeSrc     EQU (.-TextHost)

        ALIGN

TextCapacityUnknown     DCB "Unknown"
LenTextCapacityUnknown  EQU (.-TextCapacityUnknown)

        ALIGN

AliasFrom       DCB "Alias$Devices", 0
AliasTo         DCB "%SCSIDevices"

        ALIGN

      ] ; :LNOT:soft


;************************************************
;       Initialisation entry
;************************************************

; On entry (in supervisor mode)
;   R10 -> environment string
;   R11  = 0            if loaded from filing system
;        > &03000000    if loaded from a podule and is the base of the podule
;        = 1..&02FFFFFF if being reincarnated and is the number of other
;                       incarnations
;   R12 -> private word (private word <> 0 implies reinitialisation)
;   R13  = supervisor stack pointer (FD stack)
;
; Must preserve processor mode, interrupt state, R7..R11,R13
; Can corrupt R0..R6,R12,R14 and flags
;
; Return by MOV PC,R14 with VC or VS & R0->error
;
ModInit
        mess    ,"ModInit",NL
        Push    "R7-R11,Link"

      [ testMEMC
        MOV     R0,#0                   ; Our copier only works with MEMC1a as
        LDRB    R0,[R0,#MemorySpeed+2]  ; it uses LDM/STM to podule area.
        TST     R0,#1                   ; Assumes future MEMCs/OSs set this properly.
        BEQ     err_WrongMEMC
      ]
        LDR     R2,[R12]                ; Load private word
        TEQ     R2,#0
        MOVNE   WsPtr,R2                ; Already got our workspace (ie this is a
        BNE     GotWorkSpace            ; reinitialise entry)

      [ :LNOT:soft
        ADR     R0,AliasFrom
        ADR     R1,AliasTo              ; Transitionary
        MOV     R2,#?AliasTo
        MOV     R3,#0
        MOV     R4,#VarType_LiteralString
        SWI     XOS_SetVarVal
      ]
        CMP     R11,#&03000000          ; Loaded from a podule,
        BHS     ModIn_20                ; R11 is podule base address
        CMP     R11,#0
        BNE     exitModInit             ; If <>0, new incarnation, do nothing
;
; R11=0, means loaded from filing system, so look for a single digit podule
; number in the environment string (R10 points after the module name).
;
ModIn_10
        LDRB    R0,[R10],#1             ; Skip leading spaces
        CMP     R0,#" "                 ; 
        BEQ     ModIn_10                ; 

        SUBS    R3,R0,#"0"              ; Accept "0"..."7",
        MOVLT   R3,#0                   ; assume anything else (non-digit
        CMP     R3,#7                   ; or unspecified is podule zero).
        MOVHI   R3,#0                   ;
        SWI     XPodule_HardwareAddress
        LDRVC   R14,=Podule_BaseAddressBICMask
        BICVC   R11,R3,R14              ; Zap the CMOS RAM base
        MOVVS   R11,#0                  ; R11 now holds the podule base address (for sync access)
ModIn_20
        BIC     R11,R11,#PoduleSpeedMask  ; Reduce to slow access address from sync.

        SWI     XSCSI_LogList           ; Ask ScsiLog for a list of Podule base
        MOVVS   R0,#0                   ; addresses
        MOV     R3,#0

        Push    R0
        BVS     ModIn_40                ; ScsiLog not installed (or knows nothing???)
ModIn_30
        LDR     R1,[R0],#4              ; Count number of podule addresses in list
        TEQ     R1,R11                  ;  (If R11 is a duplicate of one of the list
        MOVEQ   R11,#0                  ;   values, kill it).
        TEQ     R1,#0                   ; Don't count if null terminator
        ADDNE   R3,R3,#1
        BNE     ModIn_30
ModIn_40
        Pull    "R1"
        CMP     R11,#0                  ; Include latest entry?
        ADDNE   R3,R3,#1
;
; R3 now holds count of scsi cards
;
        CMP     R3,#4                   ; Restrict to 4 cards maximum because there can't
        MOVGT   R3,#4                   ; be more than 4 buses at a time

        MOV     R0,#:INDEX: SCSIstubsize
        LDR     R2,=(:INDEX: Cardworkspacesize)
        MLA     R3, R2,R3,R0

        MOV     R0,#ModHandReason_Claim
        SWI     XOS_Module
        BVS     err_NoRoom_forworkspace

        STR     R2,[R12]                ; Store ->WorkSpace in private word
        MOV     WsPtr,R2                ; WsPtr is R12

        MOV     R2,#(:INDEX:ListEntry0)
        TEQ     R1,#0                   ; If no list obtained from ScsiLog
        BEQ     ModIn_60                ; then skip
ModIn_50
        CMP     R2,#(:INDEX: ListHighestTerm)
        BGE     ModIn_70                ; (must terminate now!!!)

        LDR     R0,[R1],#4              ; else Copy null terminated list obtained from
        TEQ     R0,#0                   ; ScsiLog (ignoring entries that clash
        STRNE   R0,[WsPtr,R2]           ; with our (R11) address).
        ADDNE   R2,R2,#4
        BNE     ModIn_50

ModIn_60
        CMP     R11,#0
        STRNE   R11,[WsPtr,R2]          ; Add our podule address to end of list
        ADDNE   R2,R2,#4
ModIn_70
        MOV     R11,#0
        STR     R11,[WsPtr,R2]          ; Terminate the list
;
; R2 = 4 * number of ScsiCards (max of 4 cards)
;
        SUB     R2,R2,#(:INDEX:ListEntry1)
        MOV     R2,R2,ASR #2
        STR     R2,maxCardID

GotWorkSpace
        ForEachCard HardResetCard       ; Do the deed to reset the hardware
      [ soft
        ForEachCard RegisterCard        ; and register the podule with the SCSI switcher
      ]

exitModInit
        Pull    "R7-R11,PC"

err_NoRoom_forworkspace
        XSCSIError SCSI_NoRoom
        B       exitModInit

        MakeSCSIErrorBlock SCSI_NoRoom

      [ testMEMC
err_WrongMEMC
        XSCSIError SCSI_WrongMEMC       ; then return VS & R0->error
        B       exitModInit             ; in usual fashion

        MakeErrorBlock SCSI_WrongMEMC   ; "SCSI requires MEMC1a - see your dealer"
      ]


;************************************************
;       Finalisation entry
;************************************************

; On entry
;   R10  = fatality indication (0/1 for non-fatal/fatal)
;   R12 -> private word
;   R13  = supervisor stack pointer
;
; On exit (VC or VS & R0->error)
;   May corrupt R0-R6,R12,R14
;   Must preserve R7-R11,R13
;
ModDie
        mess    ,"ModDie",NL
        Push    "R7-R11,Link"
        LDR     WsPtr,[R12]             ; Get workspace ptr
        CMP     WsPtr,#0
        BEQ     ModDi_10                ; Wot! no workspace

      [ soft
        ForEachCard DeregisterCard      ; Degister all our cards with the SCSI switcher
      ]
        ForEachCard FreezeAndRelease    ; and shut down the hardware
ModDi_10
        CLRV
        Pull    "R7-R11,PC",AL

      [ soft
RegisterCard
        Push    "LR"
        MOV     R0, #1                  ; bus
        ORR     R0, R0, #7:SHL:8        ; highest device = 7
        ORR     R0, R0, #7:SHL:16       ; default host ID = 7
        ADR     R1, SoftHandler
        MOV     R2, WsPtr
        MOV     R3, R5
        SWI     XSCSI_Register
        MOVVS   R0,#-1                  ; Failed to register (maybe too many other people have)
        STR     R0, HostID              ;  mark card appropriately
        Pull    "PC"

DeregisterCard
        LDR     R0, HostID
        CMP     R0, #-1
        MOVEQ   PC, LR
        Push    "LR"
        ADR     R1, SoftHandler
        MOV     R2, WsPtr
        MOV     R3, R5
        SWI     XSCSI_Deregister        ; Deregister with the same parameters we registered with
        Pull    "PC"
      ]


;************************************************
;       Service call handler
;************************************************
;
; On entry (in supervisor or interrupt mode depending on the service)
;   R1   = service number
;   R12 -> private word
;   R13  = stack pointer
;
; On exit
;   R1   = preserved or zero if claiming service
;   R2   = preserved or returns a result
;
; May corrupt R12
;
; Return with MOV PC,R14
;
; N.B. The normal VS & R0->error convention cannot be used
;
        ASSERT  Service_Reset < Service_PreReset
ModServiceTable
        DCD     0
        DCD     ModServiceEntry-Module_BaseAddr
        DCD     Service_Reset
        DCD     Service_PreReset
        DCD     0

        DCD     ModServiceTable-Module_BaseAddr
ModService
        MOV     R0, R0                  ; magic instruction signifying fast service table presence
        CMP     R1,#Service_PreReset
        CMPNE   R1,#Service_Reset
        MOVNE   PC,Link

ModServiceEntry
        Push    Link
        LDR     WsPtr,[R12]

        CMP     R1,#Service_Reset
        BEQ     ModServ_30


;************************************************
;       Service Pre_Reset
;************************************************

; The user has pressed the BREAK key, rather than the RESET button, so
; force a podule reset
;
;>>>Is it safe to leave reset asserted until Service_Reset comes around
;>>> or should we delay 25us then release it. The worry is that a control-BREAK
;>>> might kick the module out, leaving the SCSI_RESET line asserted.
;
ModServ_20
        mess    ,"ModService, Service_PreReset",NL
        Push    "R0-R11"                ; Link already pushed

        ForEachCard FreezeHardware

        Pull    "R0-R11,PC",AL



;************************************************
;       Service_Reset
;************************************************

ModServ_30
        mess    ,"ModService, Service_Reset",NL
        Push    "R0-R11"                ; Link already pushed

      [ soft
        ; You only get Service_Reset when in ROM, and after the point of registering with
        ; the SCSI switcher. Clearing the queue while it's in use is bad.
      |
        ForEachCard SoftResetCard
      ]
        Pull    "R0-R11,PC",AL

        LTORG                           ; Dump them Literals




    [ soft
;************************************************
;       SCSI switcher entry point dispatch
;************************************************

; On entry
;   R0..R7 as appropriate
;   R8   = hardware pointer for card
;   R11  = driver reason code
;   R12 -> workspace for card
;   R13  = Stack pointer
;
; On exit
;   R0..R7 return results, or are preserved
;
; Entered in SVC_mode with callers interrupt state

SoftHandler
        mess    ,"SCSI_Entry - Entry", NL
        Push    "R0-R9,Link"

        CMP     R11,#maxEntry
        ASSERT  (SCSI_Entrytable-. =8)  ; Table must follow code
        ADDCC   PC,PC,R11,ASL #2
        B       err_Entryunkn

SCSI_Entrytable
        B       FeaturesEntry           ; List features
        B       ResetBusEntry           ; Reset bus (the podule does do buses)
        B       err_Entryunkn           ; Reserved
        B       err_Entryunkn           ; Reserved
        B       err_Entryunkn           ; Don't do foreground transfers, the SCSI switcher will do these
        B       OpEntry                 ; using the background entry point instead
        B       AbortOpEntry            ; For cancelling a pending background operation
        B       HostDescEntry           ; Return host description (only used if buses are supported, as here)
maxEntry * (.-SCSI_Entrytable):SHR:2

err_Entryunkn
        XSCSIError SCSI_SWIunkn

exitSWIdecode
exitEntrydecode
        STRVS   R0,StackedR0            ; Overwrite stacked R0 with ->error
        mess    ,"SCSI_Entry - Exit", NL
        Pull    "R0-R9,PC"

    | ; soft

;************************************************
;       SWI name table
;************************************************

;
; SWInames table
;
SCSI_SWInames
        DCB     "SCSI",0                ; SWI group prefix
        DCB     "Version",0             ; +0
        DCB     "Initialise",0          ; +1
        DCB     "Control",0             ; +2
        DCB     "Op",0                  ; +3
        DCB     "Status",0              ; +4
        DCB     "5",0                   ; +5
        DCB     "6",0                   ; +6
        DCB     "Reserve",0             ; +7
        DCB     "List",0                ; +8
        DCB     0
        ALIGN


;************************************************
;       SWI dispatch
;************************************************

; On entry
;   R11  = SWI number within SCSI_SWI block
;   R12 -> private word
;   R13  = Stack pointer
;
; On exit
;   R0..R7 return results, or are preserved
;
; Entered in SVC_mode with callers interrupt state
;
; May corrupt R10..R12, return with MOVS PC,R14
;
SCSI_SWIdecode
        mess    ,"SCSI_SWIdecode - Entry", NL
        Push    "R0-R9,Link"

        LDR     WsPtr,[R12]             ; Get workspace ptr

        CMP     R11,#maxSWI
        ASSERT  (SCSI_SWItable-. =8)    ; Table must follow code
        ADDCC   PC,PC,R11,ASL #2
        B       err_SWIunkn

SCSI_SWItable
        MySWI   SCSI_Version
        MySWI   SCSI_Initialise
        MySWI   SCSI_Control
        MySWI   SCSI_Op
        MySWI   SCSI_Status
        MySWI   SCSI_ReadControlLines   ; } Not supported by Acorn SCSIdriver
        MySWI   SCSI_EEProm             ; }
        MySWI   SCSI_Reserve
        MySWI   SCSI_List

maxSWI  * (.-SCSI_SWItable):SHR:2

err_SWIunkn
        XSCSIError SCSI_SWIunkn
        B       exitSWIdecode

        MakeSCSIErrorBlock SCSI_SWIunkn

exitSWIdecode

      [ counts
        Push    "R0-R4"
        SavePSR R4
        ADRL    R3, MyInfoSpace1
        LDR     R0, [R3, #0]
        BEQ     NotOpSWI
        SWI     OS_WriteS
        =       "StartCommand : "
        LDR     R0, [R3, #8]
        ADRL    R1, MyStringSpace1
        MOV     R2, #100
        SWI     OS_ConvertHex8
        SWI     OS_Write0
        SWI     OS_NewLine
        SWI     OS_WriteS
        =       "int_ser_65+  : "
        LDR     R0, [R3, #4]
        ADRL    R1, MyStringSpace1
        MOV     R2, #100
        SWI     OS_ConvertHex8
        SWI     OS_Write0
        SWI     OS_NewLine
        SWI     OS_WriteS
        =       "int_ser_202  : "
        LDR     R0, [R3, #12]
        ADRL    R1, MyStringSpace1
        MOV     R2, #100
        SWI     OS_ConvertHex8
        SWI     OS_Write0
        SWI     OS_NewLine

        SWI     OS_WriteS
        =       "IDLE:"
        LDR     R0, [R3, #16]
        ADRL    R1, MyStringSpace1
        MOV     R2, #100
        SWI     OS_ConvertHex8
        SWI     OS_Write0

        SWI     OS_WriteS
        =       "  RUNNING:"
        LDR     R0, [R3, #20]
        ADRL    R1, MyStringSpace1
        MOV     R2, #100
        SWI     OS_ConvertHex8
        SWI     OS_Write0

        SWI     OS_WriteS
        =       "  STALLED:"
        LDR     R0, [R3, #24]
        ADRL    R1, MyStringSpace1
        MOV     R2, #100
        SWI     OS_ConvertHex8
        SWI     OS_Write0

        SWI     OS_WriteS
        =       "  WAITING:"
        LDR     R0, [R3, #28]
        ADRL    R1, MyStringSpace1
        MOV     R2, #100
        SWI     OS_ConvertHex8
        SWI     OS_Write0
        SWI     OS_NewLine

        SWI     OS_WriteS
        =       "INITIALISING:"
        LDR     R0, [R3, #32]
        ADRL    R1, MyStringSpace1
        MOV     R2, #100
        SWI     OS_ConvertHex8
        SWI     OS_Write0

        SWI     OS_WriteS
        =       "  INITIALISED:"
        LDR     R0, [R3, #36]
        ADRL    R1, MyStringSpace1
        MOV     R2, #100
        SWI     OS_ConvertHex8
        SWI     OS_Write0
        SWI     OS_NewLine

        SWI     OS_WriteS
        =       "TtlCnt: "
        LDR     R0, [R3, #52]
        ADRL    R1, MyStringSpace1
        MOV     R2, #100
        SWI     OS_ConvertHex8
        SWI     OS_Write0

        SWI     OS_WriteS
        =       "  ScatPtr: "
        LDR     R0, [R3, #56]
        ADRL    R1, MyStringSpace1
        MOV     R2, #100
        SWI     OS_ConvertHex8
        SWI     OS_Write0

        SWI     OS_WriteS
        =       "  EntCnt: "
        LDR     R0, [R3, #60]
        ADRL    R1, MyStringSpace1
        MOV     R2, #100
        SWI     OS_ConvertHex8
        SWI     OS_Write0

        SWI     OS_WriteS
        =       "  EntAdr: "
        LDR     R0, [R3, #64]
        ADRL    R1, MyStringSpace1
        MOV     R2, #100
        SWI     OS_ConvertHex8
        SWI     OS_Write0
        SWI     OS_NewLine

NotOpSWI
        MOV     R0, #1
        STR     R0, [R3, #0]
        RestPSR R4,,f
        Pull    "R0-R4"
      ]

        STRVS   R0,StackedR0            ; Overwrite stacked R0 with ->error
        Pull    "R0-R9,Link"
        mess    ,"SCSI_SWIdecode - Exit", NL
      [ :LNOT:No32bitCode
        TEQ     PC,PC
        MOVEQ   PC,Link
      ]
        ORRVS   Link,Link,#V_bit        ; Stacked Link had VClear, so set if error
        MOVS    PC,Link


;************************************************
;       SCSI_Version
;************************************************

; On exit
;   R0 bits 0..7  software minor version number
;      bits 8..31 software major version number (100 for 1.00)
;   R1 bitset of  software features
;   R2 bits 0..7  hardware minor version number
;      bits 8..31 hardware major version number (100 for 1.00)
;   R3 bitset of  hardware features
;
SWI_SCSI_Version
        traceswi "Version"
        ADR     R0,VersionBlk
        LDMIA   R0,{R0,R1,R2,R3}        ; Pickup return values
        STMIA   StkPtr,{R0,R1,R2,R3}    ; Write to StackedR0..StackedR3
        B       exitSWIdecode           ; will be popped on return

VersionBlk
        DCD     SoftwareVersionNumber
        DCD     SoftwareExtensions
        DCD     HardwareVersionNumber
        DCD     HardwareExtensions


;************************************************
;       SCSI_Initialise
;************************************************

; Various initialisations determined by a reason code in R0
;
; On entry
;   R0 = 0 - reset bus
;        1 - reset device
;        2 - determine device
;        3 - enumerate device
;   R1 = hostID/deviceID
;
SWI_SCSI_Initialise
        traceswi "Initialise"
        AddressCard
        BVS     exitSWIdecode
        LDMIB   WsPtr,{rPODULEptr,rDMACptr}

        ASSERT  (:INDEX:PODULEptr)=4
        ASSERT  (:INDEX:DMACptr)=8

        CMP     R0,#maxSCSI_InitRC
        ASSERT  (SCSI_InitRCtable-. =8) ; Table must follow code
        ADDCC   PC,PC,R0,ASL #2
        B       err_RCunkn

SCSI_InitRCtable
        B       ResetBus
        B       ResetDevice
        B       DetermineDevice
        B       EnumerateDevice
      [ debug
        B       ExamineDeviceWS
      ]

maxSCSI_InitRC * (.-SCSI_InitRCtable):SHR:2

err_RCunkn
        XSCSIError SCSI_RCunkn
        B       exitSWIdecode

        MakeSCSIErrorBlock SCSI_RCunkn
    ] ; :LNOT:soft


;************************************************
;       Reset bus (SWI SCSI_Initialise, RC=0)
;************************************************

; Reset the SCSIbus, the SBIC and the DMAC by pulsing the podule reset bit.
; Then initialise the SBIC and DMAC.
;
; Reset duration. The DMAC needs 250nS, the SBIC 1uS and the SCSI bus 25uS,
; so aim for >25uS
;
; On entry
;   R0   = 0
;   R1   = HostID (0..7, usually 7), LUN field must be 0
;
; Exit by B(VS) exitSWIdecode
;
; LUN<>0 reported as "Invalid host ID"
;
      [ soft
ResetBusEntry
        LDMIB   WsPtr,{rPODULEptr,rDMACptr}
      ]
ResetBus
        tracerc "ResetBus"
        CMP     R1,#maxDeviceID         ; Only ID's 0..7 are valid
        BHI     err_BadHostID

        BL      UserResetCard

        B       exitSWIdecode

err_BadHostID
        XSCSIError SCSI_BadHostID
        B       exitSWIdecode

        MakeSCSIErrorBlock SCSI_BadHostID


;************************************************
;       Reset device (SWI SCSI_Initialise, RC=1)
;************************************************

; Reset the device by sending MESSAGE_BUSDEVICERESET
;
; On entry
;   R0 = 1
;   R1 = DeviceID (DevID, LUN)
;
;   R8 = AccessKey
;
; LUN number 0 passed to SCSImessage_internal
;
ResetDevice
        tracerc "ResetDevice"
        BL      ValidateID              ; In: R1=DeviceID, Out: R1=DeviceID, VC or VS &
        ;       R0->"Device ID invalid"
        BLVC    AddressDevice           ; In: R1=DeviceID
        ;Out:R1=DeviceID,R9->deviceblk
      [ :LNOT:soft
        BLVC    CheckAccess             ; In: R8=AccessKey, R9->deviceblk, Out:VC or
        ;       VS & R0->"SCSI driver reservation error"
      ]
        BVS     exitSWIdecode

        MOV     R0,#CTL_DOINGRESET      ; Try to send MESSAGE_BUSDEVICERESET
        BL      SCSImessage_internal    ; to device (LUN=0)
;
; This should generate an &8E interrupt which allows the message to be sent,
; followed by an &85 interrupt.
;
; N.B. &8E is service required - REQ asserted following connection,
;          MessageOut phase requested),
;      &85 is service required - Disconnection has occured.
;
        B       exitSWIdecode

err_NoDevice
        XSCSIError SCSI_NoDevice
        B       exitSWIdecode

        MakeSCSIErrorBlock SCSI_NoDevice


;************************************************
;       DetermineDevice (SWI SCSI_Initialise, RC=2)
;************************************************

; Return device type (tape,winnie,WORM etc) and Capacity
;
; This is a 'safe' operation, AccessKey not checked
;
; On entry
;   R0  = 2
;   R1  = DeviceID (DevID, LUN)
;   R2 -> buffer for description (16 bytes, word aligned)
;
; On exit (VC)
;   R0..R2 preserved
;
; On exit (VS)
;   R0 -> "Device ID invalid"
;
; Passes DevID and LUN to SCSIop_internal
;
DetermineDevice
        tracerc "DetermineDevice"
        BL      ValidateID              ; In: R1=DeviceID, Out: R1=DeviceID, VC or VS &
        ;       R0->"Device ID invalid"
        BLVC    AddressDevice           ; In: R1=DeviceID
        ;Out:R1=DeviceID,R9->deviceblk
        BVS     exitSWIdecode

      [ bugfix12
        LDR     R1,StackedR1            ; Recover DeviceID
        ;BIC    R1,R1,#CardIDMask       ; but kill the CardID bits ;>>>Is this needed???
      ]
        SUB     StkPtr,StkPtr,#((Determine_BLK_SIZE + 3) :AND: &FFFFFFFC)
        MOV     R3,StkPtr

        ORR     R0,R1,#CTL_DumbDeviceTXREAD ; Assume target is dumb
        ADR     R2,cdb_inquiry_withread
        LDR     R1,[R2],#4              ; CDB length, R2 now->CDB
        MOV     R4,#INQUIRY_BLK_SIZE

        Push    R0                      ; Wanted later on
        MOV     R5,#0                   ; Default timeout
        BL      SCSIop_internal         ; Out: R0-R2 corrupt,R3->Last byte received+1,
        ;       R4=amount untransfered
        ADDVS   StkPtr,StkPtr,#4+((Determine_BLK_SIZE + 3) :AND: &FFFFFFFC)
        BVS     det_dev_10
        Pull    R0
;>>>should we set the address here???
        ADD     R3,R3,#3                ; Align to next word boundary
        BIC     R3,R3,#3

        ADR     R2,cdb_readcapacity
        LDR     R1,[R2],#4              ; CDB length, R2 now->CDB
        MOV     R4,#READCAPACITY_BLK_SIZE

        MOV     R5,#0                   ; Default timeout
        BL      SCSIop_internal         ; Out: R0-R2 corrupt,R3->Last byte received+1,
        ;       R4=amount untransfered
      [ bugfix8
        TEQ     R4,#0                   ;     R4=amount untransfered
      ]
        LDMIA   StkPtr,{R3,R4,R5,R6}
        ADD     StkPtr,StkPtr,#((Determine_BLK_SIZE + 3) :AND: &FFFFFFFC)

        AND     R4,R4,#&FF              ; Bytes 5..7 returned as zero
      [ bugfix8
        MOVNE   R5,#&FFFFFFFF           ; If 'read-capacity' failed or didn't return
        MOVNE   R6,#&FFFFFFFF           ; enough data, return -1,-1.
      ]
        RevBytes R5, R7,R8              ; Convert highest logical block number
        RevBytes R6, R7,R8, s           ; and block length to normal ARM byte sex

        LDR     R2,StackedR2            ; Recover users buffer address
        STMIA   R2 !,{R3,R4,R5,R6}
det_dev_10
        B       exitSWIdecode

; cdb_inquiry_notransfer - Control word & CDB for an inquiry command
; ======================
;
; Transfer direction bits and allocation length byte set for NO data
; Used to determine if a device is present
;
cdb_inquiry_notransfer
        DCD     cdb_inquiry_notx_end-cdb_inquiry_notx_start
cdb_inquiry_notx_start
        DCB     C_INQUIRY               ; INQUIRY command
        DCB     0                       ; LUN=0 (b7..b5), reserved=0 (b4..b0)
        DCB     0                       ; reserved
        DCB     0                       ; reserved
        DCB     0                       ; Allocation length=0
        DCB     0                       ; Vendor Unique=0 (b7..b6),Reserved=0 (b5..b2),
        ;       Flag=0 (b1),Link=0 (b0)
cdb_inquiry_notx_end
        ALIGN


; cdb_inquiry_withread - Control word & CDB for an inquiry command
; ====================
;
cdb_inquiry_withread
        DCD     cdb_inquiry_withread_end-cdb_inquiry_withread_start
cdb_inquiry_withread_start
        DCB     C_INQUIRY               ; INQUIRY command
        DCB     0                       ; LUN=0 (b7..b5), reserved=0 (b4..b0)
        DCB     0                       ; reserved
        DCB     0                       ; reserved
        DCB     INQUIRY_BLK_SIZE        ; Allocation length
        DCB     0                       ; Vendor Unique=0 (b7..b6),Reserved=0 (b5..b2),
        ;       Flag=0 (b1),Link=0 (b0)
cdb_inquiry_withread_end
        ALIGN


; cdb_inquiry_withreadL - Control word & CDB for an inquiry command
; =====================
;
cdb_inquiry_withreadL
        DCD     cdb_inquiry_withread_endL-cdb_inquiry_withread_startL
cdb_inquiry_withread_startL
        DCB     C_INQUIRY               ; INQUIRY command
        DCB     0                       ; LUN=0 (b7..b5), reserved=0 (b4..b0)
        DCB     0                       ; reserved
        DCB     0                       ; reserved
        DCB     INQUIRY_BLK_SIZEL       ; Allocation length
        DCB     0                       ; Vendor Unique=0 (b7..b6),Reserved=0 (b5..b2),
        ;       Flag=0 (b1),Link=0 (b0)
cdb_inquiry_withread_endL
        ALIGN


; cdb_readcapacity - Control word & CDB for a read capacity command
; ================
;
; Partial Medium Indicator (PMI) & Logical Block Address are zero, to mean
; return logical block address & block length (in bytes) of the last logical
; block of the drive.
;
cdb_readcapacity
        DCD     cdb_readcapacity_end-cdb_readcapacity_start
cdb_readcapacity_start
        DCB     C_READCAPACITY          ; READCAPACITY command
        DCB     0                       ; LUN=0 (b7..b5), reserved=0 (b4..b1),
        ;       RelAdr=0 (b0)
        DCB     0                       ; Logical block address (MSB)
        DCB     0
        DCB     0
        DCB     0                       ; Logical block address (LSB)
        DCB     0                       ; reserved
        DCB     0                       ; reserved
        DCB     0                       ; VU=0 (b7..b6), Reserved=0 (b5..b1), PMI=0 (b0)
        DCB     0                       ; VU=0 (b7..b6), Reserved=0 (b5..b2),
        ;       Flag=0 (b1),Link=0 (b0)
cdb_readcapacity_end
        ALIGN


; cdb_requestsense - Control word & CDB for a request sense command
; ================
; Allocation length is 8 to mean return 8 bytes of extended sense data
;
cdb_requestsense
        DCD     cdb_requestsense_end-cdb_requestsense_start
cdb_requestsense_start
        DCB     C_REQUESTSENSE          ; REQUESTSENSE command
        DCB     0                       ; LUN=0 (b7..b5), reserved=0 (b4..b0)
        DCB     0                       ; reserved
        DCB     0                       ; reserved
        DCB     REQUESTSENSE_BLK_SIZE       ; Allocation length=0
        DCB     0                       ; VU=0 (b7..b6), Reserved=0 (b5..b2),
        ;       Flag=0 (b1),Link=0 (b0)
cdb_requestsense_end
        ALIGN

    [ :LNOT:soft

;************************************************
;       EnumerateDevice (SWI SCSI_Initialise, RC=3)
;************************************************

; This is a safe operation, AccessKey not checked
;
; On entry
;   R0  = 3
;   R1  = DeviceID (DevID, LUN)
;   R2 -> buffer to fill
;   R3  = buffer size
;
; On exit (VC)
;   R0    preserved
;   R1    preserved
;   R2    preserved
;   R3 -> terminating 0
;
;
; On exit (VS)
;   R0 -> error
;   R1    preserved
;   R2    preserved
;   R3
;
; Passes DevID and LUN to determinedevice_internal
;
EnumerateDevice
        tracerc "EnumerateDevice"
        STR     R2,StackedR3            ; So failure of XOS_ConvertCardinal1 gives ->""

        LDR     R0,StackedR1            ; Use stacked DeviceID, which includes CardID and LUN

        MOV     R1,R2                   ; Position in buffer to place DeviceID
        MOV     R2,R3                   ; Buffer size
        ADD     R6,R1,#FormDeviceDst    ; Next field is device type

        SWI     XOS_ConvertCardinal1    ; In R0=cardinal,R1->Buffer,R2=BuffSz
        BVS     enu_dev_30              ; Out R0->Buffer,R1->terminator,R2=bytes left

        BL      PadField                ; In R1=current position,R2=BuffSz,R6->nextfield
        ;Out    R1=R6=terminator,R2=bytes left

        STR     R1,StackedR3            ; Advance stacked endpointer

        MOV     R6,R1                   ; ->next field in buffer
        MOV     R7,R2                   ; Bytes left in buffer

        LDR     R0,StackedR1            ; Recover DeviceID
        BIC     R0,R0,#CardIDMask       ; but kill the CardID bits
        LDR     R1,HostID

;
; Lower the stack and perform a 'determine device'.
; Format of returned data (we return it on the stack):
;
;   bytes 0..3    Highest Logical block address } (ARM byte sex)
;         4..7    Block length                  }
;   byte  8       Peripheral device type
;         9       RMB & Device-type qualifier
;         10      ISO/ECMA/ANSI version
;         11      Reserved
;         12      Additional length
;         13..15
;         16..23  Vendor identification (ASCII)
;         24..39  Product identification (ASCII)
;         40..43  Revision level (ASCII)
;
        SUB     StkPtr,StkPtr,#((Describe_BLK_SIZE + 3) :AND: &FFFFFFFC)

        CMP     R0,R1
        BEQ     enu_dev_50

        MOV     R1,StkPtr
        MOV     R2,#Describe_BLK_SIZE
        BL      determinedevice_internal     ; In R0=DeviceID,R1->buffer,R2=bufferlen
        BVS     enu_dev_20              ; Out R0->buffer,R1->last byte+1,R2=

        MOV     R3,StkPtr               ; ->recovered data
        SUB     R4,R1,StkPtr            ; Size of recovered data
        Push    "R3,R4"                 ; Preserve for later

;
; R6 -> next field in buffer
; R7  = bytes left in buffer
;


;
; Interpret the Peripheral-Device-Type field
;
        LDRB    R0,[R3,#8]

        CMP     R0,#maxPERIPHERALDEVICETYPE
        MOVHI   R0,#maxPERIPHERALDEVICETYPE

        ADRL    R3,DeviceTypeDecodeTab
        LDR     R0,[R3,R0,LSL #2]
        ADD     R3,R0,R3

        MOV     R1,R6                   ; ->buffer
        MOV     R2,R7                   ; =buffersize

        MOV     R4,#255
        MOV     R5,#FormTypeSrc
        ADD     R6,R6,#FormTypeDst
        ;In:    R1->dest buf,R2=dest size,R3->src buf
        BL      CopyField               ;     R4=src buf size,R5=src field size
        BL      PadField                ; In R1=current position,R2=BuffSz,R6->nextfield
        ;Out    R1=R6=terminator,R2=bytes left


        Pull    "R3,R4"
;
;R1->dest buffer, R2=dest size, R3->ReadCapacity/Inquire data, R4 size of
;R6->next dest field
;
        Push    "R3,R4"
        LDMIA   R3,{R3,R4}              ; Highest sector address, sector size

        CMP     R3,#-1                  ; Sector address & size of
        CMPEQ   R4,#-1                  ; -1,-1 indicates device doesnt
        ADREQL  R3,TextCapacityUnknown  ; support 'read-capacity' cmd
        MOVEQ   R4,#LenTextCapacityUnknown        ; or returned unsufficent data
        MOVEQ   R5,#LenTextCapacityUnknown        ; 
        BLEQ    CopyField                         ; so print 'Unknown'
        BEQ     enu_dev_02                        ;
        ;Else   print valid capacity
        ADD     R3,R3,#1                ; Total sector count
      [ BigCapacity
        ;       UMULL R0,R3,R4,R3
        Split16 R8,R9,R4                ; R8:=R4.h, R9:=R4.l
        Mul64   R3,R0,R8,R9,R3,,,R10,R5,LR ; (R3,R0)=(R8,R9)*R3, using R3,R5,LR as work regs
        BL      ConvertFixedFileSize64  ; In R0=Capacity(L),R1->Buffer,R2=BuffSz,R3=Capacity(H)
      |
        MUL     R0,R3,R4                ; Device capacity (bytes)

        ;ADD    R6,R6,#FormCapacityDst
        SWI     XOS_ConvertFixedFileSize    ; In R0=Capacity,R1->Buffer,R2=BuffSz
      ]
        BVS     enu_dev_30              ; Out R0->Buffer,R1->terminator,R2=bytes left

enu_dev_02
        ADD     R6,R6,#FormCapacityDst
        BL      PadField                ; In R1=current position,R2=BuffSz,R6->nextfield
        ;Out    R1=R6=terminator,R2=bytes left
        Pull    "R3,R4"
        ADD     R3,R3,#(8+8)            ; -> Vendor-Identification field
        SUB     R4,R4,#(8+8)
;
;R1->dest buffer, R2=dest size, R3->Vendor Identification data, R4 size of
;R6->next dest field
;
enu_dev_05
        MOV     R5,#FormVendorSrc       ; sizeof(Vendor-Identification field)
        ADD     R6,R6,#FormVendorDst
        ;In:    R1->dest buf,R2=dest size,R3->src buf
        BL      CopyField               ;     R4=src buf size,R5=src field size
        ;Out:   R0->dest, R2..R5 updated
        BL      PadField                ; In R1=current position,R5->next field
        ;Out    R1=R5= ->next field

        MOV     R5,#FormProductSrc      ; sizeof(Product-Identification field)
        ADD     R6,R6,#FormProductDst
        BL      CopyField
        BL      PadField

        MOV     R5,#FormRevisionSrc     ; sizeof(Revision-Level field)
        BL      CopyField

        ADD     StkPtr,StkPtr,#((Describe_BLK_SIZE + 3) :AND: &FFFFFFFC)

        STR     R1,StackedR3            ; Pass back offset to terminating zero

        LDR     R3,StackedR3
        MOV     R0,#0
        STRB    R0,[R3]                 ; Terminate string

        B       exitSWIdecode


enu_dev_20
        ADD     StkPtr,StkPtr,#((Describe_BLK_SIZE + 3) :AND: &FFFFFFFC)
enu_dev_30
        STR     R0,StackedR0
        LDR     R3,StackedR3
        MOV     R0,#0
        STRB    R0,[R3]                 ; Terminate string

        B       exitSWIdecode
;
; R6 -> dest buffer, R7 = bytes left in dest buffer
;

enu_dev_50
        MOV     R1,R6                   ; ->buffer
        MOV     R2,R7                   ; =buffersize
        ADRL    R3,TextHost
        MOV     R4,#255
        MOV     R5,#FormTypeSrc
        ADD     R6,R6,#FormTypeDst+FormCapacityDst
        ;In:    R1->dest buf,R2=dest size,R3->src buf
        BL      CopyField               ;     R4=src buf size,R5=src field size
        BL      PadField                ; In R1=current position,R2=BuffSz,R6->nextfield
        ADRL    R3,HostVendor
        MOV     R4,#(HostEnd-HostVendor)
        B       enu_dev_05

      [ BigCapacity
;Adapted from the Kernel's OS_ConvertFixedFileSize code

;In R0=Capacity(L),R1->Buffer,R2=BuffSz,R3=Capacity(H)
;Out R0->Buffer,R1->terminator,R2=bytes left,R3=0, R10+R12 corrupted
ConvertFixedFileSize64 ROUT
        MOV     r12, #0
        Push    "r1, lr"

        Push    "r4-r7"
        SUB     sp, sp, #16             ; May need temp frame

        MOV     r4, #0                  ; No char by default
05      CMP     r3, #0                  ; Go up to next format if >= 4096
        CMPEQ   r0, #4096
        BCC     %FT10
        ADD     r4, r4, #1
        MOVS    r0, r0, LSR #10         ; /1024
        ORR     r0, r0, r3, LSL #(32-10)
        MOV     r3, r3, LSR #10
        ADCS    r0, r0, #0              ; Round up iff bit fell out
        ADC     r3, r3, #0
        B       %BT05
10
        ADR     lr, PrefixTable
        LDRB    r4, [lr, r4]            ; Load the appropriate prefix

        MOV     r5, r0                  ; Remember for prettiness

        Push    "r1, r2"                ; Remembering state
        ADD     r1, sp, #4*2            ; Point to our temp buffer
        MOV     r2, #16
        SWI     XOS_BinaryToDecimal     ; This will not give error
        MOV     r7, r2                  ; Number of chars to do
        RSBS    r6, r2, #4              ; Number of spaces needed
        Pull    "r1, r2"
        BLE     %FT39

30      MOV     r10, #" "
        BL      addconvchar
        BVS     %FA95
        SUBS    r6, r6, #1
        BNE     %BT30

39      MOV     r6, sp                  ; Stick string in punter's buffer
40      LDRB    r10, [r6], #1
        BL      addconvchar
        BVS     %FA95
        SUBS    r7, r7, #1
        BNE     %BT40

        B       %FT60


60      MOVVC   r10, #" "
        BLVC    addconvchar
        MOVVC   r10, r4                 ; Char to print
        BLVC    addconvchar
        MOVVC   r10, #"b"               ; 'byte'
        BLVC    addconvchar
        MOVVC   r10, #"y"
        BLVC    addconvchar
        MOVVC   r10, #"t"
        BLVC    addconvchar
        MOVVC   r10, #"e"
        BLVC    addconvchar
        BVS     %FA95

        CMP     r5, #1                  ; Prettify (unpluralisationism). VClear
        MOVNE   r10, #"s"
        MOVEQ   r10, #" "               ; Need to pad to right
        BL      addconvchar

95      ADD     sp, sp, #16
        Pull    "r4-r7"
        MOVVC   R10, #0
        BLVC    addconvchar
        BVS     naffconversion

        Pull    "r0 ,lr"
        SUB     R2, R2, R12
        ADD     R2, R2, #1              ; null not really a char.
        SUB     R1, R1, #1
        MOV     pc, lr


naffconversion
        ADR     r0, ErrorBlock_BuffOverflow
        SETV
        Pull    "r1, pc"

; R1 current buffer pos
; R12 character count, R2 character limit
; R10 character

addconvchar ROUT

        CMP     R2, R12
        BLE     addconvcharoverflow

        ADD     R12, R12, #1
        STRB    R10, [R1], #1
        RETURNVC

addconvcharoverflow
        RETURNVS

PrefixTable
        DCB     " KMGTPE"
        ALIGN

ErrorBlock_BuffOverflow
        DCD     ErrorNumber_BuffOverflow
        DCB     "Buffer overflow",0
        ALIGN

      ]

;************************************************
;       ExamineDeviceWS (SWI SCSI_Initialise, RC=4)
;************************************************

; On entry
;   R0  = 4
;   R1  = DeviceID, LUN field is "don't care"
;
; On exit (VC)
;   R0 -> WorkSpace
;   R1 -> deviceBlk
;
; On exit (VS)
;   R0 -> "Device ID invalid"
;
      [ debug
ExamineDeviceWS
        tracerc "ExamineDeviceWS"
        BL      ValidateID              ; In: R1=DeviceID, Out: R1=DeviceID, VC or VS &
        ;       R0->"Device ID invalid"
        BLVC    AddressDevice           ; In: R1=DeviceID
        ;Out:R1=DeviceID,R9->deviceblk
        BVS     exitSWIdecode

        STR     WsPtr,StackedR0
        STR     rDEVICEptr,StackedR1

        B       exitSWIdecode
      ]

;************************************************
;       Misc. routines
;************************************************

; determinedevice_internal
; ========================
;
; On entry
;   R0  = DeviceID (cardID=?, DevID, LUN)
;   R1 -> buffer
;   R2  = buffer length (assumed >= 12)
;
; On exit
;   R0 -> buffer (R1 entry value)
;   R1 -> buffer (last byte transfered+1)
;   R2  = amount untransfered
;
determinedevice_internal

        ORR     R0,R0,#CTL_DumbDeviceTXREAD ; Combine TargetID with control bits
        Push    "R0-R7,Link"

        MOV     R3,R1                       ; TxAdr
        MOV     R4,#READCAPACITY_BLK_SIZE   ; TxSize

        ADR     R2,cdb_readcapacity
        LDR     R1,[R2],#4              ; CDB length, R2 now->CDB
        MOV     R5,#0                   ; Default timeout
        BL      SCSIop_internal         ; Out: R0-R2 corrupt,R3->Last byte received+1,
        ;Ignore errors, capacity gets reported as -1,-1

        TEQ     R4,#0                   ;     R4=amount untransfered
        LDR     R0,StackedR1            ; Convert highest logical block number
        LDMEQIA R0,{R1,R2}              ; and block length to normal ARM byte sex
        MOVNE   R1,#&FFFFFFFF           ; 
        MOVNE   R2,#&FFFFFFFF           ; N.B. If 'read-capacity' failed or didn't
        RevBytes R1, R3,R4              ;     transfer enough data, return -1,-1.
        RevBytes R2, R3,R4, s           ;     If inquiry is successful, this can be
        STMIA   R0,{R1,R2}              ;     interpreted as 'device-present-but-naff'
        ;       or 'present-but-size-has-no-meaning'.
        Pull    "R0,R1,R4"
        ADD     R3,R1,#READCAPACITY_BLK_SIZE        ; Adjust ->block and block size
        SUB     R4,R4,#READCAPACITY_BLK_SIZE        ; for data already received.
        Push    "R1,R3,R4"
        ;Then   do inquiry command
        ADR     R2,cdb_inquiry_withreadL
        LDR     R1,[R2],#4              ; CDB length, R2 now->CDB
        MOV     R4,#INQUIRY_BLK_SIZEL
        MOV     R5,#0                   ; Default timeout
        BL      SCSIop_internal         ; Out: R0-R2 corrupt,R3->Last byte received+1,
        ;       R4=amount untransfered
        STR     R3,StackedR1
        STR     R4,StackedR2
det_dev_int_10
        STRVS   R0,StackedR0
        Pull    "R0-R7,PC"

;
; CopyField - Copy R5 characters from the source string to the destination
; =========
;
; On entry
;   R1 -> destination buffer
;   R2    size of destination buffer
;   R3 -> source string
;   R4    size of source string
;   R5    size of source field
;
; On exit
;   R0 -> destination buffer (->start)
;   R1 -> destination buffer (->terminating 0)
;   R2  = bytes free in buffer
;   R3 -> first uncopied source byte
;   R4  = bytes remaining in source string
;   R5  = uncopied source field bytes
;
CopyField
      [ No32bitCode
        Push    R1
      |
        Push    "R1,R6"
        SavePSR R6
      ]

        CMP     R2,#0                   ; If destination string full,
        BLE     cpy_fie_30              ; give up now (DON'T touch the string)

        CMP     R4,#0                   ; If source string empty
        CMPGT   R5,#0                   ; or source field empty
        BLE     cpy_fie_20              ; give up now (terminate destination string)

cpy_fie_10
        LDRB    R0,[R3],#1              ; Get bytes from source string,
        CMP     R0,#" "                 ; 'sanitise then' (replace 0..31,127 with " ")
        MOVLT   R0,#" "
        CMP     R0,#127
        MOVEQ   R0,#" "
        STRB    R0,[R1],#1              ; and write to destination string

        SUB     R4,R4,#1
        SUBS    R5,R5,#1
        CMPGT   R4,#0                   ; Loop until source field or source string
        BGT     cpy_fie_10              ; are exhausted

cpy_fie_20
        MOV     R0,#0
        STRB    R0,[R1]                 ; Terminate the destination string
cpy_fie_30
      [ No32bitCode
        Pull    R0
        MOVS    PC,Link
      |
        RestPSR R6,,f
        Pull    "R0,R6"
        MOV     PC,Link
      ]

;
; PadField
; ========
;
; On entry
;   R1 -> destination buffer
;   R2    size of destination buffer
;   R6 -> address to pad to
;
; On exit
;   R1 -> destination buffer (->terminating 0)
;   R2  = bytes free in buffer
;   R6 -> destination buffer (->terminating 0)
;
PadField
      [ :LNOT:No32bitCode
        Push    R3
        SavePSR R3
      ]
        MOV     R0,#" "
pad_fie_10
        SUBS    R2,R2,#1
        STRB    R0,[R1],#1
        CMP     R6,R1
        BHI     pad_fie_10

        MOV     R0,#0
        STRB    R0,[R1]                 ; Terminate the destination string
      [ No32bitCode
        MOVS    PC,Link
      |
        RestPSR R3,,f
        Pull    R3
        MOV     PC,Link
      ]

;************************************************
;       SCSI_Control
;************************************************

; Various control commands determined by a reason code in R0
;
; On entry
;   R0 = 0 - abort device
;        1 - abort op
;        2 - reserved
;        3 - set timeout
;        4 - control error response
;        5 - control queue behaviour
;        6 - control disconnect/reselects
;   R1 = DeviceID, LUN is "don't care"
;
;   R8 = AccessKey
;
; N.B. AccessKey checking is applied to all reason codes
;
SWI_SCSI_Control
        traceswi "Control"
        AddressCard
        BVS     exitSWIdecode
        LDMIB   WsPtr,{rPODULEptr,rDMACptr}

        BL      ValidateID              ; In: R1=DeviceID, Out: R1=DeviceID, VC or VS &
        ;       R0->"Device ID invalid"
        BLVC    AddressDevice           ; In: R1=DeviceID
        ;Out:   R1=DeviceID, R9->deviceblk
        BVS     exitSWIdecode

        CMP     R0,#maxSCSI_ContRC
        ASSERT  (SCSI_ContRCtable-. =8)  ; Table must follow code
        ADDCC   PC,PC,R0,ASL #2
        B       err_RCunkn

SCSI_ContRCtable
        B       AbortDevice
        B       AbortOp
        B       SetSenseMode
        B       SetTimeOut
        B       ControlErrors
        B       ControlQueue
        B       ControlDisconnects
maxSCSI_ContRC * (.-SCSI_ContRCtable):SHR:2

maxSCSI_Cont_RespRC     EQU 2   ;Highest R2 value for ControlErrors
maxSCSI_Cont_QueuRC     EQU 3   ;Highest R2 value for ControlQueue
maxSCSI_Cont_DiscRC     EQU 2   ;Highest R2 value for ControlDisconnects

;************************************************
;       AbortDevice (SWI SCSI_Control, RC=0)
;************************************************

; Abort the device by sending MESSAGE_ABORT
;
; On entry
;   R0  = 0
;   R1  = DeviceID (DevID, LUN=0)
;
;   R8  = AccessKey
;   R9 -> deviceblk
;
AbortDevice
        tracerc "AbortDevice"
        BL      CheckAccess             ; In: R8=AccessKey, R9->deviceblk, Out:VC or
        BVS     exitSWIdecode           ;    VS & R0->"SCSI driver reservation error"

        MOV     R0,#CTL_DOINGABORTDEVICE    ; Try to send MESSAGE_ABORT
        BL      SCSImessage_internal    ; to device (LUN=0)
;
; This should generate an &8E interrupt which allows the message to be sent,
; followed by an &85 interrupt.
;
; N.B. &8E is service required - REQ asserted following connection,
;          MessageOut phase requested),
;      &85 is service required - Disconnection has occured.
;
        B       exitSWIdecode

;************************************************
;       AbortOp (SWI SCSI_Control, RC=1)
;************************************************

; Cancel the specified operation
;
; On entry
;   R0  = 1
;   R1  = DeviceID (DevID, LUN=0)
;   R2  = OperationID as returned by SWI SCSI_Op
;
;   R8  = AccessKey
;   R9 -> deviceblk
;
AbortOp
        tracerc "AbortOp"
        BL      CheckAccess             ; In: R8=AccessKey, R9->deviceblk, Out:VC or
        BVS     exitSWIdecode           ;    VS & R0->"SCSI driver reservation error"

        LDR     rCMDptr,CMDptr          ; >>>>is this needed???

        MOV     R1,#CTL_DOINGABORTOP    ; Try to abort,
        BL      RaiseATN                ; if it works, report operation aborted

        B       exitSWIdecode

SetSenseMode ;No longer defined, this RC is reserved
        B       exitSWIdecode

;************************************************
;       SetTimeOut (SWI SCSI_Control, RC=3)
;************************************************

; Set the default timeout for the device
;
; On entry
;   R0  = 3;
;   R1  = DeviceID (DevID, LUN=0)
;   R2  = timeout value in centi-seconds
;
;   R8  = AccessKey
;   R9 -> deviceblk
;
; On exit (VC)
;   StackedR2 = previous setting
;
SetTimeOut
        tracerc "SetTimeOut"
        BL      CheckAccess             ; In: R8=AccessKey, R9->deviceblk, Out:VC or
        BVS     exitSWIdecode           ;    VS & R0->"SCSI driver reservation error"

        LDR     R5,ControlTimeout
        STR     R2,ControlTimeout
        STR     R5,StackedR2

        B       exitSWIdecode

;************************************************
;       ControlErrors (SWI SCSI_Control, RC=4)
;************************************************

; Control behaviour on receiving CHECK CONDITION status
;
; On entry
;   R0  = 4;
;   R1  = DeviceID (DevID, LUN=0)
;   R2  = 0  If device returns CHECK CONDITION, return it as an error.
;            This is for badly behaved devices with non-standard request sense
;            return blocks.
;         1  If the device returns CHECK CONDITION do a request sense.
;            Decode and report the error (doesn't hide 'unit attention').
;         2  If the device returns CHECK CONDITION, do a request sense.
;            If the sense data indicates 'unit attention', ignore it and
;            re-issue the command else decode and report the error.
;         -1 No action, return previous setting.
;
;   R8  = AccessKey
;   R9 -> deviceblk
;
; On exit (VC)
;   StackedR2 = previous setting
;
ControlErrors
        tracerc "ControlErrors"
        LDR     R5,ControlBits          ; Ready to be returned as previous value
        CMP     R2,#-1
        BEQ     Cont_Err_10

        BL      CheckAccess             ; In: R8=AccessKey, R9->deviceblk, Out:VC or
        BVS     exitSWIdecode           ;    VS & R0->"SCSI driver reservation error"

        CMP     R2,#maxSCSI_Cont_RespRC
        BHI     err_RCunkn

        ASSERT  (maxSCSI_Cont_RespRC = 2)

        CMP     R2,#1
        BIC     R3,R5,#(CTL_INHIBITREQUESTSENSE :OR: CTL_REPORTUNITATTENTION)
        ORRLT   R3,R3,#(CTL_REPORTUNITATTENTION :OR: CTL_INHIBITREQUESTSENSE)
        ORREQ   R3,R3,#(CTL_REPORTUNITATTENTION)
        STR     R3,ControlBits

Cont_Err_10
        MOV     R2,#2
        TST     R5,#CTL_REPORTUNITATTENTION
        MOVNE   R2,#1
        TST     R5,#CTL_INHIBITREQUESTSENSE
        MOVNE   R2,#0
        STR     R2,StackedR2

        B       exitSWIdecode

;************************************************
;       ControlQueue (SWI SCSI_Control, RC=5)
;************************************************

; Control behaviour of the command queue
;
; On entry
;   R0  = 5;
;   R1  = DeviceID (DevID, LUN=0)
;   R2  = 0                        ie If the queue is full, loop in the
;                                     foreground until a slot becomes free.
;         1  Reject if queue full  ie Command accepted only if it can be
;                                     queued/run without waiting.
;         2  Reject if device busy ie Command accepted only if there are no
;            (or queue full)          others queued/running for this device.
;         3  Reject if podule busy ie Accept command only if it will run
;                                    immediatly.
;        -1 No action, return previous setting.
;
;   R8  = AccessKey
;   R9 -> deviceblk
;
ControlQueue
        tracerc "ControlQueue"
        LDR     R5,ControlBits          ; Ready to be returned as previous value
        CMP     R2,#-1
        BEQ     Cont_Que_10

        BL      CheckAccess             ; In: R8=AccessKey, R9->deviceblk, Out:VC or
        BVS     exitSWIdecode           ;    VS & R0->"SCSI driver reservation error"

        CMP     R2,#maxSCSI_Cont_QueuRC
        BHI     err_RCunkn

        ASSERT  (maxSCSI_Cont_QueuRC = 3)

        BIC     R3,R5,#(CTL_REJECTQUEUEFULL :OR: CTL_REJECTDEVICEBUSY)
        BIC     R3,R3,#(CTL_REJECTPODULEBUSY)
        CMP     R2,#1
        ORRGE   R3,R3,#CTL_REJECTQUEUEFULL        ; R2 is 1/2/3
        ORRGT   R3,R3,#CTL_REJECTDEVICEBUSY       ; R2 is   2/3
        CMP     R2,#3
        ORRGE   R3,R3,#CTL_REJECTPODULEBUSY       ; R2 is     3
        STR     R3,ControlBits

Cont_Que_10
        MOV     R2,#0
        TST     R5,#CTL_REJECTQUEUEFULL
        MOVNE   R2,#1
        TST     R5,#CTL_REJECTDEVICEBUSY
        MOVNE   R2,#2
        TST     R5,#CTL_REJECTPODULEBUSY
        MOVNE   R2,#3
        STR     R2,StackedR2

        B       exitSWIdecode

;************************************************
;       ControlDisconnects (SWI SCSI_Control, RC=6)
;************************************************

; Allow or inhibit target disconnection/reselection
;
; On entry
;   R0  = 6;
;   R1  = DeviceID (DevID, LUN=0)
;   R2  = 0  Allow the target to disconnect/reconnect if it wants to.
;         1  Inhibit target disconnection/reselection
;         2  Inhibit identify message
;            (for devices like the Hitachi CD-ROM drive that reject it!)
;         -1 No action, return previous setting.
;
;   R8  = AccessKey (already checked)
;   R9 -> deviceblk
;
ControlDisconnects
        tracerc "ControlDisconnects"
        LDR     R5,ControlBits
        CMP     R2,#-1
        BEQ     Cont_Dis_10

        BL      CheckAccess             ; In: R8=AccessKey, R9->deviceblk, Out:VC or
        BVS     exitSWIdecode           ;    VS & R0->"SCSI driver reservation error"

        CMP     R2,#maxSCSI_Cont_DiscRC
        BHI     err_RCunkn

        ASSERT  (maxSCSI_Cont_DiscRC = 2)

        LDR     R3,ControlBits
        BIC     R3,R3,#(CTL_INHIBITDISCONNECTION :OR: CTL_INHIBITIDENTIFY)
        CMP     R2,#1
        ORREQ   R3,R3,#CTL_INHIBITDISCONNECTION
        ORRGT   R3,R3,#(CTL_INHIBITDISCONNECTION :OR: CTL_INHIBITIDENTIFY)
        STR     R3,ControlBits

Cont_Dis_10
        MOV     R2,#0
        TST     R5,#CTL_INHIBITDISCONNECTION
        MOVNE   R2,#1
        TST     R5,#CTL_INHIBITIDENTIFY
        MOVNE   R2,#2
        STR     R2,StackedR2

        B       exitSWIdecode


;************************************************
;       SCSI_Status
;************************************************

;
; Returns various status indicators determined by a reason code in R0
;
; On entry
;   R0 = 0 - check device status
;        1 - return last error
;
SWI_SCSI_Status
        traceswi "Status"
        AddressCard
        BVS     exitSWIdecode
        LDMIB   WsPtr,{rPODULEptr,rDMACptr}

        CMP     R0,#maxSCSI_StatRC
        ASSERT  (SCSI_StatRCtable-. =8)  ; Table must follow code
        ADDCC   PC,PC,R0,ASL #2
        B       err_RCunkn

SCSI_StatRCtable
        B       CheckDevice
        B       ReturnLastError

maxSCSI_StatRC * (.-SCSI_StatRCtable):SHR:2

;************************************************
;       CheckDevice (SWI SCSI_Status, RC=0)
;************************************************

; On entry
;   R0 = 0
;   R1 = DeviceID, LUN field is "don't care"
;
; On exit
;   R0 = 1  Idle (No operation in progress, or in queue)
;      = 2  Busy
;
CheckDevice
        tracerc "CheckDevice"
        BL      ValidateID              ; In: R1=DeviceID, Out: R1=DeviceID, VC or VS &
        ;       R0->"Device ID invalid"
        BLVC    AddressDevice           ; In: R1=DeviceID
        ;Out:R1=DeviceID,R9->deviceblk
        BVS     exitSWIdecode

        LDR     R0,PendingCnt
        TEQ     R0,#0
        MOVEQ   R0,#1
        MOVNE   R0,#2
        STR     R0,StackedR0

        B       exitSWIdecode

ReturnLastError
        B       exitSWIdecode

;************************************************
;       SCSI_ReadControlLines
;************************************************

SWI_SCSI_ReadControlLines
        traceswi "ReadControlLines (not supported)"
        B       err_SWIunkn

;************************************************
;       SCSI_EEProm
;************************************************

SWI_SCSI_EEProm
        traceswi "EEProm (not supported)"
        B       err_SWIunkn

;************************************************
;       SCSI_Reserve
;************************************************

; Various device reservation commands determined by a reason code in R0
;
; On entry
;   R0 = 0 - Claim device
;        1 - Forceably claim device
;        2 - Release device
;   R1 = DeviceID, LUN field is "don't care"
;
;   R8 = AccessKey (either key to use after successful claim or
;         key to device being released)
;
SWI_SCSI_Reserve
        traceswi "Reserve"
        AddressCard
        BVS     exitSWIdecode
        LDMIB   WsPtr,{rPODULEptr,rDMACptr}

        BL      ValidateID              ; In: R1=DeviceID, Out: R1=DeviceID, VC or VS &
        ;       R0->"Device ID invalid"
        BLVC    AddressDevice           ; In: R1=DeviceID
        ;Out:R1=DeviceID,R9->deviceblk
        BVS     exitSWIdecode

        CMP     R0,#maxSCSI_ReseRC
        ASSERT  (SCSI_ReseRCtable-. =8)  ; Table must follow code
        ADDCC   PC,PC,R0,ASL #2
        B       err_RCunkn

SCSI_ReseRCtable
        B       ClaimDevice
        B       ForceClaimDevice
        B       FreeDevice
maxSCSI_ReseRC * (.-SCSI_ReseRCtable):SHR:2

;************************************************
;       ClaimDevice (SWI SCSI_Reserve, RC=0)
;************************************************

; Claim exclusive use of device
;
; On entry
;   R0  = 0
;   R1  = DeviceID (DevID, LUN=0)
;   R2  = release address } to be called by ScsiDriver to request claimant to
;   R3  = release R12     } free device, or to warn of reset
;
;   R8  = AccessKey (to be used if claim succeeds)
;   R9 -> deviceblk
;
;
ClaimDevice
        tracerc "ClaimDevice"
        BL      CheckAccess             ; In: R8=AccessKey, R9->deviceblk
        ;Out:VC or
        ;       VS & R0->"SCSI driver reservation error"
        ASSERT  (ReleaseCallAdr+4) = ReleaseCallR12
        ASSERT  (ReleaseCallR12+4) = AccessKey

        ADRVC   R0,ReleaseCallAdr       ; Assign release Adr & R12 and AccessKey if not
        STMVCIA R0,{R2-R3,R8}           ; reserved (or we reserved it already under the
        B       exitSWIdecode           ; same key)

;************************************************
;       ForceClaimDevice (SWI SCSI_Reserve, RC=1)
;************************************************

; On entry
;   R0  = 1
;   R1  = DeviceID (DevID, LUN=0)
;   R2  = release address } to be called by ScsiDriver to request claimant to
;   R3  = release R12     } free device, or to warn of reset
;
;   R8  = AccessKey (to be used if claim succeeds)
;   R9 -> deviceblk
;
ForceClaimDevice
        tracerc "ForceClaimDevice"
        ASSERT  (ReleaseCallAdr+4) = ReleaseCallR12
        ASSERT  (ReleaseCallR12+4) = AccessKey
        ADR     R4,ReleaseCallAdr
        LDMIA   R4,{R4,R5,R6}           ; Current claimants Release Adr & R12 and key
        CMP     R6,#0                   ; If not claimed
        CMPNE   R4,#0                   ; or claiment has no release address,
        BEQ     ClaimDevice             ; let ClaimDevice do the work

;
; R0 ..R9  already pushed,
; R10..R11 don't care
; R12      preserve (to be on the safe side)
; R14      don't care
;
;Ask current claimant to let go
;
        Push    "R1-R3,R8-R9,R12"
        MOV     R0,#1
        MOV     R12,R5
        MOV     Link,PC
        MOV     PC,R4
        Pull    "R1-R3,R8-R9,R12"

        BVC     ClaimDevice             ; VC, so should be free, so ClaimDevice
        B       exitSWIdecode           ; VS, so refused

;************************************************
;       FreeDevice (SWI SCSI_Reserve, RC=2)
;************************************************

; On entry
;   R0  = 2
;   R1  = DeviceID (DevID, LUN=0)
;   R8  = AccessKey (proof that we claimed the device)
;   R9 -> deviceblk
;
FreeDevice
        tracerc "FreeDevice"
        BL      CheckAccess
        MOVVC   R8,#0                   ; If we reserved the device
        STRVC   R8,ReleaseCallAdr       ; (or device not reserved)
        STRVC   R8,ReleaseCallR12       ; 
        STRVC   R8,AccessKey            ; free it.
        B       exitSWIdecode

;************************************************
;       SCSI_List
;************************************************

; On exit
;   R0 -> Null terminated list of podule addresses
;
SWI_SCSI_List
        traceswi "List"
        ADR     R0,ListEntry0
        STR     R0,StackedR0

        B       exitSWIdecode

;************************************************
;       SCSI_Op
;************************************************

; May be called in the background
;
; R0 (ctl)         = b2..b0    device (0..6, 7 is host) }
;                    b4..b3    card                     } targetID
;                    b7..b5    LUN                      }
;                    b25..b24  xfer dirn (00 => no transfer, 01 => read,
;                                         10 => write, 11 => reserved)
;                    b26       scatter (0 => R3->data, 1 => R3->scatter list)
;                    b27       escape (0 => poll for escape during xfer,
;                                      1 => don't poll for escape)
;                    b28       retry (1 => retry on timeout)
;                    b29       background (1 => background part of the xfer)
; R1 (cbd_size)    = length of SCSI CDB (usually 6,10,12 bytes)
; R2 (cdb_ptr)    -> control block
; R3 (xfer_ptr)   -> data         (if R0.b26=0)
;                 -> scatter list (if R0.b26=1)
; R4 (xfer_size)   = length of xfer in bytes
; R5 (timeout)     = timeout in centi-seconds or 0 for default
; R6 (callbackadr) = address to call back when xfer is complete (if R0.b8=1)
; R7 (callbackws)  = workspace pointer to return in R12 for callback
; R8               = AccessKey
;

      [ counts                  ; 0 : 0=> In SCSI_Op Otherwise dont count
MyInfoSpace1   % 72             ; 4 : Count of times entering int_service_01
MyStringSpace1 % 100            ; 8 : Count of times entered StartCommand
      ]                         ; 12: Count of times entered int_ser_202
        ;       16-46 Used for State counts
        ;       52-68 Fillslot variables


SWI_SCSI_Op
        traceswi "Op"

      [ counts                          ; Initialise MyInfoSpace
        Push    "R0-R1"
        ADR     R0, MyInfoSpace1
        MOV     R1, #0
        STR     R1, [R0, #0]
        STR     R1, [R0, #4]
        STR     R1, [R0, #8]
        STR     R1, [R0, #12]
        STR     R1, [R0, #16]
        STR     R1, [R0, #20]
        STR     R1, [R0, #24]
        STR     R1, [R0, #28]
        STR     R1, [R0, #32]
        STR     R1, [R0, #36]
        STR     R1, [R0, #40]
        STR     R1, [R0, #52]
        STR     R1, [R0, #56]
        STR     R1, [R0, #60]
        STR     R1, [R0, #64]
        Pull    "R0-R1"
      ]

        LDR     R1,=&FFFF
        AND     R1,R0,R1

        AddressCard
        BVS     exitSWIdecode
        LDMIB   WsPtr,{rPODULEptr,rDMACptr}

        BL      ValidateID              ; In: R1=DeviceID, Out: R1=DeviceID, VC or VS &
        ;       R0->"Device ID invalid"
        BLVC    AddressDevice           ; In: R1=DeviceID
        ;Out:   R1=DeviceID, R9->deviceblk

      [ counts
        Push    "R0-R2"
        SWI     OS_WriteS
        =       "deviceblk: "
        MOV     R0, R9
        ADRL    R1, MyStringSpace1
        MOV     R2, #100
        SWI     OS_ConvertHex8
        SWI     OS_Write0

        SWI     OS_WriteS
        =       "  [0:3]: "
        LDR     R0, [R9, #0]
        ADRL    R1, MyStringSpace1
        MOV     R2, #100
        SWI     OS_ConvertHex8
        SWI     OS_Write0

        SWI     OS_WriteS
        =       "  [4:7]: "
        LDR     R0, [R9, #4]
        ADRL    R1, MyStringSpace1
        MOV     R2, #100
        SWI     OS_ConvertHex8
        SWI     OS_Write0

        SWI     OS_WriteS
        =       "  [8:11]: "
        LDR     R0, [R9, #8]
        ADRL    R1, MyStringSpace1
        MOV     R2, #100
        SWI     OS_ConvertHex8
        SWI     OS_Write0

        SWI     OS_WriteS
        =       "  [12:15]: "
        LDR     R0, [R9, #12]
        ADRL    R1, MyStringSpace1
        MOV     R2, #100
        SWI     OS_ConvertHex8
        SWI     OS_Write0

        SWI     OS_NewLine
        Pull    "R0-R2"
      ]

        TEQ     R8,#UnixAccessKey       ; Allow UNIX to side step AccessKey checks
        BEQ     KludgeForUnix           ; N.B. V_bit unaltered by TEQ
        BLVC    CheckAccess             ; In: R8=AccessKey, R9->deviceblk
KludgeForUnix                           ;Out:VC or
        ;       VS & R0->"SCSI driver reservation error"
        BVS     exitSWIdecode

        LDR     R0,StackedR0            ; Recover corrupted registers from
        LDR     R1,ControlBits          ; StackedR0..StackedR1, and add stored control
        ORR     R0,R0,R1                ; bits to those already in R0
        LDR     R1,StackedR1
      [ {FALSE}
        TST     R0,#CTL_TXREAD
        ORRNE   R0,R0,#CTL_INHIBITDISCONNECTION :OR: CTL_INHIBITIDENTIFY
      ]
      [ bugfix11
        CMP     R1,#minCDBLen
        BLT     err_ParmError
        CMP     R1,#maxCDBLen
        BGT     err_ParmError
      ]
        ;R5     (timeout) supplied by user
        BL      SCSIop_internal         ; Out: R0-R2 corrupt,R3->Last byte received+1,
        ;       R4=amount untransfered
;
; R0 is preserved if foreground transfer and VC
; R0 is OperationID if background transfer and VC
; R0 is -> if VS
;
        STR     R0,StackedR0
        STRVS   R1,StackedR1            ; } Returned only on error
        STRVS   R2,StackedR2            ; }
        STR     R3,StackedR3
        STR     R4,StackedR4
        ;If     SCSIop_internal returned VS, exitSWIdecode
        B       exitSWIdecode           ; stores R0 to StackedR0, this doesn't matter
;
      [ bugfix11
err_ParmError
        XSCSIError SCSI_ParmError
        B       exitSWIdecode

        MakeSCSIErrorBlock SCSI_ParmError
      ]
;
;
;==============================================================================


    ] ; :LNOT:soft



;
; Initialise the DMAC
;
ResetDMAC
        MOV     R0,#dmac_bits           ; Reset to 8bit mode
        wrDMAC  R0,DR_Initialise
;
        MOV     R0,#ctrl1               ; &60 active low DRQ/DACK, extended write
        wrDMAC  R0,DR_DevCon1
        MOV     R0,#ctrl2               ; &01 bus hold between cycles
        wrDMAC  R0,DR_DevCon2
;
        MOV     R0,#0                   ; Select channel 0 for programming, current
        wrDMAC  R0,DR_Channel           ; registers may be read, current and base
        ;       registers written to simultaneously

        STRB    R0,PR_ClrInt            ; Clear the DMAC Terminal count interrupt
      [ readback
        LDRB    R0,PR_IntStat
      ]

        MOV     PC,Link                 ; Flags preserved across call





INT_wait
        Push    R0
INT_wai_10
        LDRB    R0,SBICauxstat
        TST     R0,#INT
        BEQ     INT_wai_10
INT_wai_20
        Pull    R0
        MOV     PC,Link


DBR_wait
        Push    R0
DBR_wai_10
        LDRB    R0,SBICauxstat
        TST     R0,#DBR
        BEQ     DBR_wai_10
        Pull    R0
        MOV     PC,Link


nCIP_wait
        Push    R0
nCIP_wai_10
        LDRB    R0,SBICauxstat
        TST     R0,#CIP
        BNE     nCIP_wai_10
        Pull    R0
        MOV     PC,Link



; Wait25uSec
; ==========
;
; DoMicroDelay
; ============
;
; On entry
;   R0 = time delay in 1/2 microsecond units
;
; On exit
;   R0 corrupted
;
Wait25uSec
        MOV     R0,#25*2                ; Delay in 1/2 microsecond units
DoMicroDelay
      [ HAL
        Push    "R0-R3,R8,R9,R14"
        MOV     R0,R0,LSR #1
        MOV     R8,#OSHW_CallHAL
        MOV     R9,#EntryNo_HAL_CounterDelay
        SWI     XOS_Hardware
        Pull    "R0-R3,R8,R9,PC",VC
        Pull    "R0-R3,R8,R9,R14"
      ]
        Push    "R1,R2,R14"
        MOV     R2,#IOC
        STRB    R0,[R2, #Timer0LR]      ; Copy counter into output latch
        LDRB    R1,[R2, #Timer0CL]      ; R1 := low output latch
Micro_10
        STRB    R0,[R2, #Timer0LR]      ; Copy counter into output latch
        LDRB    R14,[R2, #Timer0CL]     ; R14 := low output latch
        TEQ     R14,R1                  ; unchanged ?
        MOVNE   R1,R14                  ; copy anyway
        BEQ     Micro_10                ; then loop
        SUBS    R0,R0,#1                ; decrement count
        BNE     Micro_10                ; loop if not finished
        Pull    "R1,R2,PC",AL


;
; ResetCard
;
;
HardResetCard
        LDR     rPODULEptr,=PODULEptrRel     ; except for pointers to hardware
        ADD     rPODULEptr,rPODULEptr,R5
        STR     rPODULEptr,PODULEptr

        LDR     rDMACptr,=DMACptrRel
        ADD     rDMACptr,rDMACptr,R5
        STR     rDMACptr,DMACptr

        LDR     R0,=SRAMptrRel
        ADD     R0,R0,R5
        STR     R0,SRAMptr

      [ soft
        MOV     R1,#-1                  ; Destroy the host id
      |
        MOV     R1,#defaultHostID
      ]
        STR     R1,HostID

SoftResetCard
        Push    Link

        MOV     R0,#RCsoftcopyadr
        MOV     R1,#Pod_EnableInts

      [ No32bitCode
        MOV     R3,R5,LSR #14
        AND     R3,R3,#3                ; Deduce podule number
      |
        ADD     R3,R5,#PoduleSpeedMask  ; Bug in Iyonix - only Sync base accepted
      ]
        SWI     XPodule_CallLoader

        Pull    Link
        LDR     R1,HostID
UserResetCard
        Push    Link

        MOV     R0,#Pod_ForceReset      ; Page 0,interrupts disabled,reset asserted
        wrPageReg R0                    ; ie reset SCSIbus,SBIC & DMAC, hold for >25uS

        BL      ResetWorkSpace          ; Trash any active commands,

        BL      ResetHardware           ; In: R1=HostID
        Pull    "PC"

        LTORG


;
; On entry
;   R0                = 0/1 for partial/full initialisation
;
ResetWorkSpace
        mess    ," - ResetWorkSpace",NL
        Push    "R0,R1,R14"
        MOV     R0,#0
        STR     R0,DEVICEptr            ; Cos MyTickerV looks at it

        LDR     R1,=(:INDEX:ClearWSEnd-4)
RstWoSp_10
        STR     R0,[WsPtr,R1]           ; Zero all our workspace
        SUBS    R1,R1,#4
        CMP     R1,#(:INDEX:ClearWSStart)
        BGE     RstWoSp_10

        LDR     R0,=&0052434D           ; Initialise operationID counter
        STR     R0,OperationID
        LDR     R0,=PAGEBITS            ; SRAM has pages 0..15, mark as unallocated
        STR     R0,RamMap               ; pages 16..31 don't exist, mark as allocated
        LDR     R0,=CMDBITS
        STR     R0,CmdMap
        MOV     R0,#0
        STR     R0,FirstCmd             ; Queue initially empty

        Pull    "R0,R1"
        Push    "R0,R1,rDEVICEptr"

        ASSERT  ((DevCB1-DevCB0) = :INDEX: deviceRecSize)

        MOV     R1,#maxDeviceID
        ADRL    rDEVICEptr,DevCB0
RstWoSp_20
        BL      ClearDevCB

        ASSERT  ((DevCB1-DevCB0) = :INDEX: deviceRecSize)

        ADD     rDEVICEptr,rDEVICEptr,#:INDEX: deviceRecSize
        SUBS    R1,R1,#1
        BGE     RstWoSp_20

        Pull    "R0,R1,rDEVICEptr,PC",AL

        LTORG


;
; On entry
;   R0               = 0/1 for partial/full initialisation
;   R9 (rDEVICEptr) -> deviceCB
;
ClearDevCB
        MOV     R0,#1                   ; >>>Force hard reset for now

        Push    "R1-R3"

        MOV     R1,#0
        MOV     R2,R9                   ; Low (inclusive) limit
        CMP     R0,#0
        ADREQ   R3,SoftClearDevCBEnd    ; Upper (exclusive) limit
        ADRNE   R3,HardClearDevCBEnd
Clr_Dev_10
        STR     R1,[R2],#4
        CMP     R3,R2
        BHI     Clr_Dev_10

        CMP     R0,#0
        BEQ     Clr_Dev_20

    [ :LNOT:soft
      [ disconnect
        ;Zeroed workspace implies allow disconnection
      |
        MOV     R1,#CTL_INHIBITDISCONNECTION
        STR     R1,ControlBits
      ]
    ]
Clr_Dev_20
        Pull    "R1-R3"
        MOV     PC,Link


;
; On entry
;   R1 = HostID
;
ResetHardware
        mess    ," - ResetHardware",NL
        Push    "R0,R1,Link"
        MOV     R0,#Pod_ForceReset      ; Page 0,interrupts disabled,reset asserted
        wrPageReg R0                    ; ie reset SCSIbus,SBIC & DMAC, hold for >25uS


;>>>wait 25uS, by looking at system timer
        BL      Wait25uSec
      [ {TRUE}
        BL      Wait25uSec
      ]

        MOV     R0,#&0                  ; Page 0,interrupts disabled,reset negated
        wrPageReg R0
        STRB    R0,PR_ClrInt            ; Clear the DMAC Terminal count interrupt
      [ readback
        LDRB    R0,PR_IntStat
      ]

        BL      ResetDMAC

      [ {TRUE}
        BL      Wait25uSec
        BL      Wait25uSec
        BL      Wait25uSec
      ]

;
; Set SBIC HostID (requires a soft reset command to be activated)
;
; R1 = HostID
        ORR     R0,R1,#EAF              ; Enable advanced features
        wrSBIC  R0,SR_OwnID             ; Set SBIC HostID (requires a soft reset command
        ;
        MOV     R0,#SC_Reset            ; to be activated)
        wrSBIC  R0,SR_Command

      [ {TRUE}
RstBus05
        LDRB    R0,SBICauxstat
        CMP     R0,#INT
        BNE     RstBus05
      |
        BL      INT_wait                ; Wait until interrupt bit is set in auxiliary
        ;       status register.
        ;       In: R1 is DeviceID,
        BVS     err_BadReset            ; Out: VC or VS and R0->'timeout error'
      ]

        rdSBIC  R0,SR_SCSIstat
        CMP     R0,#HOST_RESET          ; &01 (advanced)

        BNE     err_BadReset            ;         reset cockup
;
        MOV     R0,#(DMAmode :OR: IDI)  ; &24 use SBIC burst DMA mode
        wrSBIC  R0,SR_Control
;
        MOV     R0,#SyncMode            ; &20 REQ/ACK pulse width of 1 cycle
        wrSBIC  R0,SR_SyncXfer
;
        MOV     R0,#SelectTimeout       ; Timeout for Select phase
        wrSBIC  R0,SR_Timeout
;
        MOV     R0,#00
        wrSBIC  R0,SR_TargetLUN
;
; ResetBus command completed successfully
;
      [ soft
        LDR     R0,HostID
        BIC     R0,R0,#DeviceIDMask
        ORR     R1,R0,R1
      ]
        STR     R1,HostID               ; Keep HostID for checking purposes

        MOV     R0,#0
        STRB    R0,PR_ClrInt            ; Clear the DMAC Terminal count interrupt
      [ readback
        LDRB    R0,PR_IntStat
      ]

        BL      ClaimIRQs
      [ useTickerV
        BL      ClaimTickerV
      ]
        MOV     R0,#Pod_EnableInts      ; Interrupts enabled,reset negated,page 0
        wrPageReg R0
      [ readback
        LDRB    R0,PR_IntStat
      ]

        CLRV
        Pull    "R0,R1,PC"

err_BadReset
        Pull    "R0,R1,Link"
        XSCSIError SCSI_BadReset
        MOV     PC,Link

        MakeSCSIErrorBlock SCSI_BadReset



ClaimIRQs
        mess    ," - ClaimIRQs",NL
        Push    "R0-R4,Link"

        MOV     R0,#Podule_DevNo        ; Claim podule IRQ's
        ADRL    R1,int_service
        MOV     R2,WsPtr
        ADR     R3,PR_IntStat
        MOV     R4,#Pod_IRQ
        SWI     XOS_ClaimDeviceVector

      [ HAL
        Push    "R8,R9"
        MOV     R0,#Podule_DevNo
        MOV     R8,#OSHW_CallHAL
        MOV     R9,#EntryNo_HAL_IRQEnable
        SWI     XOS_Hardware
        Pull    "R8,R9"
        BVC     %FT10
      ]
        SETPSR  I_bit+F_bit,R1,,R14        ; Disable IRQs & FIQs
        MOV     R0,#IOC                    ; whilst enabling Podule IRQs
        LDRB    R1,[R0,#IOCIRQMSKB]        ; in IOC
        ORR     R1,R1,#podule_IRQ_bit
        STRB    R1,[R0,#IOCIRQMSKB]
        RestPSR R14,,cf                    ; Restore original state
10
        Pull    "R0-R4,PC",AL


ReleaseIRQs
        mess    ," - ReleaseIRQs",NL
        Push    "R0-R4,Link"

        MOV     R0,#Podule_DevNo        ; Claim podule IRQ's
        ADRL    R1,int_service
        MOV     R2,WsPtr
        ADR     R3,PR_IntStat
        MOV     R4,#Pod_IRQ
        SWI     XOS_ReleaseDeviceVector

        CLRV
        Pull    "R0-R4,PC",AL


      [ useTickerV
ClaimTickerV
        mess    ," - ClaimTickerV",NL
        Push    "R0-R2,Link"
        MOV     R0,#TickerV             ; claim 100Hz Vector
        ADDR    R1,MyTickerV
        MOV     R2,WsPtr
        SWI     XOS_Claim
        Pull    "R0-R2,PC",AL


ReleaseTickerV
        mess    ," - ReleaseTickerV",NL
        Push    "R0-R2,Link"
        MOV     R0,#TickerV
        ADDR    R1,MyTickerV
        MOV     R2,WsPtr
        SWI     XOS_Release
        Pull    "R0-R2,PC",AL
      ]

FreezeHardware
        mess    ," - FreezeHardware",NL
        Push    "R0-R4,Link"
        MOV     R1,#Pod_ForceReset      ; Page 0,interrupts disabled,reset asserted
        wrPageReg R1                    ; ie reset SCSIbus,SBIC & DMAC, hold for >25uS

        MOV     R0,#RCsoftcopyadr
      [ No32bitCode
        MOV     R3,R5,LSR #14           ;
        AND     R3,R3,#3                ; Podule number
      |
        ADD     R3,R5,#PoduleSpeedMask  ; Bug in Iyonix - only Sync base accepted
      ]
        SWI     XPodule_CallLoader

        Pull    "R0-R4,PC",AL


FreezeAndRelease
        Push    R14
        BL      FreezeHardware
      [ useTickerV
        BL      ReleaseTickerV
      ]
        BL      ReleaseIRQs
        Pull    PC



;
; ValidateID
; ==========
;
; Check a DeviceID is 0..7 and <> HostID
;
; On entry
;   R1 = DeviceID
;
; On exit (VC)
;   R1    preserved
;
; On exit (VS)
;   R0 -> "Invalid device ID"
;   R1    preserved
;
ValidateID
      [ bugfix12
        BIC     R1,R1,#LUNIDMask
      ]
        CMP     R1,#maxDeviceID
        BHI     err_BadDevID
        Push    R0
        LDR     R0,HostID
        CMP     R0,R1
        Pull    R0
        RETURNVC NE
err_BadDevID
        XSCSIError SCSI_BadDevID
        MOV     PC,Link

        MakeSCSIErrorBlock SCSI_BadDevID


;
; AddressDevice
; =============
;
; On entry
;   R1 = DeviceID (0..7, <> HostID)
;
; On exit
;   R9 (rDEVICEptr) -> deviceCB
;
AddressDevice
        MOV     R9,#:INDEX:deviceRecSize
        MLA     R9,R1,R9,WsPtr
        ADD     R9,R9,#((:INDEX:DevCB0) :AND: &000000FF)
        ADD     R9,R9,#((:INDEX:DevCB0) :AND: &FFFFFF00)
        MOV     PC,Link


      [ :LNOT:soft
;
; CheckAccess
; ===========
;
; On entry
;   R8 = AccessKey
;   R9 (rDEVICEptr) -> deviceCB
;
; On exit (VC)
;   R8   preserved
;
; On exit (VS)
;   R0 -> "SCSI driver reservation error"
;
CheckAccess
        Push    R0
        LDR     R0,AccessKey
        CMP     R0,#0
        CMPNE   R0,R8
        Pull    R0
        MOVEQ   PC,Link                 ; Not reserved, or reserved and key fits

        XSCSIError SCSI_DevReserved
        MOV     PC,Link

        MakeSCSIErrorBlock SCSI_DevReserved
      ]

      [ soft
FeaturesEntry
        MOV     R1,#2_100010            ; Features mask supported by this driver (see documentation)
        STR     R1,StackedR1
        B       exitEntrydecode

OpEntry
        LDMIB   WsPtr,{rPODULEptr,rDMACptr}
        BL      SCSIop_internal         ; Process the background operation
        trstr   "OpEntry out"
        STRVC   R0,StackedR1
        MOVVC   R0,#-1
        STRVC   R0,StackedR0
        B       exitEntrydecode

; In: R0 = flags
;     R1 = device id
;     R2 = operation handle
AbortOpEntry
        LDMIB   WsPtr,{rPODULEptr,rDMACptr}
        MOV     R1,R0
        BL      RaiseATN
        B       exitEntrydecode

HostDescEntry
        ADRL    R2,HostVendor
        ADD     R3,R2,#HostEnd-HostVendor
10      LDR     R4,[R2],#4
        STR     R4,[R0],#4
        CMP     R2,R3
        BLO     %BT10
        B       exitEntrydecode
      ]

;************************************************
;       SCSIOp_Internal - issue SCSI command
;************************************************

; On entry
;   R0  = b2..b0     device (0..6, 7 is usually host)   }
;         b4..b3     card (AddressCard already called)  } targetID
;         b7..b6     LUN                                }
;         b25..b24   00=no transfer, 01=read, 10=write, 11=reserved
;         b26        scatter bit, if set, R3 is scatter list, not RAM start
;         b27        inhibit escape, if set, don't poll escape during transfer
;         b28        retry bit, if set, repeatedly retry on timeout
;         b29        background bit, set if background part to the transfer
;   R1  = cdb size
;   R2 -> cdb        typically 6,10,12 bytes
;   R3 -> block
;   R4  = block size
;   R5  = T.B.A.
;   R6  = T.B.A.
;   R7  = T.B.A.
;
; On exit
;   R0..R2 preserved
;   R3 -> end of block+1 (based on actual number of bytes transfered)
;   R4  = Number of bytes NOT transfered
;
; Entered in SVC_mode, enables interrupts.
;
      [ trace
MyStringBuff2 % 16
      ]

SCSIop_internal

      [ {FALSE}
        TST     R0,#CTL_TXWRITE
        ORRNE   R0,R0,#CTL_INHIBITDISCONNECTION
      ]
        mess    ,"SCSIop_internal",NL

        SUB     StkPtr,StkPtr,#4
        Push    "R0-R2,Link"

        CLRPSR  I_bit,Link,,R1          ; To give queued commands a chance to run
        STR     R1,[StkPtr,#16]

      [ trace
        Push    "R0-R2"
        SWI     OS_WriteS
        =       "R0="
        ADR     R1, MyStringBuff2
        MOV     R2, #16
        SWI     OS_ConvertHex8
        SWI     OS_Write0
        SWI     OS_WriteS
        =       ", R3="
        ADR     R1, MyStringBuff2
        MOV     R2, #16
        MOV     R0, R3
        SWI     OS_ConvertHex8
        SWI     OS_Write0
        SWI     OS_WriteS
        =       ", R4="
        ADR     R1, MyStringBuff2
        MOV     R2, #16
        MOV     R0, R4
        SWI     OS_ConvertHex8
        SWI     OS_Write0
        SWI     OS_NewLine
        Pull    "R0-R2"
      ]

        AND     R1,R0,#maxDeviceID
        BL      AddressDevice           ; In: R1=DeviceID
      [ :LNOT:soft
        TST     R0,#CTL_REJECTPODULEBUSY
        BLNE    TestPoduleBusy

        TST     R0,#CTL_REJECTDEVICEBUSY
        BLNE    TestDeviceBusy

        TST     R0,#CTL_REJECTQUEUEFULL
        BLNE    TestQueueFull
      ]
;  Push "R0-R7,R9-R11"
op_intl_01
        BL      AllocateCMDslot         ; Out: rCMDptr-> block or rCMDptr=0
        TEQ     rCMDptr,#0
      [ soft
        SCSIError SCSI_QueueFull,EQ
        BEQ     op_intl_104             ; Return immediately if busy (the SCSI switcher will queue this for us)
      |
        BEQ     op_intl_01              ; Loop until a command slot can be claimed
      ]
;  Pull "R0-R7,R9-R11"

        ASSERT  (CmdXferPtr + 4 = CmdXferLen)
      [ soft
        ASSERT  (CmdXferLen + 4 = CmdCallbackR5)
        ASSERT  (CmdCallbackR5 + 4 = CmdCallbackAdr)
      |
        ASSERT  (CmdXferLen + 4 = CmdTimeout)
        ASSERT  (CmdTimeout + 4 = CmdCallbackAdr)
      ]
        ASSERT  (CmdCallbackAdr + 4 = CmdCallbackR12)
        ASSERT  (R8 = rCMDptr )

        LDR     R0,StackedR0
        TST     R0,#(CTL_TXREAD :OR: CTL_TXWRITE)
        MOVEQ   R4,#0                   ; Zero CmdXferLen if no data xfer

        TEQ     R4,#0                   ; Kill read/write bits if CmdXferLen=0
        BICEQ   R0,R0,#(CTL_TXREAD :OR: CTL_TXWRITE)

        ADR     R1,CmdCallbackR12

      [ :LNOT:soft
        TEQ     R5,#0                   ; If user requested default timeout
        LDREQ   R5,ControlTimeout       ; load it
      ]

        STMDA   R1,{R3,R4,R5,R6,R7}     ; CmdXferPtr,CmdXferLen,CmdTimeout,CmdCallbackAdr,CmdCallbackR12
        LDR     R1,StackedR1            ; CDBLen
        LDR     R2,StackedR2            ; ->CDB
        ADR     R3,CmdCDB
        STMDB   R3,{R0,R1}              ; CmdDevID,CmdCDBLen

op_intl_03
        LDRB    R4,[R2],#1              ; Copy CDB to CmdCDB
        STRB    R4,[R3],#1
        SUBS    R1,R1,#1
        BGT     op_intl_03

        MOV     R1,#WAITING
        STR     R1,CmdStat              ; Cmd waiting to start execution

        LDR     R2,CmdOpID              ; CmdOpID, needed so escape can abort us

      [ soft
        STR     R2,StackedR0            ; return CmdOpID to user, incase he needs it
      |
        TST     R0,#CTL_BACKGROUND      ; If command will run in the background,
        STRNE   R2,StackedR0            ; return CmdOpID to user, incase he needs it
        BNE     op_intl_105             ; to call AbortOp, then Skip ...

; If the command 'runs-in-the-foreground', set up a CallBackHandler that
; indicates command completion by filling in a block on the stack, we
; poll this block in the foreground, waiting for the command to complete.

        ADR     R1,CallBackHandler
        STR     R1,CmdCallbackAdr
        SUB     StkPtr,StkPtr,#CallBkRecSize
        STR     StkPtr,CmdCallbackR12

        MOV     R1,#RUNNING
        STR     R1,[StkPtr,#CallBkStat]
      ]

op_intl_105
        BL      QueueCMDslot            ; Queue it
        BL      StartCommand            ; Try to start it
;
;Assume R0 intact, don't load from stack, cos we may have pushed a CallBk block
;
    [ :LNOT:soft ; operations will always be background in the soft case
        TST     R0,#CTL_BACKGROUND
        BNE     op_intl_102
;
; If our command is the first one in the queue, it should have been started.
; If not the first in the queue, it may have started, if all earlier commands
; are running but are in a disconnected state.
; If not, it will start under interrupt, when all the commands infront of it
; complete or disconnect.
;
        ;LDR    R0,CmdDevID
        ;LDR    R2,CmdOpID              ; Our OpID, needed so escape can abort us

op_intl_04
      [ doEscapeCheck
;
; R0 holds CmdDevID, if this indicates escape checks are enabled AND not
; already doing abort-due-to-escape, call TestEscapeStatus.
; If escape is clear, this returns quickly (registers preserved)
; If escape is set, this ATTEMPTS to raise ATN to abort the command, it
; returns with all registers preserved, except R0 which has
; CTL_DOINGESCAPEDEVICE set.
; R2 holds CmdOpID, needed to abort the command.
;
; Sometime later, the device MIGHT respond to our ATN and MIGHT stop
;
        TST     R0,#CTL_NOESCAPE
        TSTEQ   R0,#CTL_DOINGESCAPEDEVICE
        BLEQ    TestEscapeStatus        ; R0=CmdDevID,R2=CmdOpID
        ;May    set CTL_DOINGESCAPEDEVICE in R0
      ]
        LDR     R1,[StkPtr,#CallBkStat]
        CMP     R1,#RUNNING             ; So loop until our command completes
        BEQ     op_intl_04

        CMP     R1,#ERROR

        ASSERT  (CallBkR0 = 0)
        ASSERT  (CallBkR1 = CallBkR0 + 4)
        ASSERT  (CallBkR2 = CallBkR1 + 4)
        ASSERT  (CallRtR3 = CallBkR2 + 4)
        ASSERT  (CallRtR4 = CallRtR3 + 4)

        LDMIA   StkPtr,{R0,R1,R2,R3,R4}   ; CallBkR0..R2, CallRtR3..R4

        ADD     StkPtr,StkPtr,#CallBkRecSize        ; Remove block from stack

        STREQ   R0,StackedR0            ; If error occured, pass back ->error
        STREQ   R1,StackedR1            ; its cause
        STREQ   R2,StackedR2            ; and logical block address

        BEQ     op_intl_106
    ] ; :LNOT:soft

op_intl_102
        LDR     R0,[StkPtr,#16]
        BIC     R0,R0,#V_bit
        RestPSR R0,,cf
        Pull    "R0-R2,Link",AL
        ADD     StkPtr,StkPtr,#4
        MOV     PC,Link


op_intl_104
        STR     R0,StackedR0
op_intl_106
        LDR     R0,[StkPtr,#16]
        ORR     R0,R0,#V_bit
        RestPSR R0,,cf
        Pull    "R0-R2,Link",AL
        ADD     StkPtr,StkPtr,#4
        MOV     PC,Link

      [ :LNOT:soft
TestPoduleBusy
        Push    "R2,R3"
        LDR     R2,CmdMap
        LDR     R3,= CMDBITS
        CMP     R2,R3
        Pull    "R2,R3"
        MOVEQ   PC,Link
        XSCSIError SCSI_QueueNotEmpty
        B       op_intl_104

TestDeviceBusy
        Push    R2
        LDR     R2,PendingCnt
        TEQ     R2,#0
        Pull    R2
        MOVEQ   PC,Link
        XSCSIError SCSI_NotIdle
        B       op_intl_104

TestQueueFull
        Push    R2
        LDR     R2,CmdMap
        TEQ     R2,#0
        Pull    R2
        MOVNE   PC,Link
        XSCSIError SCSI_QueueFull
        B       op_intl_104


        MakeSCSIErrorBlock SCSI_QueueNotEmpty
        MakeSCSIErrorBlock SCSI_QueueFull

err_NotIdle
        XSCSIError SCSI_NotIdle
        B       exitSWIdecode

        MakeSCSIErrorBlock SCSI_NotIdle
      ] ; LNOT:soft

;************************************************
;       SCSImessage_internal - issue SCSI message
;************************************************

; On entry
;   R0  = Reason for message CTL_DOINGRESET       (send MESSAGE_BUSDEVICERESET)
;                            CTL_DOINGABORTDEVICE (send MESSAGE_ABORT)
;   R1  = DeviceID (DevID, LUN)
;
;   R8  = AccessKey
;
SCSImessage_internal
        Push    "R0,Link"

        ORR     R0,R0,R1
        ORR     R0,R0,#CTL_MessageOnly
        ADRL    R2,cdb_inquiry_notransfer
        LDR     R1,[R2],#4              ; CDB length, R2 now->CDB
        MOV     R4,#0                   ; Xfer count=0
        MOV     R5,#0                   ; Default timeout
        MOV     R6,#0                   ; CallbackAdr } ie don't call us
        MOV     R7,#0                   ; CallbackR12 }
        BL      SCSIop_internal

        CLRV
        Pull    "R0,PC",AL

;************************************************
;       Callback handler
;************************************************

; On entry (VC)
;   R3  -> end of block+1 (based on actual number of bytes transfered)
;   R4   = Number of bytes NOT transfered
;   R12 -> Callbackworkspace
;
; On entry (VS)
;   R0  -> Static error message
;   R1   = Error number
;   R2   = Logical device address where error occured
;   R3  -> end of block+1 (based on actual number of bytes transfered)
;   R4   = Number of bytes NOT transfered
;   R12 -> Callbackworkspace
;
; On exit
;   R5 corrupt
;
CallBackHandler
        ASSERT  (CallBkR1 = CallBkR0 + 4)
        ASSERT  (CallBkR2 = CallBkR1 + 4)
        ASSERT  (CallRtR3 = CallBkR2 + 4)
        ASSERT  (CallRtR4 = CallRtR3 + 4)
        ASSERT  (CallBkStat = CallRtR4 + 4)

        MOVVC   R5,#IDLE
        MOVVS   R5,#ERROR
        STMIA   R12,{R0,R1,R2,R3,R4,R5}
        MOV     PC,Link

;************************************************
;       StartCommand - Try sending the next queued SCSI command to the Target
;************************************************

; May be called in:
;   IRQ_mode - on completion/disconnection of the current command to start
;              another running.
;   SVC_mode - to try and start the recently queued command.
;
; On entry IRQs are disabled. Care must be taken with R14 as enabling IRQs
; whilst in IRQ_mode will corrupt it.
;
;>>>Must mark the command as INITIALISING, incase a target reconnects whilst
;>>> we are copying (CTL_TXWRITE set), initialising DMAC or SBIC. This prevents
;>>> the disconnection/completion of that target from trying to start
;>>> us again (or starting someone after us in the chain).
;
StartCommand

      [ counts
        Push    "R0-R1"
        ADRL    R0, MyInfoSpace1
        LDR     R1, [R0, #8]
        ADD     R1, R1, #1
        STR     R1, [R0, #8]

        LDR     R1, SBICStat
        ADD     R0, R0, #40             ; Error count !!
        CMP     R1, #IDLE
        SUBEQ   R0, R0, #24
        CMP     R1, #RUNNING
        SUBEQ   R0, R0, #20
        CMP     R1, #STALLED
        SUBEQ   R0, R0, #16
        CMP     R1, #WAITING
        SUBEQ   R0, R0, #12
        CMP     R1, #INITIALISING
        SUBEQ   R0, R0, #8
        CMP     R1, #INITIALISED
        SUBEQ   R0, R0, #4
        LDR     R1, [R0, #0]
        ADD     R1, R1, #1
        STR     R1, [R0, #0]
        Pull    "R0-R1"
      ]

        Push    "R0-R11,Link"           ; >>>Overkill
        LDMIB   WsPtr,{rPODULEptr,rDMACptr}  ; R10,R11

        trstr   "StartCommand POD="
        trhex   rPODULEptr
        trstr   " DMAC="
        trhex   rDMACptr
        trstr   "  "

        SETPSR  I_bit,R0,,Link
        Push    Link

        LDR     R0,Lockout
        TEQ     R0,#0
        BNE     St_Cmd_40

        LDRB    R0,SBICauxstat
        TST     R0,#INT
        BNE     St_Cmd_40

        MOV     R0,#Pod_EnableInts      ; Incase some ASS-HOLE has poked our page
        wrPageReg R0                    ; register and left our ints disabled

        BL      NextCommand
        TEQ     rCMDptr,#0
        BEQ     St_Cmd_40               ; None, so return

        LDR     R0,CmdDevID             ; Composite of DeviceID & Rd/Wr/Bk bits
        AND     R1,R0,#maxDeviceID
        BL      AddressDevice           ; In: R1=DeviceID
        ;Out:   R1=DeviceID, R9->deviceblk
      [ bugfix6
      |
        STR     R9,DEVICEptr            ; Register device with interrupt handler
      ]
        STR     rCMDptr,CMDptr          ; Register the command with this device

        trstr   "Starting "

        LDR     R2,CmdStat
        CMP     R2,#INITIALISED
        BEQ     St_Cmd_10


;
; Mark the command block as INITIALISING, this is incase we are interrupted
; later on (usually whilst writing data to SRAM) by a target reconnecting.
; When this target disconnects again, causing a call to StartCommand this
; will cause a return to allow our INITIALISING command to continue, rather
; than attempting to start it again.
;
        MOV     R2,#INITIALISING
        STR     R2,CmdStat

        ASSERT  ((CmdXferPtr + 4) = CmdXferLen)
      [ soft
        ADR     R2,CmdXferPtr
        LDMIA   R2,{R3,R4}              ; CmdXferPtr,CmdXferLen
      |
; Examine CTL_DOINGREQUESTSENSE bit,
;  if clear, we are issueing the CDB held in CmdCDB,
;  if set, the SCSI command gave CHECK CONDITION and we are
;          doing a REQUEST SENSE to find out why.

        TST     R0,#CTL_DOINGREQUESTSENSE

        ASSERT  ((CmdXferPtr + 4) = CmdXferLen)
        ADREQ   R2,CmdXferPtr
        LDMEQIA R2,{R3,R4}              ; CmdXferPtr,CmdXferLen

        ADRNE   R3,SenseBlk
        MOVNE   R4,#REQUESTSENSE_BLK_SIZE
        BICNE   R0,R0,#(CTL_TXWRITE :OR: CTL_SCATTER)
        ORRNE   R0,R0,#CTL_TXREAD
      ]

        STR     R0,CpyCtl
        STR     R3,CpyAdr
        STR     R4,CpyCnt               ; Trying to Xfer R4 bytes
        STR     R4,CurrTtlCnt           ; 

      [ soft
        STR     R3,CurrScatPtr
      |
        TST     R0,#CTL_SCATTER         ; If scatter list supplied,
        STRNE   R3,CurrScatPtr          ; save pointer to it
        ADREQ   R5,FakeScatterAdr       ; else
        STMEQIA R5,{R3,R4}              ; fake one using supplied addr & len
        STREQ   R5,CurrScatPtr          ; 
      ]

        MOV     R4,#0                   ; Zero CurrEntCnt to force FillSlot to get
        STR     R4,CurrEntCnt           ; first (may be Fake) scatter list entry

      [ :LNOT:soft
        LDR     R4,CmdTimeout           ; Prepare the timeout counter
        STR     R4,Timeout              ; (runs only if select phase succeds)
      ]

        MOV     R5,R0                   ; Leave CpyCtl in R5

      [ {TRUE}
;>>>
;>>>Might be better to initialise the Saved pointers
;>>>and start the dmac running by calling RestoreCurrentPointers
;>>>but this will do for now

        Push    "R1-R4"
        LDR     R1,CurrScatPtr
        LDR     R2,CurrEntAdr
        LDR     R3,CurrEntCnt
        LDR     R4,CurrTtlCnt

        STR     R1,SavdScatPtr
        STR     R2,SavdEntAdr
        STR     R3,SavdEntCnt
        STR     R4,SavdTtlCnt
        Pull    "R1-R4"
      ]
      [ debug
        MOV     R3,#-1
        STR     R3,TargStat
        STR     R3,HostStat
        STR     R3,HostStat1
        STR     R3,HostStat2
        STR     R3,HostStat3
        STR     R3,HostStat4
        STR     R3,HostStat5
        STR     R3,HostStat6
        STR     R3,HostStat7
      |
        MOV     R3,#-1
        STR     R3,TargStat
        STR     R3,HostStat
        STR     R3,HostStat1
      ]

      [ bugfix2
        MOV     R3,#0                   ; For now, all messages (out) are allowed
        STR     R3,Suppress             ; 
      ]
        MOV     R3,#MESSAGE_NOOPERATION
        STR     R3,MessageIn            ; Safe values
        STR     R3,MessageOut           ;

        MOV     R3,#:INDEX:Queue0       ; Queue empty
        STR     R3,QStart
        STR     R3,QEnd



; Initial states
;           NoXfer,  Read,    Write
; DeviStat  RUNNING  RUNNING  RUNNING
; SBICStat  RUNNING  RUNNING  RUNNING
; DMACStat  IDLE     RUNNING  STALLED
; CopyStat  IDLE     STALLED  RUNNING

        MOV     R3,#RUNNING
        STR     R3,DeviStat
        STR     R3,SBICStat

        MOV     R3,#IDLE
        STR     R3,DMACStat
        STR     R3,CopyStat

        TST     R5,#(CTL_TXREAD :OR: CTL_TXWRITE)
        BEQ     St_Cmd_10

;
; If reading or writing, claim a pageslot and initialise it
;
        MOV     R3,#STALLED
        STR     R3,CopyStat
        STR     R3,DMACStat

;
; R1  = DeviceID (TargetID)
; R9 -> DeviceBlk
;
; R3,R4 temp


        TST     R5,#CTL_TXWRITE
        BNE     St_Cmd_05
;
; Reading - claim a page of SRAM for the DMAC to fill
;
        BL      AllocateRAM             ; Out CC & R7 (rPAGESLOTptr) ->RamRec
        ;BCS    help                    ;    CS for failed
        trstr   "Allocated "

        STR     R7,DMACram              ; DMAC will queue this when its full
        BL      FillSlot                ; In/Out: R7->RamRec
        B       St_Cmd_10

;
; Writing - claim a page and fill it
;
St_Cmd_05
    [ {TRUE}
      [ {TRUE}
        Push    "R1-R4"
        LDR     R1,CurrScatPtr
        LDR     R2,CurrEntAdr
        LDR     R3,CurrEntCnt
        LDR     R4,CurrTtlCnt
        STR     R1,FutrScatPtr
        STR     R2,FutrEntAdr
        STR     R3,FutrEntCnt
        STR     R4,FutrTtlCnt
        Pull    "R1-R4"
        ADR     R7,DemandSlot
        BL      FillSlot
      ]

        MOV     R0,#STALLED             ; STALL copier so that PreWriteBlk
        STR     R0,CopyStat             ; will work

        BL      PreWriteBlk
        ;BCS    help                    ;    CS for failed
        BL      UnQueueSlot
        STR     R7,DMACram              ; First block given to DMAC
    |
        BL      AllocateRAM             ; Out CC & R7 (rPAGESLOTptr) ->RamRec
        ;BCS    help                    ;    CS for failed

        STR     R7,DMACram              ; First block given to DMAC
        BL      FillSlot                ; In/Out: R7->RamRec
;
; Writing, copy the first block to SRAM
;
        MOV     R0,#RUNNING
        STR     R0,CopyStat
        BL      WriteBlkToSRAM          ; Write block to SRAM. In R8->Slot
        ;       IRQs enabled whilst copying

        LDR     R0,CurrTtlCnt           ; If no more data to copy,
        TEQ     R0,#0
        MOVEQ   R0,#IDLE                ; IDLE the copier
        MOVNE   R0,#STALLED             ; else STALL it
        STR     R0,CopyStat
        ;>>>    BL QueueSlot            ; In: R7=SlotNum(0..15)
    ]

;
; Command fully initialised, ie RAM pages claimed & copied etc. so mark command
; block as INITIALISED. Try to Load the command into the SBIC & perform a
; Select_And_Tranfer. This may fail, due to reselection of the SBIC by
; target. If it does, give up, leaving the command marked as initialised, so
; that a future call to StartCommand will pick up from this point.
;

St_Cmd_10
        trstr   "Initialised "
        LDR     R5,CpyCtl
        LDR     R7,DMACram

        LDR     rCMDptr,CMDptr
        MOV     R0,#INITIALISED
        STR     R0,CmdStat

        LDRB    R0,SBICauxstat
        TST     R0,#INT
        BNE     St_Cmd_40
;
; SBIC seems to be free, so, ArmDMAC (if data in/out phase required),
; load the SBIC registers and issue a Select-And-Transfer command.
;
; Since IRQs are disabled, if a target re-connection occurs, the SBIC LCI
; (last command ignored) bit will be set and can be tested for, rather than
; allowing an interrupt when the SBIC registers are partially loaded.
;

        AND     R0,R5,#(CTL_TXREAD :OR: CTL_TXWRITE)
        CMP     R0,#CTL_TXREAD

        MOVEQ   R0,#dma_rd_mode         ; &04 demand mode,read
        ORREQ   R1,R1,#DPD              ; &40 Data Phase Direction is read
        MOVGT   R0,#dma_wr_mode         ; &08 demand mode,write

        BLGE    ArmDMAC                 ; In/Out: R7->RamRec

      [ bugfix12
        LDR     R0,CmdDevID
        AND     R0,R0,#LUNIDMask
        MOV     R0,R0,LSR #LUNIDShft
      |
        MOV     R0,#0
      ]
        wrSBIC  R0,SR_TargetLUN

        TST     R5,#CTL_INHIBITDISCONNECTION
        MOVNE   R0,#0
        MOVEQ   R0,#ER                  ; &80
        wrSBIC  R0,SR_SourceID
        wrSBIC  R1,SR_DestID            ; Setup TargetID and DPD

        LDR     rCMDptr,CMDptr
        BL      LoadCDBregisters        ; In R5=CpyCtl, corrupts R0,R2,R3

        LDR     R4,CpyCnt
        wrSBIC24 R4,SR_Count            ; Write Total Transfer count to SBIC

        MOV     R0,#0                   ; Ensure any SAT command starts from the
        wrSBIC  R0,SR_Phase             ; beginning (cos <>0 implies Resume-SAT)

        TST     R5,#CTL_INHIBITIDENTIFY
        MOVNE   R0,#SC_Sel_Tx_woATN
        MOVEQ   R0,#SC_Sel_Tx_withATN

        TST     R5,#(CTL_DOINGRESET :OR: CTL_DOINGABORTDEVICE)
        MOVNE   R0,#SC_Sel_withATN
        wrSBIC  R0,SR_Command

;
; If the Select-And-Transfer command was issued prior to or concurrent with
; a pending interrupt, the command is ignored, and the LCI bit set.
; In this case, leave the command block marked as INITIALISED and exit,
; as soon as interrupts are re-enabled, the SBIC interrupt will occur and be
; processed. A later call to StartCommand will allow this command to resume.
;
; NOTE there is a SBIC bug, sometimes the LCI bit is not set even though
;      the command is ignored. See comments in interrupt (&81) handler.
;
        LDRB    R0,SBICauxstat          ; 
        TST     R0,#LCI
        BNE     St_Cmd_40


        MOV     R0,#1                   ; Any non-zero value
        STR     R0,Connected            ; We are now (probably) connected to Target
        STR     R0,Lockout

        MOV     R0,#RUNNING
        STR     R0,CmdStat


      [ bugfix6
        STR     R9,DEVICEptr            ; Register device with interrupt handler
      ]

      [ {FALSE}
        TST     R5,#CTL_TXWRITE         ; Try copying & queueing the next block
        BLNE    PreWriteBlk             ; before the DMAC demands it
      ]
St_Cmd_40
        trstr   "StartCommand out "
        Pull    Link
        RestPSR Link,,cf
        Pull    "R0-R11,PC",AL

;************************************************
;       Interrupt service routine
;************************************************

; Interrupt sources are:
;   DMAC terminal count
;   SBIC interrupt
;
; On entry - in IRQ_mode with IRQs disabled.
;   R3  -> IOC
;   R12 -> WorkSpace
;
; May corrupt R0..R3,R12
;
; May reenable IRQs whilst copying to/from SRAM.
;
int_service
        Push    "R0-R11,Link"
        LDMIA   WsPtr,{rDEVICEptr, rPODULEptr,rDMACptr}  ; R9,R10,R11
        LDRB    R0,PR_IntStat
        TST     R0,#SB_IRQ
        BNE     int_service_SBIC        ; Interrupt from SBIC

        TST     R0,#TC_IRQ
        BEQ     int_ser_200             ; Not interrupting
;
; Terminal count interrupt from DMAC
;
        LDR     rCMDptr,CMDptr

        MOV     R0,#0
        STRB    R0,PR_ClrInt            ; Clear the DMAC Terminal count interrupt
        MOV     R0,#set_mask
        wrDMAC  R0,DR_Mask
      [ readback
        LDRB    R0,PR_IntStat
      ]

        LDR     R0,CpyCtl
        TST     R0,#CTL_TXWRITE
        BNE     int_DMAC_TC_Writing
        TST     R0,#CTL_TXREAD
        BEQ     int_ser_100

;************************************************
;       Terminal Count interrupt from DMAC (Reading)
;************************************************

int_DMAC_TC_Reading
        LDR     R7,DMACram              ; Advance current pointers by amount
        BL      AdvanceCurrentPointers  ; just transfered.       In R7->RamRec
        BL      QueueSlot               ; Queue block for copier  In R7->RamRec
      [ efficient
      |
        MOV     R7,#-1
        STR     R7,DMACram
      ]
        MOV     R0,#STALLED             ; DMAC completed a page, stall for now, maybe
        STR     R0,DMACStat             ; able to restart it

int_TC_rd_10
        ;Either stalled by above, or under interrupt
        ;       whilst in copier, below

        LDR     R0,SBICStat             ; If SBIC has stopped
        CMP     R0,#IDLE                ; (if not, & CurrTtlCnt=0, leave stalled
        ;       incase of data overrun)
        MOVEQ   R0,#IDLE
        STREQ   R0,DMACStat             ; stop the DMAC, the data in SRAM needs
        BEQ     int_TC_rd_20            ; to be copied to MainRAM

; Allocate another SRAM page
;   If MainRam to SRAM copier is faster than SCSI via DMAC copying then
;     there should be a free page
;   else
;     there may not be a free page, so freeze the DMAC until the copier
;     frees one
;
        BL      AllocateRAM             ; Out CC & R7 (rPAGESLOTptr) ->RamRec
        BCS     int_TC_rd_20            ;    CS for failed

        STR     R7,DMACram              ; DMAC will queue this when its full

        BL      FillSlot                ; In/Out: R7->RamRec

        MOV     R0,#dma_rd_mode
        BL      ArmDMAC                 ; In/Out: R7->RamRec

int_TC_rd_20
        LDR     R0,CopyStat             ; If already running, return to it
        CMP     R0,#RUNNING             ; else copy next queued block
        BEQ     int_TC_rd_40            ; 

int_TC_rd_30
        BL      ReadBlkFromSRAM         ; IRQs enabled whilst copying, disabled on exit

        LDR     R0,DMACStat             ; If DMAC interrupted whilst in ReadBlkFromSRAM
        CMP     R0,#STALLED             ; it may have been stalled, if so loop back
        BEQ     int_TC_rd_10            ; to try to restart it

        LDR     R0,QStart
        LDR     R1,QEnd
        CMP     R0,R1                   ; If queue not empty, loop back to copy another
        BNE     int_TC_rd_30            ; page

        LDR     R0,DMACStat             ; Queue empty & DMAC finished means no more data
        CMP     R0,#IDLE
        STREQ   R0,CopyStat             ; so stop copier

int_TC_rd_40
        B       int_ser_100


;************************************************
;       DMAC terminal count whilst writing data to SBIC
;************************************************

int_DMAC_TC_Writing
        Push    "R0-R11,Link"           ; >>>Overkill

        MOV     R0,#STALLED             ; Stall DMAC, may be able to restart it if
        STR     R0,DMACStat             ; enough slots in queue

        LDR     R7,DMACram              ; Advance current pointers by amount
        BL      AdvanceCurrentPointers  ; just transfered. In R7->RamRec
        BL      DeAllocateRAM           ; and dispose of the completed block
      [ efficient
      |
        MOV     R7,#-1
        STR     R7,DMACram
      ]
        BL      Restart_DMAC_Writing
        Pull    "R0-R11,Link"           ; >>>Overkill
        B       int_ser_100


      [ bugfix13
;
; Called from int_DMAC_TC_Writing with:
;  DMACStat = STALLED
;
;
; Called from RestoreCurrentPointers with:
;  DMACStat = STALLED
;  CopyStat = RUNNING or STALLED
;
Restart_DMAC_Writing
        Push    "R0-R11,Link"           ; >>>Overkill    ;>>>>> DMACStat WILL BE STALLED
;        LDR R0,DMACStat                         ;>>>>>
;        CMP R0,#STALLED                         ;>>>>>
;        BNE int_TC_wr_25                        ;>>>>> so branch never executes - should be BNE int_TC_wr_30???

int_TC_wr_10
        LDR     R0,QStart               ; If data has been queued (ie already
        LDR     R1,QEnd                 ; copied to SRAM)
        CMP     R0,R1                   ;
        BNE     int_TC_wr_20            ; try giving it to the DMAC

;
; Queue empty
;
        LDR     R0,CopyStat             ; If CopyStat=IDLE Stop the DMAC
        CMP     R0,#IDLE
        STREQ   R0,DMACStat

        ;LDR    R0,CopyStat
        CMP     R0,#STALLED             ; Interrupted the copier, so return, when copier
        BNE     int_TC_wr_30            ; finishs, it will see the stalled DMAC and
        ;       restart it. >>>>combine with above 3 lines


; Queue empty, copier stalled.
; Copy CurrentPointers into FuturePointers to ensure PreWriteBlk
; gives us the required data.
;
        ASSERT  PtrRecSize=16

        ADR     R0,CurrentPointers
        LDMIA   R0,{R1,R2,R3,R4}
        ADR     R0,FuturePointers
        STMIA   R0,{R1,R2,R3,R4}

        BL      PreWriteBlk

        LDR     R0,DMACStat
        CMP     R0,#STALLED
        BEQ     int_TC_wr_10            ; Loop back to check if PreWriteBlk queued anything
        BNE     int_TC_wr_30            ; Give up and go home

;
; Queue not empty - Restart DMAC
;
int_TC_wr_20
        ADR     R7,DemandSlot           ; RamTxAdr & RamBlkSz that the DMAC wants
        BL      FillSlot                ; so lets see what's been copied to SRAM

        BL      UnQueueSlot             ; Out: R7->RamRec
        STR     R7,DMACram              ; DMAC will DeAllocate this when its empty

; If unqueued data is from wrong address, deallocate the block and loop back
;  to call PreWriteBlk or UnQueue until something suitable arrives.
;
; The normal cause of a mismatch between data wanted and data available is the
; receipt of a MESSAGE_RESTOREDATAPOINTER or the implied restore-data-pointers
; that occurs upon target re-selection.
;
;>>>Current acceptance test is harsh ie
;>>> fail := (RamTxAdr<>CurrEntAdr) OR (RamBlkSz>CurrEntCnt)
;>>>
;>>> we could adjust RamTxAdr & RamBlkSz if CurrEntAdr falls between
;>>> RamTxAdr..(RamTxAdr+RamBlkSz)
;>>>
        LDMIA   rPAGESLOTptr,{R0,R1}      ; RamTxAdr,RamBlkSz

        LDR     R4,DemandSlot+:INDEX:RamTxAdr
        LDR     R5,DemandSlot+:INDEX:RamBlkSz

        CMP     R0,R4                   ; If RamTxAdr<>CurrEntAdr
        BLNE    DeAllocateRAM           ; 
        BNE     int_TC_wr_10            ; 
        CMP     R1,R5                   ; or RamBlkSz>CurrEntCnt
        BLGT    DeAllocateRAM           ; ditch the block
        BGT     int_TC_wr_10            ; loop back to look for a better one

;
; UnQueued block OK, so Restart the DMAC
;
        MOV     R0,#dma_wr_mode         ; Restart the DMAC in write mode
        BL      ArmDMAC                 ; In/Out: R7->RamRec

int_TC_wr_25
        BL      PreWriteBlk

        LDR     R0,DMACStat             ; If DMAC stalled whilst copying the above block
        CMP     R0,#STALLED
        BEQ     int_TC_wr_10            ; restart it, (with above block)

int_TC_wr_30
        LDR     R0,SBICStat
        CMP     R0,#IDLE
        BLEQ    FlushQueue              ; >>>should this be elsewhere????

        Pull    "R0-R11,PC"             ; >>>Overkill
;

      |

;
Restart_DMAC_Writing
        Push    "R0-R11,Link"           ; >>>Overkill
        LDR     R0,DMACStat
        CMP     R0,#STALLED
        BNE     int_TC_wr_25

int_TC_wr_10
        LDR     R0,QStart
        LDR     R1,QEnd
        CMP     R0,R1
        BNE     int_TC_wr_20


;
; Queue empty
;
        LDR     R0,CopyStat             ; If CopyStat=IDLE Stop the DMAC
        CMP     R0,#IDLE
        STREQ   R0,DMACStat

        LDR     R0,CopyStat
        CMP     R0,#STALLED             ; Interrupted the copier, so return, when copier
        BNE     int_TC_wr_30            ; finishs, it will see the stalled DMAC and
        ;       restart it. >>>>combine with above 3 lines


; Queue empty, copier stalled.
; Copy CurrentPointers into FuturePointers to ensure PreWriteBlk
; gives us the required data.
;
        ASSERT  PtrRecSize=16

        ADR     R0,CurrentPointers
        LDMIA   R0,{R1,R2,R3,R4}
        ADR     R0,FuturePointers
        STMIA   R0,{R1,R2,R3,R4}

        BL      PreWriteBlk

        LDR     R0,DMACStat
        CMP     R0,#STALLED
        BNE     int_TC_wr_30
;
; Queue not empty - Restart DMAC
;
int_TC_wr_20
        ADR     R7,DemandSlot           ; RamTxAdr & RamBlkSz that the DMAC wants
        BL      FillSlot                ; so lets see what's been copied to SRAM

        BL      UnQueueSlot             ; Out: R7->RamRec
        STR     R7,DMACram              ; DMAC will DeAllocate this when its empty

; If unqueued data is from wrong address, deallocate the block and loop back
;  to call PreWriteBlk or UnQueue until something suitable arrives.
;
; The normal cause of a mismatch between data wanted and data avaiable is the
; receipt of a MESSAGE_RESTOREDATAPOINTER or the implied restore-data-pointers
; that occurs upon target re-selection.
;
;>>>Current acceptance test is harsh ie
;>>> fail := (RamTxAdr<>CurrEntAdr) OR (RamBlkSz>CurrEntCnt)
;>>>
;>>> we could adjust RamTxAdr & RamBlkSz if CurrEntAdr falls between
;>>> RamTxAdr..(RamTxAdr+RamBlkSz)
;>>>
        LDMIA   rPAGESLOTptr,{R0,R1}      ; RamTxAdr,RamBlkSz

        LDR     R4,DemandSlot+:INDEX:RamTxAdr
        LDR     R5,DemandSlot+:INDEX:RamBlkSz

        CMP     R0,R4                   ; If RamTxAdr<>CurrEntAdr
        BLNE    DeAllocateRAM           ; 
        BNE     int_TC_wr_10            ; 
        CMP     R1,R5                   ; or RamBlkSz>CurrEntCnt
        BLGT    DeAllocateRAM           ; ditch the block
        BGT     int_TC_wr_10            ; loop back to look for a better one

;
; UnQueued block OK, so Restart the DMAC
;
        MOV     R0,#dma_wr_mode         ; Restart the DMAC in write mode
        BL      ArmDMAC                 ; In/Out: R7->RamRec

int_TC_wr_25
        BL      PreWriteBlk
        BCS     int_TC_wr_30

        LDR     R0,DMACStat             ; If DMAC stalled whilst copying the above block
        CMP     R0,#STALLED
        BEQ     int_TC_wr_20            ; restart it, (with above block)

int_TC_wr_30
        LDR     R0,SBICStat
        CMP     R0,#IDLE
        BLEQ    FlushQueue              ; >>>should this be elsewhere????

        Pull    "R0-R11,Link"           ; >>>Overkill
        MOV     PC,Link
      ]

;************************************************
;       Interrupt from SBIC
;************************************************

int_service_SBIC
        LDR     rCMDptr,CMDptr

        LDRB    R1,SBICauxstat
        TST     R1,#INT
        BEQ     int_ser_99              ; Not interrupting, so return
        rdSBIC  R0,SR_SCSIstat


int_service_01
        CMP     R0,#&81                 ; Reselected (advanced mode)
        BEQ     int_ser_73



      [ debug
        STR     R1,HostAuxStat
        Push    "R1-R8"
        ADRL    R8,HostStat
        LDMIA   R8,{R1-R7}
        STMIA   R8,{R0-R7}
        Pull    "R1-R8"
      |
        LDR     R2,HostStat
        STR     R2,HostStat1
        STR     R0,HostStat             ; Everything else is useful
      ]

        CMP     R0,#&11
        BEQ     int_ser_code_11         ; Select command completed OK

        CMP     R0,#&16
        BEQ     int_ser_10              ; Select-And-Transfer completed OK

        CMP     R0,#&20
        BEQ     int_ser_40              ; MessageIn paused

        CMP     R0,#&21                 ; Paused after receipt of a 'save data pointers'
        BEQ     int_ser_code_21         ; message

        CMP     R0,#&85                 ; Disconnect has occured
        BEQ     int_ser_50

        CMP     R0,#&41                 ; Unexpected disconnection
      [ SQ555kludge
        BEQ     int_ser_SQ555
      |
        BEQ     int_ser_49              ; do unexpected disconnection code
      ]
;
;
; MCI=2_000 - DataOut phase requested
;
        CMP     R0,#&48                 ; Unexpected DataOut
        BEQ     int_ser_13
        CMP     R0,#&18
        BEQ     int_ser_14
        CMP     R0,#&88
        BEQ     int_ser_65
;
;
; MCI=2_001 - DataIn phase requested
;
        CMP     R0,#&49                 ; Unexpected DataIn phase
        BEQ     int_ser_15
        CMP     R0,#&19
        BEQ     int_ser_16
        CMP     R0,#&89
        BEQ     int_ser_66
;
;
; MCI=2_010 - Command phase
;
        CMP     R0,#&4A
        BEQ     int_ser_code_4A
        CMP     R0,#&1A
        BEQ     int_ser_code_1A
        CMP     R0,#&8A
        BEQ     int_ser_code_8A
;
;
; MCI=2_011 - Status phase requested
;
        CMP     R0,#&1B
        BEQ     int_ser_27
        CMP     R0,#&4B
        BEQ     int_ser_20              ; Unexpected Status phase
        CMP     R0,#&8B
        BEQ     int_ser_22              ; REQ signal asserted, Status phase requested
;
;
; MCI=2_110 - MessageOut phase requested
;
        CMP     R0,#&4E
        BEQ     int_ser_59
        CMP     R0,#&8E
        BEQ     int_ser_60
        CMP     R0,#&1E
        BEQ     int_ser_61
;
;
; MCI=2_111 - MessageIn phase requested
;
        CMP     R0,#&1F
        BEQ     int_ser_30              ; A transfer command completed, MessageIn phase
        CMP     R0,#&4F
        BEQ     int_ser_24              ; Unexpected MessageIn phase
        CMP     R0,#&8F
        BEQ     int_ser_23              ; REQ signal asserted, MessageIn phase requested





        CMP     R0,#HOST_TIMEOUT
        BEQ     int_ser_70

        B       int_ser_99


;
; &11 - Select command completed OK
;
;       ie we did SC_Sel_withATN to allow a message to be sent
;          we hope to receive an &8E to allow the message to be sent
;       Set up sensible values in HoldCmd,HoldPhase,HoldCount, so that if
;       the target demands a command instead or fails to stop for some other
;       reason, we can do a resume-SAT
;
int_ser_code_11
        ASSERT  (HoldPhase = HoldCmd + 4)
        ASSERT  (HoldCount = HoldPhase + 4)

        MOV     R0,#SC_Sel_Tx_woATN     ; 
        MOV     R1,#&20                 ; 
        MOV     R2,#0                   ; 
        ADR     R3,HoldCmd
        STMIA   R3,{R0,R1,R2}           ; HoldCmd,HoldPhase,HoldCount

        B       int_ser_99


;
; &16 - Select-And-Transfer completed OK
;       ie Target received/sent expected number of data bytes,
;          then sent a status byte, then a MESSAGE_COMMANDCOMPLETE
;
; Read the Target Status byte, update DeviStat/CopyStat/DMACStat/SBICStat
;
; Successful completion, so DMAC should have IDLEd, Copier should be
;  IDLE (Host->Target) or running (Target->Host)
;
int_ser_10
        rdSBIC  R0,SR_TargetLUN          ; Get returned Target Status byte
        STR     R0,TargStat

        MOV     R0,#MESSAGE_COMMANDCOMPLETE ; Target sent this, but the SBIC didn't
        STR     R0,MessageIn                ; pass it on, so pretend it did
      [ bugfix2
;
; Since command has completed, theres no point allowing
; 'Escape','AbortOp' or 'Timeout2' to send an abort message
;
        MOV     R0,#CTL_Suppress
        STR     R0,Suppress
      ]
        BL      StopDataTX              ; SBIC transfer count register WILL BE 0

        MOV     R0,#IDLE                ; SBIC now completed
        STR     R0,SBICStat
        B       int_ser_99


;
; &18 - A Transfer (non-MessageIn phase) command completed successfully.
;
; &48 - Unexpected information phase requested
;       (eg the target is demanding more data than we've got)
;
; &88 - The REQ signal has been asserted following connection
;       or when the SBIC is in the initiator state and no command is executing.
;
; DataOut phase requested
;
int_ser_13                              ;&48
        BL      StopDataTX              ; Marks state as cannot do ResumeSAT
int_ser_14                              ;&18
int_ser_65                              ;&88
;
; May need to nudge phase to &41, because if the target sent a SAVEDATAPOINTER
; message immediatly after the command phase we get a &4F interrupt (not &21)
; and have to process it by steam, this leaves the phase set to &3x.
;
        BL      NudgePhase_41           ; If phase<41, set to 41
        BL      TryResumeSAT            ; Returns only if impossible

      [ bugfix9
        MOV     R0,#0
        wrSBIC24 R0,SR_Count
      ]

      [ counts
        Push    "R0-R1"
        ADRL    R0, MyInfoSpace1
        LDR     R1, [R0, #4]
        ADD     R1, R1, #1
        STR     R1, [R0, #4]
        Pull    "R0-R1"
      ]

        MOV     R0,#SC_Transfer_Info_SBT    ; Single byte transfer over SCSI bus
        wrSBIC  R0,SR_Command
        BL      DBR_wait                ; Wait for data buffer empty
        MOV     R0,#&42
        wrSBIC  R0,SR_Data              ; Write data byte to SBIC

        B       int_ser_99


;
; &19 - A Transfer (non-MessageIn phase) command completed successfully.
;
; &49 - Unexpected information phase requested
;       (eg the target is sending more data than we asked for)
;
; &89 - The REQ signal has been asserted following connection
;       or when the SBIC is in the initiator state and no command is executing.
;
; DataIn phase requested
;
int_ser_15                              ;&49
        BL      StopDataTX              ; Marks state as cannot do ResumeSAT
int_ser_16                              ;&19
int_ser_66                              ;&89
;
; May need to nudge phase to &41, because if the target sent a SAVEDATAPOINTER
; message immediatly after the command phase we get a &4F interrupt (not &21)
; and have to process it by steam, this leaves the phase set to &3x.
;
        BL      NudgePhase_41           ; If phase<41, set to 41
        BL      TryResumeSAT            ; Returns only if impossible

        BL      FillJunkSlot
        STR     R7,DMACram

        MOV     R0,#dma_rd_mode
        BL      ArmDMAC                 ; In/Out: R7->RamRec

        LDR     rCMDptr,CMDptr          ; cos register shared with rPAGESLOTptr

        MOV     R0,#PAGESIZE
        wrSBIC24 R0,SR_Count
        MOV     R0,#SC_Transfer_Info
        wrSBIC  R0,SR_Command

        B       int_ser_99


;
; &1A - A Transfer (non-MessageIn phase) command completed successfully.
;       (eg we sent a MESSAGE_REJECT in response to a MessageIn phase
;        requesting a synchronous data transfer).
;
; &4A - Unexpected information phase requested
;       (eg we did a SATwithATN and the target does not support messages)
;
; &8A - The REQ signal has been asserted following connection
;       or when the SBIC is in the initiator state and no command is executing.
;       (eg the target just sent MESSAGE_REJECT in response to our IDENTIFY
;        message, we now wish to continue the SATwithATN)
;
;
;
; Command phase requested
;
int_ser_code_4A                         ;&4A
;>>>this means the target CANNOT accept messages, we could set a control bit
;>>>to prevent our trying to, or we could alter the control disconnection
;>>>setting to 2.
        BL      HoldSBICstate
        MOV     R1,#&20
        STR     R1,HoldPhase
int_ser_code_1A                         ;&1A
int_ser_code_8A                         ;&8A
        MOV     R0,#SC_Sel_Tx_withATN   ; Resume SATwithATN
        MOV     R1,#&20                 ; &30              ; after the identify MessageOut
        ADR     R3,HoldCmd              ; phase
        STMIA   R3,{R0,R1}              ; HoldCmd,HoldPhase
        BL      TryResumeSAT            ; Won't return

        B       int_ser_99


;
; &1B - A Transfer (non-MessageIn phase) command completed successfully.
;
; &4B - Unexpected information phase requested
;       (eg the target has sent less data than we asked for)
;
; &8B - The REQ signal has been asserted following connection
;       or when the SBIC is in the initiator state and no command is executing.
;
; Status phase requested
;
int_ser_20                              ;&4B - Unexpected status phase, so halt
        BL      StopDataTX              ; Marks state as cannot do ResumeSAT
int_ser_22                              ;&8B
int_ser_27                              ;&1B
        BL      TryResumeSAT            ; Returns only if impossible

        MOV     R0,#SC_Transfer_Info_SBT    ; Single byte transfer
        wrSBIC  R0,SR_Command
        BL      DBR_wait                ; Wait for data ready
        rdSBIC  R0,SR_Data              ; Fetch the status byte
        STR     R0,TargStat

        B       int_ser_99


;
; &1E - A Transfer (non-MessageIn phase) command completed successfully.
;       (eg following the status phase in int_ser_20)
;
; &4E - Unexpected information phase requested
;
; &8E - The REQ signal has been asserted following connection
;       or when the SBIC is in the initiator state and no command is executing.
;
; MessageOut phase requested
;
int_ser_59                              ;&4E
        BL      HoldSBICstate
int_ser_60                              ;&8E
int_ser_61                              ;&1E
        LDR     rCMDptr,CMDptr

        MOV     R0,#SC_Transfer_Info_SBT    ; Single byte transfer over SCSI bus
        wrSBIC  R0,SR_Command

        BL      DBR_wait                ; Wait for data buffer empty

        LDR     R1,CmdDevID             ; Test CmdDevID for reasons
      [ bugfix2
        LDR     R0,Suppress             ; Some reasons maybe suppressed, after
        BIC     R1,R1,R0                ; MESSAGE_COMMANDCOMPLETE received
      ]
      [ rejectnaffmessages
        MOV     R0,#MESSAGE_REJECT      ; that require a 'Reject'

        MOV     R2,#CTL_DOINGMESSAGEREJECT
        TST     R1,R2
        BNE     message_go
      ]
        MOV     R0,#MESSAGE_BUSDEVICERESET  ; or 'BusDeviceReset'

        MOV     R2,#CTL_DOINGRESET
        TST     R1,R2
        BNE     message_go

        MOV     R0,#MESSAGE_ABORT       ; or 'DeviceAbort'

        MOV     R2,#CTL_DOINGABORTDEVICE
        TST     R1,R2
        BNE     message_go

        MOV     R2,#CTL_DOINGABORTOP
        TST     R1,R2
        BNE     message_go

        MOV     R2,#CTL_DOINGESCAPEDEVICE
        TST     R1,R2
        BNE     message_go

        MOV     R2,#CTL_DOINGTIMEOUT2
        TST     R1,R2
        BNE     message_go

        MOV     R0,#MESSAGE_NOOPERATION ; Un-solicited MessageOut, send NOP
        MOV     R2,#0
message_go
        ORR     R0,R0,R2                ; Mark the message with the reason for sending
        BIC     R1,R1,R2                ; Clear reason from CmdDevID
        STR     R1,CmdDevID

        STR     R0,MessageOut
        wrSBIC  R0,SR_Data              ; Write message byte to SBIC
        B       int_ser_200

;
; &1F - A Transfer (non-MessageIn phase) command completed successfully.
;       (eg following the status phase in int_ser_20)
;
; &4F - Unexpected information phase requested
;       (eg the target is trying to send a restore data pointers message)
;
; &8F - The REQ signal has been asserted following connection
;       or when the SBIC is in the initiator state and no command is executing.
;
; MessageIn phase requested
;
int_ser_24                              ;&4F
        BL      HoldSBICstate
int_ser_30                              ;&1F
int_ser_23                              ;&8F
        MOV     R0,#SC_Transfer_Info_SBT    ; Use single byte transfer mode
        wrSBIC  R0,SR_Command               ;
        BL      DBR_wait                    ; (wait for data ready)
        rdSBIC  R0,SR_Data                  ; to fetch the message byte
        STR     R0,MessageIn

        B       int_ser_99


;
; &20 - A Transfer Info (MessageIn phase) command has paused with ACK
;       asserted.
;
; This allows the host to examine the message before accepting it.
;
int_ser_40           ;&20
        LDR     R0,MessageIn

        CMP     R0,#MESSAGE_SAVEDATAPOINTER         ; Carefull, as we've read bytes
        ADREQ   Link,int_ser_43                   ; to get the message, SR_Count
        BEQ     SaveCurrentPointers_UseHold         ; is invalid

        CMP     R0,#MESSAGE_RESTOREDATAPOINTER
        BNE     int_ser_41

        BL      RestoreCurrentPointers

        MOV     R0,#&45                 ; 'Resume Select-And-Transfer' ready
        wrSBIC  R0,SR_Phase             ; for data transfer phase. May get

        MOV     R0,#SC_Sel_Tx_withATN   ; Status or MessageIn. An implied
        wrSBIC  R0,SR_Command           ; Negate ACK occurs
        B       int_ser_99

int_ser_41
        CMP     R0,#MESSAGE_COMMANDCOMPLETE ; If MessageIn is command complete
        MOVEQ   R0,#IDLE
        STREQ   R0,SBICStat             ; SBIC now completed
      [ bugfix2
;
; Since command has completed, theres no point allowing
; 'Escape','AbortOp' or 'Timeout2' to send an abort message
;
        MOVEQ   R0,#CTL_Suppress
        STREQ   R0,Suppress
      ]
        BEQ     int_ser_43

        CMP     R0,#MESSAGE_REJECT      ; Target rejected our message so pretend
        MOVEQ   R1,#MESSAGE_NOOPERATION ; we never sent it (prevents the next
        STREQ   R1,MessageOut           ; disconnection being mis-interpreted
        BEQ     int_ser_43              ; as a successful abort/reset).

        CMP     R0,#MESSAGE_DISCONNECT  ; Controller normally hides this, but
        BEQ     int_ser_43              ; may appear outside a SAT command


      [ rejectnaffmessages
        CMP     R0,#MESSAGE_EXTENDEDMESSAGE
        BNE     RejectIt
;
; Extended message processing
;
        MOV     R0,#SC_NegateACK        ; Negate ACK (on the MESSAGE_EXTENDEDMESSAGE)
        wrSBIC  R0,SR_Command
        ;Now    wait for the Extended message length byte
        BL      INT_wait
        rdSBIC  R0,SR_SCSIstat
        CMP     R0,#&8F
        BNE     int_service_01

        MOV     R0,#SC_Transfer_Info_SBT; Use single byte transfer mode
        wrSBIC  R0,SR_Command           ;
        BL      DBR_wait                ; (wait for data ready)
        rdSBIC  R1,SR_Data              ; to fetch the message length byte

        BL      INT_wait
        rdSBIC  R0,SR_SCSIstat
        CMP     R0,#&20
        BNE     int_service_01

        CMP     R1,#0                   ; Zero means 256 bytes follow
        MOVEQ   R1,#256                 ; 
int_ser_42
        MOV     R0,#SC_NegateACK        ; Negate ACK (length/code/argument byte)
        wrSBIC  R0,SR_Command
        ;Now    wait for the message code/argument bytes
        BL      INT_wait
        rdSBIC  R0,SR_SCSIstat
        CMP     R0,#&8F
        BNE     int_service_01

        MOV     R0,#SC_Transfer_Info_SBT; Use single byte transfer mode
        wrSBIC  R0,SR_Command           ;
        BL      DBR_wait                ; (wait for data ready)
        rdSBIC  R0,SR_Data              ; to fetch the code/argument byte

        BL      INT_wait
        rdSBIC  R0,SR_SCSIstat
        CMP     R0,#&20
        BNE     int_service_01

        SUBS    R1,R1,#1                ; If more bytes to come, loop back to Negate ACK
        BNE     int_ser_42              ; for this one, then expect another byte
        ;Else   since we support NONE of the extended
        ;       messages, drop into...
;
; Reject an unwanted (not supported) message by asserting ATN.
; This will cause us to send a MESSAGE_REJECT later on.
;
RejectIt
        LDR     R0,CmdDevID
        ORR     R0,R0,#CTL_DOINGMESSAGEREJECT
        STR     R0,CmdDevID

        BL      nCIP_wait
        MOV     R0,#SC_AssertATN
        wrSBIC  R0,SR_Command
      ]

int_ser_43
        BL      nCIP_wait
        MOV     R0,#SC_NegateACK        ; Negate ACK
        wrSBIC  R0,SR_Command
        B       int_ser_99


;
; &21 - A Save Data Pointers message has been received whilst executing
;       a Select-And-Transfer command.
;
; N.B. MUST have been SATwithATN, as that is the only way to send an identity
;      message telling the target we support messages.
;
int_ser_code_21
        BL      SaveCurrentPointers
        MOV     R0,#&41                 ; >>>Do we need this, command phase register
        wrSBIC  R0,SR_Phase             ; >>> should be &41 already

        MOV     R0,#SC_Sel_Tx_withATN   ; 'Resume Select-And-Transfer' after
        wrSBIC  R0,SR_Command           ; receipt of 'Save data pointers'
        B       int_ser_99


;
; &41 - Unexpected disconnection
;
int_ser_49                              ;&41
    [ debug
      [ {FALSE}
        rdSBIC  R0,SR_Command
        rdSBIC  R1,SR_Phase
        MOV     R14,#-1
        LDR     R14,[R14]
      ]
    ]
        MOV     R0,#TARGET_UNEXPECTEDDISCONNECT
common_disconnect
        STR     R0,TargStat             ; Pseudo status
      [ {FALSE}
        BL      ResetDMAC               ; Stop DMAC

        LDR     R0,DMACStat
        CMP     R0,#RUNNING
        LDREQ   R7,DMACram
        BLEQ    DeAllocateRAM

        MOV     R0,#IDLE                ; SBIC now IDLE
        STR     R0,SBICStat
        STR     R0,DMACStat             ; as is the DMAC

        MOV     R0,#0
        STR     R0,Connected            ; and no longer connected
        STR     R0,Lockout
      |
        BL      StopDataTX

        MOV     R0,#IDLE                ; SBIC IDLEd
        STR     R0,SBICStat

        MOV     R0,#0
        STR     R0,Connected            ; and no longer connected
        STR     R0,Lockout
      ]
      [ bugfix5
        MOV     R0,#ER                  ; &80 allow other targets to reselect
        wrSBIC  R0,SR_SourceID
      ]
        B       int_ser_99

;
; &85 - Expected disconnection occured
;       ie Target sent MESSAGE_DISCONNECT then disconnected OR
;          Target sent MESSAGE_COMMANDCOMPLETE
;
int_ser_50                              ;&85
;
; Violate the SCSI spec...
;
; Some SCSI devices may disconnect after transfering all the data, but before
; sending status & command complete messages. They ought to send a SAVE DATA
; POINTER message before disconnection but some don't. On reconnection the
; current pointers are restored from the saved pointer values. A NAFF target
; expects the pointers to point to the end of the data whereas they will in
; fact pointer earlier in the transfer. Chaos then strikes.
;
; So, to fix these devices, check the transfer count register, if zero
; fake a SAVE DATA POINTER operation.
;
; Of course, if we find a device that doesn't break the spec. and expects
; the saved pointers not to have been written to, we're f***ed!!.
;
        rdSBIC24 R0,SR_Count            ; Violates the SCSI spec,
        CMP     R0,#0                   ; but see if it fixes the Connor
        BLEQ    SaveCurrentPointers     ;

        BL      StopDataTX              ; >>>non-optimal. OK for read case
        ;>>>but flushs copied data when writing.
        MOV     R0,#0
        STR     R0,Connected            ; and no longer connected
        STR     R0,Lockout
      [ bugfix5
        MOV     R0,#ER                  ; &80 allow other targets to reselect
        wrSBIC  R0,SR_SourceID
      ]

;If the disconnection occured as the result of a message_out, that we
; sent, to abort or reset the target, load up a pseudo target status
; and ASSUME the target has aborted this command
;
;Uses code common to unexpected disconnection

        LDR     R0,HostStat1
        AND     R0,R0,#&0F
        CMP     R0,#&0E
        BNE     int_ser_99

        LDR     R0,MessageOut

        TST     R0,#CTL_DOINGRESET
        MOVNE   R0,#TARGET_RESET
        BNE     common_disconnect

        TST     R0,#CTL_DOINGABORTDEVICE
        MOVNE   R0,#TARGET_ABORTDEVICE
        BNE     common_disconnect

        TST     R0,#CTL_DOINGABORTOP
        MOVNE   R0,#TARGET_ABORTOP
        BNE     common_disconnect

        TST     R0,#CTL_DOINGESCAPEDEVICE
        MOVNE   R0,#TARGET_ESCAPED
        BNE     common_disconnect

        TST     R0,#CTL_DOINGTIMEOUT2
        MOVNE   R0,#TARGET_TIMEOUT2
        BNE     common_disconnect

        B       int_ser_99              ; >>>Else assume it was harmless????


;
; &42 - Timeout occured whilst trying to select the target
;
int_ser_70                              ;&42
        BL      StopDataTX              ; IDLEs the DMAC, tells the copier to IDLE ASAP

        MOV     R0,#TARGET_TIMEOUT      ; Easier to pretend its a target status problem
        STR     R0,TargStat

        MOV     R0,#IDLE                ; SBIC IDLEd
        STR     R0,SBICStat

        MOV     R0,#0
        STR     R0,Connected            ; and no longer connected
        STR     R0,Lockout
      [ bugfix5
        MOV     R0,#ER                  ; &80 allow other targets to reselect
        wrSBIC  R0,SR_SourceID
      ]
        B       int_ser_99

;
; &81 - SBIC reselected (whilst in advanced mode)
;
; The ID of the reselecting target is in the SR_SourceID register
; The identify message from the target (indicating the reconnecting LUN)
; is in the SR_Data register.
;
; ACK is still asserted, so the identify message may be rejected.
;
int_ser_73
        rdSBIC  R1,SR_SourceID          ; Reselecting TargetID (known iff SIV set)
        rdSBIC  R2,SR_Data              ; its LUN
        ;>>>do  we need to wait for DBR???

    [ bugfix6
;
; If we try to select another device at about the same time as this one
; reselects, the select (and transfer) command is ignored. The SBIC is
; supposed to indicate this by setting the LCI bit in SBICauxstat, this
; bit is checked in StartCommand. However due to a SBIC bug, this doesn't
; always get set, so the device, (registered with DEVICEptr) thinks it is
; connected to its target and is running.
;
; So, if DEVICEptr points to a device with its connected bit set put it
; back to not connected and mark the command as INITIALISED.
; This is the state StartCommand would have left it in if the LCI bit
; had worked.
;
        LDR     R9,DEVICEptr
        TEQ     R9,#0
        LDRNE   R3,Connected            ; >>>>The proper code could go above the two
        TEQNE   R3,#0                   ;    rdSBIC commands
      [ {TRUE}
        ;MOVNE  R3,#IDLE                ; Put device back to IDLE & NOT connected
        ;STRNE  R3,DeviStat             ; 
        MOVNE   R3,#0                   ; 
        STRNE   R3,Connected            ; 

        LDRNE   rCMDptr,CMDptr
        MOVNE   R3,#INITIALISED         ; Command is already initialised.
        STRNE   R3,CmdStat              ; 
      |
        BNE     gobang                  ; LCI bit failed
      ]
    ]
        AND     R1,R1,#maxDeviceID
        BL      AddressDevice           ; In: R1=DeviceID; Out: R1=DeviceID,
        ;       R9->deviceblk

        STR     R9,DEVICEptr            ; Register reselecting target with interrupt
        ;       handler
      [ debug
        Push    "R1-R8"
        ADRL    R8,HostStat
        LDMIA   R8,{R1-R7}
        STMIA   R8,{R0-R7}
        Pull    "R1-R8"
      |
        LDR     R3,HostStat
        STR     R3,HostStat1
        STR     R0,HostStat
      ]

        LDR     rCMDptr,CMDptr
        LDR     R5,CpyCtl
;>>>Must also restore data direction info (do in RestoreCurrentPointers??)
;>>>and CDB[0..11]
;>>>
      [ bugfix4
;
; Restore data direction info, held in SR_DestID
;
        TST     R5,#CTL_TXREAD
        ORRNE   R1,R1,#DPD
        wrSBIC  R1,SR_DestID            ; Set DPD, with kosha TargetID
      ]
      [ {TRUE}
        AND     R2,R2,#7
        wrSBIC  R2,SR_TargetLUN         ; Probably not needed, but doesn't hurt

        BL      LoadCDBregisters        ; In R5=CpyCtl, corrupts R0,R2,R3
      ]


        BL      RestoreCurrentPointers
        MOV     R0,#&45                 ; 'Resume Select-And-Transfer' ready for
        wrSBIC  R0,SR_Phase             ; for data transfer phase. May get

        MOV     R0,#SC_Sel_Tx_withATN   ; Status or MessageIn. An implied
        wrSBIC  R0,SR_Command           ; Negate ACK occurs

        MOV     R0,#1
        STR     R0,Connected
        STR     R0,Lockout
        B       int_ser_99


int_ser_99
;>>> if command complete/aborted return quietly (background bit clear)
;>>> or do callback (background bit set)
;>>> else return

        LDR     R0,CpyCtl
        TST     R0,#CTL_TXREAD
        BEQ     int_ser_100
        ;In     READ mode,
        LDR     R1,CopyStat
        CMP     R1,#STALLED
        BNE     int_ser_100
        ;       with Copier STALLED
        LDR     R0,QStart
        LDR     R1,QEnd
        CMP     R0,R1
        BNE     int_TC_rd_30            ; and slots in the queue, so start copier

;************************************************
;       Interrupt processed - Check command completion state
;************************************************

int_ser_100
        LDR     R0,CopyStat             ; If copier not running
        CMP     R0,#RUNNING
        BEQ     int_ser_200

        LDR     R0,SBICStat             ; and SBIC & DMAC are IDLE
        CMP     R0,#IDLE
        LDREQ   R0,DMACStat
        CMPEQ   R0,#IDLE

        STREQ   R0,DeviStat             ; mark whole operation as complete

int_ser_200
        LDR     R0,DeviStat
        CMP     R0,#IDLE
        LDREQ   R0,Connected
        CMPEQ   R0,#0
        BNE     int_ser_202

        LDR     rCMDptr,CMDptr          ; cos register shared with rPAGESLOTptr
        MOV     R5,#IDLE
        STR     R5,CmdStat

        LDR     R0,CmdDevID
      [ :LNOT:soft
        TST     R0,#CTL_DOINGREQUESTSENSE
        BNE     int_ser_300
      ]

;
; Completed execution of the users CDB
;

; LDR R3,CpyAdr
; LDR R4,CmdXferPtr
; CMP R3,R4
; MOVNE PC,#0

; LDR R3,CpyCnt
; LDR R4,CmdXferLen
; CMP R3,R4
; MOVNE PC,#0

        LDR     R4,CpyFail              ; Count of bytes NOT transfered
        STR     R4,CmdRtR4              ; (will change if we re-issue command)

;
; Check for our pseudo status values first (eg timeout), then
; mask out the vendor unique bits and look for GOOD/CHECK CONDITION/BUSY

        LDR     R1,TargStat
        CMP     R1,#TARGET_TIMEOUT
        BNE     %FT10
      [ :LNOT:soft
        BL      CheckForRetry           ; Returns if CTL_RETRYONTIMEOUT is clear
      ]
        SCSIError SCSI_Timeout
        B       do_callback_clrR1R2     ; so report error
10
        CMP     R1,#TARGET_TIMEOUT2
        BNE     %FT10
      [ :LNOT:soft
        BL      CheckForRetry           ; Returns if CTL_RETRYONTIMEOUT is clear
      ]
        SCSIError SCSI_Timeout2
        B       do_callback_clrR1R2     ; Report error

10      CMP     R1,#TARGET_ESCAPED
        ADREQ   R0,ErrorBlock_Escape
        BEQ     do_callback_clrR1R2

        CMP     R1,#TARGET_ABORTOP
        SCSIError SCSI_AbortOp
        BEQ     do_callback_clrR1R2

        CMP     R1,#TARGET_ABORTDEVICE
        CMPNE   R1,#TARGET_RESET
        BEQ     completed_nocallback

        CMP     R1,#TARGET_UNEXPECTEDDISCONNECT
        SCSIError SCSI_Died
      [ bugfix7b
        BEQ     do_callback_NoTx_clrR1R2
      |
        BEQ     do_callback_clrR1R2
      ]
    [ soft
        AND     R0,R1,#TARGET_Mask      ; Ignore vendor unique bits
        B       do_callback
    |
        AND     R0,R1,#TARGET_Mask      ; Ignore vendor unique bits
        CMP     R0,#TARGET_GOOD
        MOVEQ   R0,#0                   ; Indicate no error
        BEQ     do_callback             ; Command complete, status GOOD

        CMP     R0,#TARGET_CHECK_CONDITION
        BNE     %FT10
        BL      CheckAutoRequest        ; Returns if CTL_INHIBITREQUESTSENSE is set
        ;       doesn't if clear (issues REQUEST SENSE)
        SCSIError SCSI_CheckCondition
        B       do_callback             ; Report error

10      CMP     R0,#TARGET_BUSY
        SCSIError SCSI_Busy,EQ
        SCSIError SCSI_StatusUnkn,NE
        B       do_callback             ; Report error
    ]


    [ :LNOT:soft
;
; Completed an automatic request sense command
;
; IF TargStat=GOOD THEN
;   IF 8 bytes of extended sense recovered THEN
;     IF sensekey=unit attention AND hideunitattention THEN
;       reissue original command
;     ELSE
;       error(message[sensekey]) etc
;     ENDIF
;
;   else error("error (vendor unique)")
; else error("error (unable to determine cause)")
;
;
int_ser_300
        LDR     R1,SenseBlk             ; Bytes 0..3 of sense data
        LDR     R2,SenseBlk+4           ; Bytes 4..7 of sense data
        AND     R0,R1,#&7F              ; Extract error class & error code bits

        MOV     R2,R2,LSL #8            ; Assume extended sense, put information bytes
        ORR     R2,R2,R1,LSR #24        ; (bytes 3..6) in R2.
        ;       N.B. wrong byte sex!!
        RevBytes R1, R3,R4
        RevBytes R2, R3,R4, s           ; Deal with R2's sexual hangups
;
; RevBytes R1 leaves us with valid,class & code in b31,b30..b28,b27..b24
;   if non-extended sense, b23..b21 are vendor unique,
;                          b20..b0  are logical block address (now correct
;                                   byte sex)
;   if extended sense, b23..b16 are segment number
;                      b15      filemark bit
;                      b14      EOM
;                      b13      ILI
;                      b12      reserved
;                      b11..b8  Sense key
;                      b7..b0   information byte (MSB)
;
;   if non-extended sense, we separate the block address & error bits into
;                          R2 & R1
;   if extended sense, we mask out the information byte in R1 and load
;                      bytes 3..6 into R2 (byte sex reversed to suit ARM)

        CMP     R0,#&70                 ; 00..60 are non-extended (by defn. vendor unique)
        ;70     is extended sense (look at sense key)
        ;71..7E are extended sense - vendor unique
        ;7F     extended sense reserved


        BLO     nonextendedvendorunique
        BHI     extendedvendorunique


        MOV     R1,R1,LSR #8
        AND     R0,R1,#&0F              ; Extract the Sense Key
        CMP     R0,#&06
        BLEQ    CheckReportUnitAttention   ; Returns if CTL_REPORTUNITATTENTION set
        ;       doesn't if clear (reissues command)
;>>>interpret sensekey
        ADR     R3,SenseKeyDecodeTab
        LDR     R0,[R3,R0,LSL #2]
        ADD     R0,R0,R3



        B       do_callback



extendedvendorunique
        MOV     R1,R1,LSR #8
      [ debug ; debug makes this out of range
        SCSIError SCSI_CC_UnKn,,L
      |
        SCSIError SCSI_CC_UnKn
      ]
        B       do_callback

nonextendedvendorunique
        LDR     R0,=&001FFFFF
        AND     R2,R1,R0                ; R1 = Logical address (corrected byte sex)
        BIC     R1,R1,R0
        MOV     R1,R1,LSR #8
      [ debug                           ; debug makes this out of range
        SCSIError SCSI_CC_UnKn,,L
      |
        SCSIError SCSI_CC_UnKn
      ]
        B       do_callback
    ] ; :LNOT:soft

        LTORG                           ; Assemblers constants may go here

;
      [ soft
; R0 = status (VC)
;      error number or -> error block (VS)
      |
; R0  = 0
;    -> error block
      ]
; R1  = error number qualifier
; R2  = logical block address
;

      [ bugfix7b
;
; Indicate that none of the data was transfered,
; eg because of an unexpected disconnection.
;
do_callback_NoTx_clrR1R2
        LDR     R4,CmdXferLen           ; Save Expected size of transfer
        STR     R4,CmdRtR4              ; as Number of bytes NOT transfered
      ]
do_callback_clrR1R2
      [ soft
        SETV
      ]
        MOV     R1,#0
        MOV     R2,#0
do_callback

        LDR     rCMDptr,CMDptr          ; cos register shared with rPAGESLOTptr

        LDR     R5,CmdCallbackAdr
        TEQ     R5,#0                   ; callback NULL
        BEQ     completed_nocallback

      [ :LNOT:soft
        TEQ     R0,#0
        LDRNEB  R3,[R0]                 ; If error, LSB of error number, returned as
        ORRNE   R1,R1,R3,LSL #24        ; MSB of R1
      ]

        Push    "R0,R1,R2, R5, rCMDptr,rDEVICEptr,R12"

        LDR     R3,CmdXferPtr           ; Start of transfer
        LDR     R4,CmdRtR4              ; Number of bytes NOT transfered
        LDR     R5,CmdXferLen           ; Expected size of transfer
      [ bugfix7a
        MOVNE   R4,R5                   ; If error, pretend NO data was transfered
      ]
      [ :LNOT:soft
        SUB     R5,R5,R4                ; Number of bytes actually transfered

        LDR     R0,CmdDevID

        TST     R0,#CTL_SCATTER

        ADDEQ   R3,R3,R5                ; Last byte transfered +1
        STREQ   R3,CmdRtR3
        BEQ     do_callbk_20
do_callbk_10
        LDMIA   R3,{R0,R1}              ; Address,length entry
        CMP     R5,R1
        MOVGE   R2,R1
        MOVLT   R2,R5                   ; R2=min(bytes transfered,bytes this entry)

        ADD     R0,R0,R2                ; Inc Entry address  } by amount from this entry
        SUB     R5,R5,R2                ; Dec Entry length   } ie min(bytes transferedt,
        SUB     R1,R1,R2                ; Dec Transfer count }        bytes this entry)

        STMGEIA R3 !,{R0,R1}
        BGT     do_callbk_10            ; More entries to update
        STMLTIA R3,{R0,R1}
      ]
do_callbk_20
        Pull    "R0,R1,R2, R6"
      [ soft
        LDR     R5,CmdCallbackR5
      ]
        LDR     R12,CmdCallbackR12
      [ soft
        ;       V flag is preserved from entry to do_callback
      |
        CMP     R0,#0
        SETV    NE
      ]
        MOV     Link,PC
        MOV     PC,R6
        Pull    "rCMDptr,rDEVICEptr,R12"

completed_nocallback
        BL      UnQueueCMDslot          ; Remove from queue (may not be first item)
        BL      DeAllocateCMDslot       ; 
int_ser_202

        MOV     R0,#Pod_EnableInts      ; Reselect Page0 to keep bootrom peekers happy
        wrPageReg R0

        Pull    "R0-R11,Link"

      [ counts
        Push    "R0-R1"
        ADRL    R0, MyInfoSpace1
        LDR     R1, [R0, #12]
        ADD     R1, R1, #1
        STR     R1, [R0, #12]
        Pull    "R0-R1"
      ]

        ;>>>MOVS PC,Link
        B       StartCommand


      [ :LNOT:soft
SenseKeyDecodeTab
        DCD     ErrorBlock_SCSI_CC_NoSense        - SenseKeyDecodeTab
        DCD     ErrorBlock_SCSI_RecoveredError    - SenseKeyDecodeTab
        DCD     ErrorBlock_SCSI_CC_NotReady       - SenseKeyDecodeTab
        DCD     ErrorBlock_SCSI_CC_MediumError    - SenseKeyDecodeTab
        DCD     ErrorBlock_SCSI_CC_HardwareError  - SenseKeyDecodeTab
        DCD     ErrorBlock_SCSI_CC_IllegalRequest - SenseKeyDecodeTab
        DCD     ErrorBlock_SCSI_CC_UnitAttention  - SenseKeyDecodeTab
        DCD     ErrorBlock_SCSI_CC_DataProtect    - SenseKeyDecodeTab
        DCD     ErrorBlock_SCSI_CC_BlankCheck     - SenseKeyDecodeTab
        DCD     ErrorBlock_SCSI_CC_VendorUnique   - SenseKeyDecodeTab
        DCD     ErrorBlock_SCSI_CC_CopyAborted    - SenseKeyDecodeTab
        DCD     ErrorBlock_SCSI_CC_AbortedCommand - SenseKeyDecodeTab
        DCD     ErrorBlock_SCSI_CC_Equal          - SenseKeyDecodeTab
        DCD     ErrorBlock_SCSI_CC_VolumeOverflow - SenseKeyDecodeTab
        DCD     ErrorBlock_SCSI_CC_Miscompare     - SenseKeyDecodeTab
        DCD     ErrorBlock_SCSI_CC_Reserved       - SenseKeyDecodeTab
      ]




        MakeSCSIErrorBlock SCSI_Timeout
        MakeSCSIErrorBlock SCSI_Timeout2
      [ {FALSE}
        MakeErrorBlock Escape           ; Declared in &.Hdr.newErrors
      |
ErrorBlock_Escape
        DCD     ErrorNumber_Escape
        DCB     "Escape", 0
        ALIGN
      ]
        MakeSCSIErrorBlock SCSI_AbortOp
        MakeSCSIErrorBlock SCSI_Died

        MakeSCSIErrorBlock SCSI_CheckCondition
        MakeSCSIErrorBlock SCSI_Busy
        MakeSCSIErrorBlock SCSI_StatusUnkn

        MakeSCSIErrorBlock SCSI_CC_NoSense
        MakeSCSIErrorBlock SCSI_RecoveredError
        MakeSCSIErrorBlock SCSI_CC_NotReady
        MakeSCSIErrorBlock SCSI_CC_MediumError
        MakeSCSIErrorBlock SCSI_CC_HardwareError
        MakeSCSIErrorBlock SCSI_CC_IllegalRequest
        MakeSCSIErrorBlock SCSI_CC_UnitAttention
        MakeSCSIErrorBlock SCSI_CC_DataProtect
        MakeSCSIErrorBlock SCSI_CC_BlankCheck
        MakeSCSIErrorBlock SCSI_CC_VendorUnique
        MakeSCSIErrorBlock SCSI_CC_CopyAborted
        MakeSCSIErrorBlock SCSI_CC_AbortedCommand
        MakeSCSIErrorBlock SCSI_CC_Equal
        MakeSCSIErrorBlock SCSI_CC_VolumeOverflow
        MakeSCSIErrorBlock SCSI_CC_Miscompare
        MakeSCSIErrorBlock SCSI_CC_Reserved

        MakeSCSIErrorBlock SCSI_CC_UnKn





CheckForRetry
        Push    "R0,Link"
        LDR     R0,CmdDevID
        TST     R0,#CTL_RETRYONTIMEOUT
        Pull    "R0,PC",EQ

        MOV     R0,#WAITING
        STR     R0,CmdStat

        Pull    "R0,Link"
      [ {FALSE}
        mess    ,"re-try command on Timeout",NL
      ]
        B       int_ser_202

    [ :LNOT:soft
CheckAutoRequest
        Push    "R0,Link"
        LDR     R0,CmdDevID
        TST     R0,#CTL_INHIBITREQUESTSENSE
        Pull    "R0,PC",NE
        ORR     R0,R0,#CTL_DOINGREQUESTSENSE
        STR     R0,CmdDevID

        MOV     R0,#WAITING
        STR     R0,CmdStat

        Pull    "R0,Link"
      [ {FALSE}
        mess    ,"doing Automatic-Request-Sense",NL
      ]
        B       int_ser_202

;************************************************
;       CheckReportUnitAttention
;************************************************

; Called when an auto request sense detects unit attention.
; If CTL_REPORTUNITATTENTION is set, return to the caller which will cause
; 'Unit attention' to be reported as an error.
; If CTL_REPORTUNITATTENTION is clear, the original user command is re-issued
; but with CTL_REPORTUNITATTENTION set, this is to ensure that if the re-issued
; command produces  check-condition/unit attention, this is reported rather
; than looping.
;
CheckReportUnitAttention
        Push    "R0,Link"
        LDR     R0,CmdDevID
        TST     R0,#CTL_REPORTUNITATTENTION
        Pull    "R0,PC",NE

        BIC     R0,R0,#CTL_DOINGREQUESTSENSE        ; Re_issue user command
        ORR     R0,R0,#CTL_REPORTUNITATTENTION      ; 
        STR     R0,CmdDevID

        MOV     R0,#WAITING
        STR     R0,CmdStat

        Pull    "R0,Link"
      [ {FALSE}
        mess    ,"re-issue command cos of Unit-Attention",NL
      ]
        B       int_ser_202
    ]

;************************************************
;       LoadCDBregisters
;************************************************

; Examine CTL_DOINGREQUESTSENSE bit in CpyCtl,
;  if clear, issue the CDB held in CmdCDB,
;  if set,   the SCSI command gave CHECK CONDITION and we are doing a
;            REQUEST SENSE to find out why.
;
; On entry
;   R5            = CpyCtl
;   R8 (rCMDptr) -> CmdRec
; Corrupts R0,R2,R3
;
      [ bugfix12
; The LUN given in CmdDevID (the DeviceID) replaces the LUN field
; in byte 1 of the CDB.
      ]
;
LoadCDBregisters
      [ soft
        ADR     R2,CmdCDB               ; ->CDB
        LDR     R3,CmdCDBLen            ; CDB size
      |
        TST     R5,#CTL_DOINGREQUESTSENSE
        ADREQ   R2,CmdCDB               ; ->CDB
        LDREQ   R3,CmdCDBLen            ; CDB size

        ADRNEL  R2,cdb_requestsense
        LDRNE   R3,[R2],#4
      ]

      [ bugfix10
        Push    Link
        wrSBIC  R3,SR_OwnID             ; Write CDB size to OwnID/CDBsize register,
        Pull    Link                    ; incase command is not group 0,1 or 5
      ]
        MOV     R0,#SR_CDB
        STRB    R0,SBICaddress          ; Select CDB register 1
      [ bugfix12
        LDRB    R0,[R2],#1              ; CDB byte 0
        STRB    R0,SBICindirect         ; 

        ASSERT  (LUNIDMask=&E0)
        LDRB    R0,[R2],#1              ; Replace LUN field in CDB byte 1
        BIC     R0,R0,#&E0              ; 
        LDR     R1,CmdDevID             ; 
        AND     R1,R1,#LUNIDMask        ; with LUN from DeviceID
        ORR     R0,R0,R1                ; 
        STRB    R0,SBICindirect         ; 

        SUBS    R3,R3,#2
        ;Now    do bytes 3 onwards
      ]
LdCDBreg_10
        LDRB    R0,[R2],#1              ; Copy 6,10,12 bytes of CDB into
        STRB    R0,SBICindirect         ; SBIC CDB registers
        SUBS    R3,R3,#1
        BGT     LdCDBreg_10

        MOV     PC,Link



PreWriteBlk
        Push    "R0,R1,Link"
        LDR     R0,CopyStat

        CMP     R0,#RUNNING
        BEQ     PreWrBlk_10

        LDR     R0,QStart
        LDR     R1,QEnd
        CMP     R0,R1
        BNE     PreWrBlk_10

        LDR     R0,FutrTtlCnt           ; If no data to copy
        CMP     R0,#0
        MOVEQ   R0,#IDLE                ; IDLE the copier
        STREQ   R0,CopyStat
        BEQ     PreWrBlk_10

        BL      AllocateRAM             ; Out CC & R7 (rPAGESLOTptr) ->RamRec
        BCS     PreWrBlk_10             ;    CS for failed

        BL      FillFutureSlot          ; In/Out: R7->RamRec
        MOV     R0,#RUNNING
        STR     R0,CopyStat
        BL      WriteBlkToSRAM          ; Write block to SRAM. In R8->Slot
        ;       IRQs enabled whilst copying
        BL      AdvanceFuturePointers
        LDR     R0,FutrTtlCnt           ; If no more data to copy,
        CMP     R0,#0
        MOVEQ   R0,#IDLE                ; IDLE the copier
        MOVNE   R0,#STALLED             ; else STALL it
        STR     R0,CopyStat
        BL      QueueSlot               ; In: R7 ->RamRec

PreWrBlk_10
        CLC
        Pull    "R0,R1,PC"


;************************************************
;       HoldSBICstate
;************************************************

; On exit
;   All registers preserved
;   Current SBIC state written into HoldCmd,HoldPhase,HoldCount
;
HoldSBICstate
        Push    "R0,R1,R2,R3,Link"
        rdSBIC24 R2,SR_Count
        rdSBIC  R1,SR_Phase
        rdSBIC  R0,SR_Command
        CMP     R0,#SC_AssertATN        ; Only ever raised whilst doing
        MOVEQ   R0,#SC_Sel_Tx_withATN   ; SC_Sel_Tx_withATN or SC_Sel_Tx_woATN
        CMP     R0,#SC_Sel_Tx_withATN
        CMPNE   R0,#SC_Sel_Tx_woATN
        MOVNE   R1,#0
        MOVNE   R2,#0
      [ bugfix1
        STREQ   R2,CpyFail              ; If HoldSBICstate called due to unexpected
        ;       message out and we send an abort message
        ;       CpyFail must be set here because StopDataTX
        ;       won't (it will find SR_Command set to
        ;       SC_Transfer_Info_SBT.
      ]
        ADR     R3,HoldCmd
        STMIA   R3,{R0,R1,R2}
        Pull    "R0,R1,R2,R3,PC"


        ASSERT  (HoldCmd   +4) = HoldPhase
        ASSERT  (HoldPhase +4) = HoldCount



;
; NudgePhase_30
; NudgePhase_41
; NudgePhase
;
; If HoldPhase <> 0 then
;   HoldPhase := max(HoldPhase,Supplied value)
;
;
NudgePhase_30
        Push    "R0,R1,Link"
        MOV     R0,#&30
        BL      NudgePhase
        Pull    "R0,R1,PC"


NudgePhase_41
        Push    "R0,R1,Link"
        MOV     R0,#&41
        BL      NudgePhase
        Pull    "R0,R1,PC"


NudgePhase
        LDR     R1,HoldPhase
        CMP     R1,#0
        MOVEQ   PC,Link

        CMP     R1,R0
        STRLT   R0,HoldPhase
        MOV     PC,Link


TryResumeSAT
        Push    "R0,R1,R2,R3, Link"
        ADR     R3,HoldCmd
        LDMIA   R3,{R0,R1,R2}           ; HoldCmd,HoldPhase,HoldCount
        TEQ     R1,#0
        Pull    "R0,R1,R2,R3, PC",EQ    ; Command Phase non-zero,
        wrSBIC24 R2,SR_Count            ; so reload SBIC
        wrSBIC  R1,SR_Phase             ; 
        wrSBIC  R0,SR_Command           ; and resume the command
        Pull    "R0,R1,R2,R3, Link"
        B       int_ser_99


;************************************************
;       StopDataTX
;************************************************

; Stop data transfer (ie copier & DMAC) as soon as possible
;
; If DMACStat=RUNNING & CpyCtl=READ
;   adjust DMACram->RamBlkSz; QueueSlot(DMACram); DMACStat=IDLE
;
StopDataTX
        Push    "R0,R1,R7,Link"
;
; If SR_Command (SBIC command register) is SC_Sel_Tx_withATN or SC_Sel_Tx_woATN
; or SC_AssertATN we are executing a Select-And-Transfer command. SR_Count
; indicates the number of bytes that have not been transfered (will be written
; to Cpy_Fail).
;
; If SR_Command holds any other value, the SBIC is executing part of the
; 'recover from terminated SAT command' sequence. SR_Count is discarded
; (if it holds anything it will be the sink/source junk count for transfer
; command to deal with an unexpected DataIn/DataOut phase).
;


        rdSBIC  R0,SR_Command
        CMP     R0,#SC_AssertATN        ; Only ever raised whilst doing
        ;MOVEQ  R0,#SC_Sel_Tx_withATN   ; SC_Sel_Tx_withATN or SC_Sel_Tx_woATN
        CMPNE   R0,#SC_Sel_Tx_withATN
        CMPNE   R0,#SC_Sel_Tx_woATN
        BNE     StpDat_10               ; skip the reading of SR_Count

;>>>
;>>> Look at SBIC transfer count and indicate amount successfully transfered
;>>> stop copier (Host->Target) or allow it to finish with adjusted limits
;>>> (Target->Host)
;>>>
        MOV     R0,#0                   ; Indicate that we cannot do a
        STR     R0,HoldCmd              ; Resume-Select-And-Transfer
        STR     R0,HoldPhase            ; in reponse to subsequent interrupts
        STR     R0,HoldCount

        rdSBIC24 R0,SR_Count
        STR     R0,CpyFail              ; 24bit count of bytes NOT transfered
StpDat_10
        LDR     R0,DMACStat
        CMP     R0,#RUNNING
        BNE     StpDat_20

;
;DMAC is running, ie filling a slot,
;  if writing, stop DMAC and dispose of partially emptied slot
;              the copier has to be allowed to complete its block and
;              dispose of it on seeing the DMAC IDLEd.
;
;  if reading, stop DMAC and add the partially filled slot to queue
;
        LDR     R7,DMACram
        LDR     R1,CpyCtl

        TST     R1,#CTL_TXWRITE         ; If writing,
        BEQ     %FT10
        BL      AdjustSlot              ; In/Out R7->RamRec
        BL      AdvanceCurrentPointers  ; In/Out R7->RamRec
        BL      DeAllocateRAM           ; In     R7->RamRec
        BL      FlushQueue
10
        TST     R1,#CTL_TXREAD          ; If reading,
        BEQ     %FT10
        BL      AdjustSlot              ; In/Out R7->RamRec
        BL      AdvanceCurrentPointers  ; In/Out R7->RamRec
        BL      QueueSlot               ; In     R7->RamRec
10
      [ {TRUE}
        MOV     R7,#-1
        STR     R7,DMACram
      ]
        MOV     R1,#0
        STR     R1,CurrTtlCnt

StpDat_20
        LDR     R0,DMACStat
        CMP     R0,#IDLE                ; If DMACStat=RUNNING or STALLED kill it
        BLNE    ResetDMAC               ; (sets DMACStat=IDLE)

        MOV     R0,#IDLE
        STR     R0,DMACStat             ; >>>>>Should be done by ResetDMAC???

; CASE CpyCtl OF
;   WHEN write : CASE CopyStat OF
;                  WHEN RUNNING: { Interupted whilst in copier. Do nothing, }
;                                {  when block completes, copier will idle  }
;                  WHEN STALLED: { Mark as IDLE                             }
;                  WHEN IDLE     { Mark as IDLE                             }
;                ENDCASE
;   WHEN read   :
;   WHEN no xfer:


        LDR     R1,CpyCtl
        TST     R1,#CTL_TXWRITE
        LDRNE   R1,CopyStat
        CMPNE   R1,#RUNNING             ; Copier STALLED (or IDLE) whilst in write mode
        STRNE   R0,CopyStat             ; force to IDLE state.

        Pull    "R0,R1,R7,PC"


;************************************************
;       ReadBlkFromSRAM
;************************************************

; UnQueue a RamRec (queue known to be non-empty), and copy the indicated data
; from SRAM into main memory.
;
; Entered with interrupts off, set CopyStat to running, initialise copier,
; enable interrupts and copy current block.
;
; We may be interrupted by the SBIC, or by DMAC terminal counts which
; give us extra pages to deal with.
;
        ASSERT  ( RamTxAdr  < RamBlkSz )
        ASSERT  ( RamBlkSz  < RamOffset)
        ASSERT  ( RamOffset < RamPage  )
;
ReadBlkFromSRAM
        Push    "R0,Link"
        Push    "R1-R11"

        MOV     R0,#RUNNING
        STR     R0,CopyStat

        BL      UnQueueSlot             ; Out: R7->RamRec
        Push    "R7,R12"                ; Preserve for later DeAllocate call

        LDMIA   rPAGESLOTptr,{R0,R1,R3,R4}  ; RamTxAdr,RamBlkSz,RamOffset,RamPage
        TEQ     R1,#0
        BEQ     RdBlkSRAM_80            ; No data in block, so finish
      [ debug
        CMP     R1,#4096
        MOVHI   PC,#0
      ]
;
; R0=RamTxAdr, R1=RamBlkSz, R2=???, R3=RamOffset, R4=RamPage
;
    [ IRQswhenreading
        ;BIC    R4,R4,#Pod_EnableInts
        wrPageReg R4                    ; Page the SRAM
      [ readback
        LDRB    R5,PR_IntStat
      ]

        EnableIRQs2 R5
    |
        ORR     R4,R4,#Pod_EnableInts
        wrPageReg R4                    ; Page the SRAM
    ]
        LDR     R2,SRAMptr              ; Base address of SRAM

        TEQ     R3,#0
        BEQ     RdBlkSRAM_20            ; Destination already QuadWord aligned

;
; Destination not QuadWord aligned, so read 8 halfwords from SRAM, compress
; them into 4 words that are written into QuadDump, copy bytes from the
; appropriate position in QuadDump to the destination until either the counter
; zeros (1..15 bytes xfered) or the destination becomes QuadWord aligned.
;
        LDMIA   R2!,{R4,R5,R6,R7,R8,R9,R10,R11}
        JoinHWords R4,R4,R5             ; R4:=(R4 AND &FFFF) OR (R5<<16)
        JoinHWords R6,R6,R7
        JoinHWords R8,R8,R9
        JoinHWords R10,R10,R11
        ADR     R5,QuadDump             ; Dump four words into QuadDump
        STMIA   R5,{R4,R6,R8,R10}
        ADD     R5,R5,R3                ; Adjust start address to suit dest alignment
RdBlkSRAM_10
        LDRB    R4,[R5],#1              ; Copy bytes from QuadDump to main RAM
        STRB    R4,[R0],#1              ; 
        SUBS    R1,R1,#1                ; 
        BLE     RdBlkSRAM_80            ; until count hits zero (finished)
        TST     R0,#&0F                 ; 
        BNE     RdBlkSRAM_10            ; or destination becomes quad word aligned

;
; Destination is (now) quad word aligned, so read 8 halfwords at a time from
; SRAM, compress into words and write 4 words at a time into mainRAM
;
RdBlkSRAM_20
        InitJoinMask R12
        SUBS    R1,R1,#16
        BLT     RdBlkSRAM_40
RdBlkSRAM_30
        LDMIA   R2!,{R4,R5,R6,R7,R8,R9,R10,R11}
        JoinHWords R4,R4,R5,R12         ; R4:=(R4 AND &FFFF) OR (R5<<16)
        JoinHWords R6,R6,R7,R12
        JoinHWords R8,R8,R9,R12
        JoinHWords R10,R10,R11,R12
        STMIA   R0!,{R4,R6,R8,R10}
        SUBS    R1,R1,#16
        BGE     RdBlkSRAM_30
RdBlkSRAM_40
        ADDS    R1,R1,#12
        BLT     RdBlkSRAM_60
RdBlkSRAM_50
        LDMIA   R2!,{R4,R5}
        JoinHWords R4,R4,R5,R12
        STR     R4,[R0],#4
        SUBS    R1,R1,#4
        BGE     RdBlkSRAM_50
RdBlkSRAM_60
        ADDS    R1,R1,#3
        BLT     RdBlkSRAM_80
        LDMIA   R2!,{R4,R5}
        JoinHWords R4,R4,R5,R12
RdBlkSRAM_70
        STRB    R4,[R0],#1
        MOV     R4,R4,LSR #8
        SUBS    R1,R1,#1
        BGE     RdBlkSRAM_70

RdBlkSRAM_80
      [ IRQswhenreading
        DisableIRQs2 R0                 ; Disable ARM IRQs
      ]
        Pull    "R7,R12"                ; Recover ->RamRec, WsPtr
        BL      DeAllocateRAM           ; In: R7 ->RamRec

        Pull    "R1-R11"                ; MUST DO THIS HERE, to recover rDEVICEptr

        MOV     R0,#STALLED             ; so that copier may be stalled
        STR     R0,CopyStat             ; 
      [ IRQswhenreading
        MOV     R0,#Pod_EnableInts
        wrPageReg R0                    ; Allow Podule IRQs
      ]
        Pull    "R0,PC"

;************************************************
;       WriteBlkToSRAM
;************************************************

; Transfers from MainRAM to SRAM are done in quad word (8 half word) chunks
; from quad word aligned addresses using LDM/STM.
; Since the block start address and block size may not be quad word aligned,
; the source start & source limits used by the copier are widened to quad word
; boundaries and the address and count values written to the DMAC adjusted to
; ensure only the required data are DMAed to the SBIC.
;
; Called by:
;   SCSIop_internal     - in SVC_mode, (IRQs off??)
;   int_DMAC_TC_Writing - in IRQ_mode, IRQs disabled
; Whilst copying, IRQs are enabled to allow furthur DMAC/SBIC interrupts
;
; On entry
;   R7 (rPAGESLOTptr) -> RamTxAdr
;                        RamBlkSz
;                        RamOffset
;                        RamPage
;
; On exit
;   All registers preserved
;
        ASSERT  ( RamTxAdr  < RamBlkSz )
        ASSERT  ( RamBlkSz  < RamOffset)
        ASSERT  ( RamOffset < RamPage  )
;
WriteBlkToSRAM
        Push    "R0,Link"
        Push    "R1-R10"

        LDMIA   rPAGESLOTptr,{R0-R3}    ; RamTxAdr,RamBlkSz,RamOffset,RamPage
        TEQ     R1,#0
        BEQ     WrBlkSRAM_20            ; No data in block, so finish

        LDR     R2,SRAMptr              ; Base address of SRAM

    [ IRQswhenwriting
;
; IRQs are enabled whilst copying, Podule Ints are disabled
;
        ;BIC    R3,R3,#Pod_EnableInts
        wrPageReg R3                    ; Select destination page
      [ readback
        LDRB    R4,PR_IntStat
      ]

        EnableIRQs2 R4
    |
        ORR     R3,R3,#Pod_EnableInts
        wrPageReg R3                    ; Select destination page
    ]
        ADD     R1,R1,R0                ; End address+1
        BIC     R0,R0,#&0F              ; Truncate to quad word boundary
WrBlkSRAM_10
        LDMIA   R0!,{R4,R6,R8,R10}      ; Four words of source data
        SplitWord R3,R4                 ; split and written as half words
        SplitWord R5,R6
        SplitWord R7,R8
        SplitWord R9,R10
        STMIA   R2!,{R3,R4, R5,R6, R7,R8, R9,R10}
        CMP     R1,R0
        BHI     WrBlkSRAM_10

WrBlkSRAM_20
        Pull    "R1-R10"

      [ IRQswhenwriting
        DisableIRQs2 R0                 ; Disable ARM IRQs

        MOV     R0,#Pod_EnableInts
        wrPageReg R0                    ; Allow Podule IRQs
      ]
        Pull    "R0,PC"


;************************************************
;       AllocateCMDslot - Allocate a command slot
;************************************************

; On exit (CC)
;   rCMDptr (R8) -> command slot
;   rCMDptr (R8)  = 0            (unable to claim slot)
;
; N.B. Should be called in SVC_mode, with interrupts enabled on entry.
;      Interrupts are disabled whilst adjusting CmdMap but restored on exit.
;
AllocateCMDslot

        LDR     rCMDptr,CmdMap
        TEQ     rCMDptr,#0
        MOVEQ   PC,Link                 ; No free slots, return 0
;
; There seems to be at least one slot free, so disable interrupts whilst
; trying to claim it.
;
        Push    "Link"

        PHPSEI  ,rCMDptr

        LDR     rCMDptr,CmdMap          ; Reload incase its changed under interrupt
        TEQ     rCMDptr,#0
        BNE     %FT10
        PLP
        Pull    "PC"                    ; No free slots, return 0, restore IRQ state
10

;Scan CmdMap for first slot (first bit set), claim it, find the slot address

        Push    "R5,R6"

        MOV     R6,rCMDptr              ; LDR R6,CmdMap
        MOV     R5,#1
        ADR     rCMDptr,Cmd0

Allo_Cmd_10
        TST     R6,R5
        BNE     Allo_Cmd_20
        ADD     rCMDptr,rCMDptr,#:INDEX:CmdRecSize
        MOV     R5,R5,LSL #1
        B       Allo_Cmd_10             ; CmdMap<>0, so does terminate

Allo_Cmd_20
        BIC     R6,R6,R5
        STR     R6,CmdMap               ; Claim page

        MOV     R5,#0
        STR     R5,CmdNxt               ; Play safe, zero the link now!

        LDR     R5,PendingCnt
        ADD     R5,R5,#1                ; One more command for this device
        STR     R5,PendingCnt

        LDR     R5,OperationID          ; 
        STR     R5,CmdOpID              ; Unique identification
        ADD     R5,R5,#1                ; 
        STR     R5,OperationID          ; 

        PLP
        Pull    "R5,R6,PC"              ; Slot address in rCMDptr, restore IRQ state

;************************************************
;       DeAllocateCMDSlot
;************************************************

; On entry
;   rCMDptr (R8) -> command slot
;
; On exit
;   rCMDptr (R8) corrupt
;
; N.B. Called in IRQ_mode with IRQs disabled or SVC_mode where IRQs may be
;      enabled. Routine disables interrupts whilst adjusting CmdMap, but
;      restores interrupt state on exit.
;
DeAllocateCMDslot
        Push    "R0,Link"

        ADR     R0,Cmd0
        SUB     R0,rCMDptr,R0               ; gives slot number*CmdRecSize
        MOV     R0,R0,LSR #Log2CMDRECSIZE   ; gives slot number (ie bit position)
        MOV     rCMDptr,#1
        MOV     rCMDptr,rCMDptr, LSL R0     ; bit mask for CmdMap

; Disable IRQs.
; If in IRQ_mode, IRQs are already disabled, so use of Link is safe.
        PHPSEI  ,R0

        LDR     R0,CmdMap
        ORR     R0,R0,rCMDptr           ; Free the slot
        STR     R0,CmdMap

        LDR     R0,PendingCnt
        SUB     R0,R0,#1                ; One less command for this device
        STR     R0,PendingCnt

        PLP
        Pull    "R0,PC"                 ; Return, restoring int state


;************************************************
;       QueueCMDslot - Add a command to the end of the command queue
;************************************************

; On entry
;   rCMDptr (R8) -> command slot
;
; N.B. Routine disables interrupts whilst adding to command chain,
;      but restores interrupt state on exit.
;
;      The CmdNxt field is assumed to be zero and IS NOT zeroed by this routine
;      This is to allow a chain of commands to be added, (not used currently,
;      might be usefull later).
;
QueueCMDslot
        Push    "R0,R1,R14"

        PHPSEI  ,R0                     ; Stores old state in r14, corrupts R0

        ADR     R0,FirstCmd             ; Pretend FirstCmd is a CmdNxt field
        SUB     R0,R0,#:INDEX: CmdNxt   ; then chain along list looking for
Que_C_10
        LDR     R1,[R0,#:INDEX: CmdNxt] ; the last record (CmdNxt field = 0)
        TEQ     R1,#0
        MOVNE   R0,R1
        BNE     Que_C_10
        ;R0     -> last CmdRec (or FirstCmd-CmdNxt)
        STR     rCMDptr,[R0,#:INDEX: CmdNxt]        ; Add entry to end of list

        PLP                             ; Restore int state
        Pull    "R0,R1,PC"              ; Return


;************************************************
;       UnQueueCMDslot - Remove a command from the command queue
;************************************************

; On entry
;   rCMDptr (R8) -> command slot
;
; N.B. Since commands may complete (or be aborted) in any order, this routine
;      will remove a command from anywhere in the chain, altering preceding
;      links as needed.
;
;      Routine disables interrupts whilst altering the command chain,
;      but restores interrupt state on exit.
;
UnQueueCMDslot
        Push    "R0,R1,Link"

        PHPSEI  ,R0                     ; Stores old state in r14, corrupts R0
        ADR     R0,FirstCmd             ; Pretend FirstCmd is a CmdNxt field
        SUB     R0,R0,#:INDEX: CmdNxt   ; then chain along list looking for
UQue_C_10
        LDR     R1,[R0,#:INDEX: CmdNxt] ; the record whose CmdNxt field points
      [ debug
        CMP     R1,#0                   ; Error, reached end of queue without finding
        SWIEQ   &17                     ; required cmd slot.
      ]
        CMP     R1,rCMDptr              ; at the record to be removed.
        MOVNE   R0,R1
        BNE     UQue_C_10

        LDR     R1,CmdNxt               ; Replace the link to us with our
        STR     R1,[R0,#:INDEX: CmdNxt] ; CmdNxt link.

        PLP                             ; Restore int state
        Pull    "R0,R1,PC"              ; Return


;************************************************
;       NextCommand - Find the first/next executable queued command
;************************************************

; Commands are linked in chronological order, scan the command queue for the
; earliest non-executing command (ie WAITING,INITIALISING,READY), if the
; CmdStat is :-
;
;   WAITING      - The command may be started. As long no other command is
;                  active on its target. Return a pointer to it.
;   INITIALISING - The Command was interrupted whilst being started (usually
;                  when writing data to the SRAM), by a target reselecting.
;                  The target had completed its command and went IDLE.
;                  Returning a nil pointer, will cause a return to the copier
;                  and allow the command to start normally.
;   INITIALISED  - The Command has done all its initialisation, but found the
;                  SBIC to be busy when it tried to select the target.
;                  Return a pointer to this command, it can be started by
;                  selecting the target.
;
; On exit
;   rCMDptr  = 0 (no suitable command found)
;   rCMDptr -> command block
;
; N.B. Assumes IRQs disabled on entry.
;
NextCommand
        Push    "R0,R1,R14"
        LDR     rCMDptr,FirstCmd

        CMP     rCMDptr,#0
        BEQ     Nxt_Cmd_30              ; No commands/end of list found
Nxt_Cmd_10
        LDR     R0,CmdStat
        CMP     R0,#INITIALISING        ; We interrupted this command whilst it was
        BEQ     Nxt_Cmd_30              ; initialising, so indicate 'non found'
        ;       so it is returned to and allowed to start.
        CMP     R0,#INITIALISED
        BEQ     Nxt_Cmd_40              ; Try another select-and-transfer

        CMP     R0,#WAITING
        BNE     Nxt_Cmd_20              ; Not WAITING, so try next command block

        LDR     R1,CmdDevID
        AND     R1,R1,#maxDeviceID
        BL      AddressDevice           ; In: R1=DeviceID
        ;Out:   R1=DeviceID, R9->deviceblk
        LDR     R0,DeviStat
        CMP     R0,#IDLE                ; Found a command for a device that is IDLE,
        LDREQ   R0,Connected            ; and disconnected
        CMPEQ   R0,#0
        BEQ     Nxt_Cmd_40              ; so return it

Nxt_Cmd_20
        LDR     rCMDptr,CmdNxt          ; Examine next command block
        CMP     rCMDptr,#0
        BNE     Nxt_Cmd_10

Nxt_Cmd_30
        MOV     rCMDptr,#0
Nxt_Cmd_40
        Pull    "R0,R1,PC"


;************************************************
;       FindCommand - find the command that matches a given OpID
;************************************************

; On entry
;   R2  = OperationID
;
; On exit
;   rCMDptr (R8)  = 0 (command not found)
;   rCMDptr (R8) -> command block
;
; N.B. Assumes IRQs disabled on entry.
;
FindCommand
        Push    "R0,Link"
        LDR     rCMDptr,FirstCmd
        CMP     rCMDptr,#0
        BEQ     Fnd_Cmd_20              ; No commands/end of list found
Fnd_Cmd_10
        LDR     R0,CmdOpID
        CMP     R0,R2
        BEQ     Fnd_Cmd_20              ; CmdOpID matches

        LDR     rCMDptr,CmdNxt          ; Examine next command block
        CMP     rCMDptr,#0
        BNE     Fnd_Cmd_10              ; Loop checking CmdOpIDs until
        ;       end of list found
Fnd_Cmd_20
        Pull    "R0,PC"


;************************************************
;       AllocateRAM - Allocate another SRAM page & associated RamRec
;************************************************

; Returns CC if successfull, CS for fail
;
; On exit (CC)
;   R7 (rPAGESLOTptr) -> RamRec
;
;   RamRec.RamPage     = slotnumber (0..15)
;
; On exit (CS)
;   R7 corrupt
;
; N.B. Interrupts MUST BE disabled whilst adjusting RamMap
;
        ASSERT  ((:INDEX:RamRecSize) = 16)
        ASSERT  (R7 = rPAGESLOTptr)
;
AllocateRAM
        Push    "R6,R8"
        LDR     R6,RamMap
      [ efficient
        MOV     R7,#PAGECOUNT-1         ; Not a bug, just more efficient
      |
        MOV     R7,#PAGECOUNT           ;
      ]
        MOV     R8,#1
Alloc_10
        TST     R6,R8,LSL R7
        BNE     Alloc_20                ; Slot R7 is free
        SUBS    R7,R7,#1
        BGE     Alloc_10

        Pull    "R6,R8"
        SEC
        MOV     PC,Link

Alloc_20
        BIC     R6,R6,R8,LSL R7
        STR     R6,RamMap               ; Claim slot

        MOV     R8,R7                   ; Slotnumber
        ADR     R7,Ram0
        ASSERT  (:INDEX: RamRecSize = 16)
        ADD     R7,R7,R8,LSL #4         ; R7:=Adr(Ram0)+SlotNumber*RamRecSize
        STR     R8,RamPage

        Pull    "R6,R8"
        CLC
        MOV     PC,Link


;************************************************
;       DeAllocateRAM
;************************************************

; On entry
;   R7 (rPAGESLOTptr) -> RamRec
;
;   RamRec.RamPage     = Slot number (0..15)
;
; N.B. Interrupts MUST BE disabled whilst adjusting RamMap
;
DeAllocateRAM
        Push    "R0-R2,Link"
        SavePSR Link
        LDR     R0,RamMap
        LDR     R2,RamPage
        CMP     R2,#PANICPAGE           ; Don't deallocate the sink/source junk page
        BEQ     DeAll_10

        MOV     R1,#1
        ORR     R0,R0,R1,LSL R2
        STR     R0,RamMap
DeAll_10
        RestPSR Link,,f
        Pull    "R0-R2,PC"


FillJunkSlot
        Push    "R0-R3"
        ADR     R7,(Ram0+(PANICPAGE * :INDEX: RamRecSize))
        MOV     R0,#&80000000           ; Give Naff address and
        MOV     R1,#0                   ; zero BlkSz to indicate sink/source
        MOV     R2,#0                   ; junk (for overrun)
        MOV     R3,#PANICPAGE
        STMIA   rPAGESLOTptr,{R0-R3}    ; Adr,BlkSz,Offset,Page
        Pull    "R0-R3"
        MOV     PC,Link



;
; Calculate transfer block size, which is MIN(PAGESIZE,transfer size), if the
; transfer address isn't on a QuadWord boundary, reduce the block size and
; offset the DMAC address to allow QuadWord aligned LDM/STM copies between
; main RAM & SRAM.
;
; On entry
;   R7 (rPAGESLOTptr) -> RamRec
;
;   RamRec.RamPage     = Slot number (0..15)
;
; On exit
;   All registers preserved
;
;   RamRec.RamTxAdr    }
;   RamRec.RamBlkSz    } Filled in
;   RamRec.RamOffset   }
;
;
FillSlot
        Push    "R0,R2,R3,R4,R5,R6"
        ADR     R0,CurrentPointers
FilSlt_01
        LDR     R2,[R0,#TtlCnt]
        LDR     R3,[R0,#EntAdr]
        LDR     R4,[R0,#EntCnt]

        TEQ     R4,#0
        BNE     FilSlt_10
FilSlt_05
        LDR     R5,[R0,#ScatPtr]        ; Scatter list entry exhausted,
        LDMIA   R5 !,{R3,R4}            ; so use next one
        STR     R5,[R0,#ScatPtr]
        STR     R3,[R0,#EntAdr]
        STR     R4,[R0,#EntCnt]

FilSlt_10

      [ counts
        Push    "R0"
        ADRL    R0, MyInfoSpace1
        STR     R2, [R0, #52]           ; TtlCnt
        STR     R5, [R0, #56]           ; ScatPtr
        STR     R4, [R0, #60]           ; EntCnt
        STR     R3, [R0, #64]           ; EntAdr
        Pull    "R0"
      ]

        MOV     R5,#PAGESIZE
        AND     R6,R3,#&0F              ; DMAC address offset (0..15)
        SUB     R5,R5,R6                ; Block size is PAGESIZE-(0..15)
        CMP     R5,R4
        MOVGT   R5,R4                   ; BlockSize:=MIN(PAGESIZE,EntCnt)
        CMP     R5,R2
        MOVGT   R5,R2                   ; BlockSize:=MIN(BlockSize,TtlCnt)

        ASSERT  ( RamTxAdr  < RamBlkSz )
        ASSERT  ( RamBlkSz  < RamOffset)
        ASSERT  ( RamOffset < RamPage  )
        STMIA   rPAGESLOTptr,{R3,R5,R6} ; Adr,BlkSz,Offset,Page

FilSlt_20
        Pull    "R0,R2,R3,R4,R5,R6"
        MOV     PC,Link

FillFutureSlot
        Push    "R0,R2,R3,R4,R5,R6"
        ADR     R0,FuturePointers
        B       FilSlt_01


AdvanceCurrentPointers
        Push    "R0,R2,R3,R4,R5,R6,R7"
        ADR     R0,CurrentPointers

AdvCurPtr_05
        LDMIA   rPAGESLOTptr,{R3,R5,R6} ; Adr,BlkSz,Offset
        LDR     R2,RamPage
        CMP     R2,#PANICPAGE
        BEQ     AdvCurPtr_10

        LDR     R2,[R0,#TtlCnt]
        LDR     R3,[R0,#EntAdr]
        LDR     R4,[R0,#EntCnt]
      [ debug
        CMP     R2,#0
        LDRLT   R14,[R2]
      ]
        SUB     R2,R2,R5                ; Size of rest of transfer
        ADD     R3,R3,R5                ; Address of rest of transfer
        SUB     R4,R4,R5                ; Size of rest of transfer (this scatter entry)
      [ debug
        CMP     R2,#0
        LDRLT   R14,[R2]
      ]
        STR     R2,[R0,#TtlCnt]
        STR     R3,[R0,#EntAdr]
        STR     R4,[R0,#EntCnt]
AdvCurPtr_10
        Pull    "R0,R2,R3,R4,R5,R6,R7"
        MOV     PC,Link


AdvanceFuturePointers
        Push    "R0,R2,R3,R4,R5,R6,R7"
        ADR     R0,FuturePointers
        B       AdvCurPtr_05


AdvanceSavedPointers
        Push    "R0,R2,R3,R4,R5,R6,R7"
        ADR     R0,SavedPointers
        B       AdvCurPtr_05


SaveCurrentPointers_UseHold
        Push    "R0,Link"
        LDR     R0,HoldCount
        wrSBIC24 R0,SR_Count
        Pull    "R0,Link"
SaveCurrentPointers

        Push    "R0-R4,R7,Link"

        ADR     R0,CurrentPointers      ; Assign CurrentPointers to SavedPointers
        LDMIA   R0,{R1,R2,R3,R4}        ; 
        ADR     R0,SavedPointers        ; 
        STMIA   R0,{R1,R2,R3,R4}        ; 

      [ bugfix9
        LDR     R0,CpyCtl
        TST     R0,#CTL_TXWRITE
        BNE     SavCurPtr_50
      ]

SavCurPtr_10
        LDR     R0,DMACStat
        CMP     R0,#RUNNING
        BNE     SavCurPtr_20

        LDR     R4,CurrTtlCnt
        TEQ     R4,#0
        BEQ     SavCurPtr_20

        rdSBIC24 R0,SR_Count            ; Number of bytes not transfered
        SUBS    R4,R4,R0                ; Number of bytes transfered in this block

        LDR     R7,DMACram
        LDMIA   R7,{R0,R1,R2,R3}        ; RamTxAdr,RamBlkSz,RamOffset,RamPage

        Push    "R0-R3"

        ADD     R0,R0,R4                ; Advance RamTxAdr
        SUB     R1,R1,R4                ; Reduce RamBlkSz
        ADD     R2,R2,R4                ; Advance RamOffset
        Push    "R0-R3"                 ; Push for later use

        STR     R4,RamBlkSz             ; Patch record to indicate amount
        BL      AdvanceSavedPointers    ; actually transfered, advance pointers
        Pull    "R0-R3"

        STMIA   R7,{R0,R1,R2,R3}        ; Put back the adjusted record

        LDR     R0,CpyCtl
        TST     R0,#CTL_TXWRITE
        BLNE    ResetDMAC
        MOVNE   R0,#dma_wr_mode
        BLNE    ArmDMAC

        Pull    "R0-R3"

        STMIA   R7,{R0,R1,R2,R3}        ; Put back the original record
SavCurPtr_20

        Pull    "R0-R4,R7,PC"

      [ bugfix9

SavCurPtr_50

        LDR     R4,CurrTtlCnt
        rdSBIC24 R0,SR_Count            ; Number of bytes not transfered
        SUBS    R4,R4,R0                ; Number of bytes transfered in this block
        BGE     SavCurPtr_10

;
; R4 is negative, -R4 is the number of bytes from the end of the previous
; lump that have been thrown away by the SBIC flushing its FIFO
;

        ADR     R0,SavdEntAdr
        LDMIA   R0,{R1,R2,R3}           ; EntAdr,EntCnt,TtlCnt

        ADD     R1,R1,R4                ; SavdEntAdr += R4
        SUB     R2,R2,R4                ; SavdEntCnt -= R4
        SUB     R3,R3,R4                ; SavdTtlCnt -= R4

        STMIA   R0,{R1,R2,R3}           ; EntAdr,EntCnt,TtlCnt

        Pull    "R0-R4,R7,Link",AL      ; Pull back the saved registers and
        ;       drop into...
      ]

RestoreCurrentPointers
        Push    "R0-R4,Link"

        BL      StopDataTX

        LDR     R1,SavdScatPtr
        LDR     R2,SavdEntAdr
        LDR     R3,SavdEntCnt
        LDR     R4,SavdTtlCnt

        STR     R1,CurrScatPtr
        STR     R2,CurrEntAdr
        STR     R3,CurrEntCnt
        STR     R4,CurrTtlCnt

        wrSBIC24 R4,SR_Count            ; Number of bytes left to transfer

        LDR     R0,CpyCtl
        TST     R0,#(CTL_TXREAD :OR: CTL_TXWRITE)
        BEQ     ResCurPtr_20
        TST     R0,#CTL_TXREAD
        BEQ     ResCurPtr_10


;
; Reading - claim a page of SRAM for the DMAC to fill
;
        MOV     R3,#STALLED
        STR     R3,DMACStat
      [ bugfix3
        LDR     R0,CopyStat             ; If Copier is RUNNING, don't disturb it,
        CMP     R0,#RUNNING             ; if not, mark it as STALLED, ready to
        STRNE   R3,CopyStat             ; try a restart
      ]
        BL      AllocateRAM             ; Out CC & R7 (rPAGESLOTptr) ->RamRec
        BCS     ResCurPtr_20            ;    CS for failed

        STR     R7,DMACram              ; DMAC will queue this when its full
        BL      FillSlot                ; In/Out: R7->RamRec
        MOV     R0,#dma_rd_mode         ; &04 demand mode,read
        BL      ArmDMAC                 ; In/Out: R7->RamRec
        B       ResCurPtr_20

;
; Writing
;
ResCurPtr_10
        MOV     R3,#STALLED             ; Put DMAC into stalled state (had been IDLEd by
        STR     R3,DMACStat             ; StopDataTx)
        LDR     R0,CopyStat             ; If Copier is RUNNING, don't disturb it,
        CMP     R0,#RUNNING             ; if not, mark it as STALLED, ready to
        STRNE   R3,CopyStat             ; try a restart
        BL      Restart_DMAC_Writing
ResCurPtr_20
        Pull    "R0-R4,PC"



;
; If a SBIC phase change occurs whilst the DMAC is running are left with a
; slot (DMACram) partialy filled with useful data.
; The missing data is CpyFail-CurrTtlCnt (the untransfered byte count read
; from the SBIC - the total size of slots yet to be transfered).
; The RamBlkSz needs adjusting to show the actual number of bytes in it
; prior to adding it to the queue.
;
; If RamBlkSz is zero, we are sinking/sourcing unwanted data,
;  so DO NOTHING to the block.
; A genuine block should have RamBlkSz non-zero, but the above won't cause
; a problem
;
; On entry
;   R7 (rPAGESLOTptr) -> RamRec
;   RamRec.RamBlkSz = Number of bytes we tried
;
; On exit
;   RamRec.RamBlkSz = Number of bytes actually transfered
;
AdjustSlot
        Push    "R0,R1"

        LDR     R0,CurrTtlCnt
        LDR     R1,CpyFail
        SUB     R1,R0,R1                ; Number of bytes actually transfered
        LDR     R0,RamBlkSz
        TEQ     R0,#0                   ; If not sinking/sourcing junk,
        STRNE   R1,RamBlkSz
        Pull    "R0,R1"
        MOV     PC,Link

;************************************************
;       QueueSlot
;************************************************

; Add ->RamRec to QEnd then advance QEnd.
;
; N.B. The maximum number of queue entries is PAGECOUNT (16), since the
;      queue is PAGECOUNT+4 positions in length, it can NEVER overflow.
;
; On entry
;   R7 (rPAGESLOTptr) -> RamRec
;
QueueSlot
        Push    "R0"
        LDR     R0,QEnd
        STR     R7,[rDEVICEptr,R0]      ; Write ->RamRec at QEnd
        ADD     R0,R0,#4                ; Advance QEnd
        CMP     R0,#:INDEX:QueuePastIt
        MOVHS   R0,#:INDEX:Queue0       ; It's a wrap
        STR     R0,QEnd
        Pull    "R0"
        MOV     PC,Link

;************************************************
;       UnQueueSlot
;************************************************

; Read ->RamRec from QStart then advance QStart.
;
; On exit
;   R7 (rPAGESLOTptr) -> RamRec
;
        ASSERT  ((:INDEX:RamRecSize) = 16)
        ASSERT  (R7 = rPAGESLOTptr)
;
UnQueueSlot
        Push    R8
        LDR     R8, QStart
        LDR     R7, [rDEVICEptr,R8]     ; Read ->RamRec from QStart
        ADD     R8, R8, #4              ; Advance QStart
        CMP     R8, #:INDEX:QueuePastIt
        MOVHS   R8, #:INDEX:Queue0      ; Wrap round
        STR     R8, QStart
        Pull    R8
        MOV     PC, Link

;************************************************
;       FlushQueue
;************************************************

; DeAllocate each slot in the Queue
;
FlushQueue
        Push    "R0,R1,Link"
Flu_Qu_10
        LDR     R0, QStart
        LDR     R1, QEnd
        CMP     R0, R1
        BLNE    UnQueueSlot             ; Out R8->RamRec
        BLNE    DeAllocateRAM
        BNE     Flu_Qu_10
        Pull    "R0,R1,PC"


;************************************************
;       ArmDMAC
;************************************************

; On entry
;   R0                 = dma_rd_mode or dma_wr_mode
;   R7 (rPAGESLOTptr) -> RamRec
;
ArmDMAC
        Push    "R0,R3,R5,R6,R7"

        LDMIA   rPAGESLOTptr, {R3,R5,R6,R7}     ; TxAdr,BlkSz,Offset,Page
        wrDMAC  R0, DR_ModeCon

        CMP     R7,#PANICPAGE
        MOVEQ   R6, #0
        MOVEQ   R5, #PAGESIZE

      [ {FALSE}
        CMP     R0, #dma_wr_mode        ; If we are writing to the target
        BNE     ArmDMAC_01

ArmDMAC_01
      ]

;>>>                            ;Crude count & address initialisation
        SUB     R5, R5, #1              ; DMAC wants BlkSize-1 !!
        wrDMAC  R5, DR_TxCntLo
        MOV     R5, R5, LSR #8
        wrDMAC  R5, DR_TxCntHi

        ADD     R0, R6, R7, LSL #Log2PAGESIZE
        wrDMAC  R0, DR_TxAdrLo          ; DMAC address is Slot*PAGESIZE+Offset
        MOV     R0, R0, LSR #8
        wrDMAC  R0, DR_TxAdrMd
        MOV     R0, R0, LSR #8
        wrDMAC  R0, DR_TxAdrHi

        MOV     R0, #clr_mask           ; &0E
        wrDMAC  R0, DR_Mask

        MOV     R0, #RUNNING            ; Restart the DMAC
        STR     R0, DMACStat

        Pull    "R0,R3,R5,R6,R7"
        MOV     PC, Link



;
; On entry
;   R1 = deviceID
;
DoAddressCard
        AND     R10,R1,#CardIDMask
        MOV     R10,R10,LSR #CardIDShft
        LDR     R11,maxCardID           ; >>>Note gives "Invalid device ID"
        CMP     R10,R11                 ; >>>Not really worth a different
        BHI     err_BadDevID            ; >>>message

        MOV     R11,#((:INDEX: Cardworkspacesize)     :AND: &000000FF)
        ORR     R11,R11,#((:INDEX: Cardworkspacesize) :AND: &FFFFFF00)
        MUL     R10,R11,R10
        ADR     WsPtr,LogicalCard0
        ADD     WsPtr,WsPtr,R10

        BIC     R1,R1,#CardIDMask
        MOV     PC,Link


;
; DoForEachCard
;
; On entry
;   R6 = Address of routine to execute
;
DoForEachCard
        Push    "R4-R6,WsPtr,Link"

        ASSERT  (:INDEX:PODULEptr)=4
        ASSERT  (:INDEX:DMACptr)=8

        LDR     R4,maxCardID
        ADR     R5,ListEntry0           ; ->PoduleBase address
        ADR     WsPtr,LogicalCard0      ; ->CardWs
        CMP     R4,#0
        BMI     DoForEac_20
DoForEac_10
        Push    "R4-R6,WsPtr"

        LDR     R5,[R5]                           ; Podule base address
        LDMIB   WsPtr,{rPODULEptr,rDMACptr}       ; Card hardware addresses
        MOV     Link,PC
        MOV     PC,R6

        Pull    "R4-R6,WsPtr"
        ADD     WsPtr,WsPtr,#((:INDEX: Cardworkspacesize) :AND: &000000FF)
        ADD     WsPtr,WsPtr,#((:INDEX: Cardworkspacesize) :AND: &FFFFFF00)
        ADD     R5,R5,#4
        SUBS    R4,R4,#1
        BGE     DoForEac_10
DoForEac_20
        Pull    "R4-R6,WsPtr,PC"


      [ doEscapeCheck
;
; TestEscapeStatus
;
; On entry
;   R0 = CmdDevID of foreground command
;   R2 = CmdOpID of foreground command (used to abort it)
;
; On exit (escape clear)
;   All registers preserved
;
; On exit (escape set)
;   R0 = R0 ORed with CTL_DOINGESCAPEDEVICE
;
TestEscapeStatus
        Push    LR
        SWI     XOS_ReadEscapeState
        Pull    PC,CC                   ; Escape not pressed, so return

        ORR     R0,R0,#CTL_DOINGESCAPEDEVICE
        Push    "R0,R1,R2"
        MOV     R1,#CTL_DOINGESCAPEDEVICE    ; Try to abort,
        BL      RaiseATN                     ; if it works, report esacpe
        Pull    "R0,R1,R2,PC"
      ]

;
; RaiseATN - Try to send the target a message
;
; On entry
;   R1 = Reason for raising ATN
;   R2 = OperationID
RaiseATN
        mess    ,"RaiseATN",NL
        Push    "R0-R3,rCMDptr,rDEVICEptr,Link"

        PHPSEI  R3,R0

        BL      FindCommand
        CMP     rCMDptr,#0
        BEQ     Rai_ATN_10              ; Quit if command not found

        LDR     R2,CmdDevID
        TST     R2,R1
        BNE     Rai_ATN_10              ; Quit if ATN already raised for this reason

        ORR     R2,R2,R1
        STR     R2,CmdDevID             ; Mark Cmd to prevent furthur tries

        LDR     R0,CmdStat
        CMP     R0,#RUNNING
        BNE     Rai_ATN_10              ; Can't raise ATN on a non-running command

        ;LDR    R2,CmdDevID
        AND     R1,R2,#maxDeviceID
        BL      AddressDevice           ; In: R1=DeviceID
        ;Out:   R1=DeviceID, R9->deviceblk
        LDR     R0,DeviStat
        CMP     R0,#RUNNING
        BNE     Rai_ATN_10              ; Quit if device not running
        LDR     R0,Connected
        CMP     R0,#0                   ; or if disconnected
        BEQ     Rai_ATN_10              ; 

        rdSBIC  R0,SR_Command           ; Safer not to disturb SBIC
        CMP     R0,#SC_Sel_Tx_withATN   ; if in overrunning
        CMPNE   R0,#SC_Sel_Tx_woATN     ; or doing closing status/message
        BNE     Rai_ATN_10              ; transfers

;
; SBIC seems to be connected to the required Target
;
    [ doAssertATN
      [ {TRUE}
        rdSBIC  R2,SR_Phase
        BL      nCIP_wait               ; <<<<
      ]
        MOV     R1,#SC_AssertATN        ; So, TRY to attract its attention
        wrSBIC  R1,SR_Command

      [ {TRUE}
        BL      nCIP_wait               ; <<<<
        wrSBIC  R2,SR_Phase
      ]
        wrSBIC  R0,SR_Command           ; Put the previous command back >>>>doesn't work

    ]
Rai_ATN_10
        PLP     R3
        Pull    "R0-R3,rCMDptr,rDEVICEptr,PC"



      [ useTickerV
;
; Entered in IRQ mode, all registers must be preserved
;
MyTickerV
        Push    "R0-R2,R8-R11,Link"

        LDMIA   WsPtr,{rDEVICEptr, rPODULEptr,rDMACptr}  ; R9,R10,R11

        TEQ     rDEVICEptr,#0           ; Quit if no device registered
        BEQ     MyTick_10               ; 

        LDR     R0,DeviStat             ; Quit if not yet, or just finished
        CMP     R0,#RUNNING             ; running
        BNE     MyTick_10               ; 
;
; Timeout > 0 timer running, times out on 1->0
;         = 0 timer not running or timed out on last tick
;         < 0 timer not running
;
        LDR     R0,Timeout              ; Quit if not running, or already timed out
        CMP     R0,#0                   ; 
        BLE     MyTick_10               ; 

        SUBS    R0,R0,#1
        STR     R0,Timeout
;
; Timer went 1->0 so try to abort the command
;
        LDREQ   rCMDptr,CMDptr          ; (R8)Pointer to command >>>kosha???
        MOVEQ   R1,#CTL_DOINGTIMEOUT2   ; Try to abort,
        LDREQ   R2,CmdOpID              ;
        BLEQ    RaiseATN                ; if it works, report device timeout
MyTick_10
        Pull    "R0-R2,R8-R11,PC"
      ]


    [ bugfix6
      [ {TRUE}
      |
gobang
        SWI     OS_WriteS
        =       "LCI bit failed"
        =       CR,LF
        =       0
        ALIGN
        MOV     R14,#-1
        LDR     R14,[R14]
      ]
    ]

    [ SQ555kludge
        LTORG
int_ser_SQ555
        LDR     R0,HostStat1
        AND     R0,R0,#&0F
        CMP     R0,#&0F
        LDREQ   R0,MessageIn
        CMPEQ   R0,#MESSAGE_COMMANDCOMPLETE
        BNE     int_ser_49
;
; pretend the MessageIn paused happened
;
        MOV     R0,#IDLE
        STR     R0,SBICStat             ; SBIC now completed
      [ bugfix2
;
; Since command has completed, theres no point allowing
; 'Escape','AbortOp' or 'Timeout2' to send an abort message
;
        MOV     R0,#CTL_Suppress
        STR     R0,Suppress
      ]
        B       int_ser_50              ; Then treat like an expected disconnection

    ]

        END
