// Seed: 1457880451
module module_0;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_6;
  initial begin : LABEL_0
    id_2 <= 1;
    id_6 = id_6;
  end
endmodule
module module_2 (
    input  wire  id_0,
    input  wire  id_1,
    input  wor   id_2,
    output logic id_3
);
  reg id_5;
  always @(posedge id_5 or 1)
    if (1'b0) begin : LABEL_0
      id_5 <= 1;
      disable id_6;
    end else id_3 <= 1;
  module_0 modCall_1 ();
endmodule
