<module HW_revision="" XML_version="1" description="Port 1/2" id="Port 1/2">
<register acronym="P1IN" description="Port 1 Input" id="P1IN" offset=" 0x0200" width="8">
<bitfield begin="0" description="P1IN0" end="0" id="P1IN0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1IN1" end="1" id="P1IN1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P1IN2" end="2" id="P1IN2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P1IN3" end="3" id="P1IN3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P1IN4" end="4" id="P1IN4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P1IN5" end="5" id="P1IN5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P1IN6" end="6" id="P1IN6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P1IN7" end="7" id="P1IN7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P1OUT" description="Port 1 Output" id="P1OUT" offset=" 0x0202" width="8">
<bitfield begin="0" description="P1OUT0" end="0" id="P1OUT0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1OUT1" end="1" id="P1OUT1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P1OUT2" end="2" id="P1OUT2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P1OUT3" end="3" id="P1OUT3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P1OUT4" end="4" id="P1OUT4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P1OUT5" end="5" id="P1OUT5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P1OUT6" end="6" id="P1OUT6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P1OUT7" end="7" id="P1OUT7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P1DIR" description="Port 1 Direction" id="P1DIR" offset=" 0x0204" width="8">
<bitfield begin="0" description="P1DIR0" end="0" id="P1DIR0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1DIR1" end="1" id="P1DIR1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P1DIR2" end="2" id="P1DIR2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P1DIR3" end="3" id="P1DIR3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P1DIR4" end="4" id="P1DIR4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P1DIR5" end="5" id="P1DIR5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P1DIR6" end="6" id="P1DIR6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P1DIR7" end="7" id="P1DIR7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P1REN" description="Port 1 Resistor Enable" id="P1REN" offset=" 0x0206" width="8">
<bitfield begin="0" description="P1REN0" end="0" id="P1REN0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1REN1" end="1" id="P1REN1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P1REN2" end="2" id="P1REN2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P1REN3" end="3" id="P1REN3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P1REN4" end="4" id="P1REN4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P1REN5" end="5" id="P1REN5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P1REN6" end="6" id="P1REN6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P1REN7" end="7" id="P1REN7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P1DS" description="Port 1 Drive Strenght" id="P1DS" offset=" 0x0208" width="8">
<bitfield begin="0" description="P1DS0" end="0" id="P1DS0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1DS1" end="1" id="P1DS1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P1DS2" end="2" id="P1DS2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P1DS3" end="3" id="P1DS3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P1DS4" end="4" id="P1DS4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P1DS5" end="5" id="P1DS5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P1DS6" end="6" id="P1DS6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P1DS7" end="7" id="P1DS7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P1SEL" description="Port 1 Selection" id="P1SEL" offset=" 0x020A" width="8">
<bitfield begin="0" description="P1SEL0" end="0" id="P1SEL0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1SEL1" end="1" id="P1SEL1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P1SEL2" end="2" id="P1SEL2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P1SEL3" end="3" id="P1SEL3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P1SEL4" end="4" id="P1SEL4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P1SEL5" end="5" id="P1SEL5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P1SEL6" end="6" id="P1SEL6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P1SEL7" end="7" id="P1SEL7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P1IV" description="Port 1 Interrupt Vector Word" id="P1IV" offset=" 0x020E" width="16"></register>
<register acronym="P1IES" description="Port 1 Interrupt Edge Select" id="P1IES" offset=" 0x0218" width="8">
<bitfield begin="0" description="P1IES0" end="0" id="P1IES0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1IES1" end="1" id="P1IES1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P1IES2" end="2" id="P1IES2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P1IES3" end="3" id="P1IES3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P1IES4" end="4" id="P1IES4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P1IES5" end="5" id="P1IES5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P1IES6" end="6" id="P1IES6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P1IES7" end="7" id="P1IES7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P1IE" description="Port 1 Interrupt Enable" id="P1IE" offset=" 0x021A" width="8">
<bitfield begin="0" description="P1IE0" end="0" id="P1IE0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1IE1" end="1" id="P1IE1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P1IE2" end="2" id="P1IE2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P1IE3" end="3" id="P1IE3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P1IE4" end="4" id="P1IE4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P1IE5" end="5" id="P1IE5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P1IE6" end="6" id="P1IE6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P1IE7" end="7" id="P1IE7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P1IFG" description="Port 1 Interrupt Flag" id="P1IFG" offset=" 0x021C" width="8">
<bitfield begin="0" description="P1IFG0" end="0" id="P1IFG0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1IFG1" end="1" id="P1IFG1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P1IFG2" end="2" id="P1IFG2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P1IFG3" end="3" id="P1IFG3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P1IFG4" end="4" id="P1IFG4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P1IFG5" end="5" id="P1IFG5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P1IFG6" end="6" id="P1IFG6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P1IFG7" end="7" id="P1IFG7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P2IN" description="Port 2 Input" id="P2IN" offset=" 0x0201" width="8">
<bitfield begin="0" description="P2IN0" end="0" id="P2IN0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P2IN1" end="1" id="P2IN1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2IN2" end="2" id="P2IN2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P2IN3" end="3" id="P2IN3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P2IN4" end="4" id="P2IN4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P2IN5" end="5" id="P2IN5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P2IN6" end="6" id="P2IN6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P2IN7" end="7" id="P2IN7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P2OUT" description="Port 2 Output" id="P2OUT" offset=" 0x0203" width="8">
<bitfield begin="0" description="P2OUT0" end="0" id="P2OUT0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P2OUT1" end="1" id="P2OUT1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2OUT2" end="2" id="P2OUT2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P2OUT3" end="3" id="P2OUT3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P2OUT4" end="4" id="P2OUT4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P2OUT5" end="5" id="P2OUT5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P2OUT6" end="6" id="P2OUT6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P2OUT7" end="7" id="P2OUT7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P2DIR" description="Port 2 Direction" id="P2DIR" offset=" 0x0205" width="8">
<bitfield begin="0" description="P2DIR0" end="0" id="P2DIR0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P2DIR1" end="1" id="P2DIR1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2DIR2" end="2" id="P2DIR2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P2DIR3" end="3" id="P2DIR3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P2DIR4" end="4" id="P2DIR4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P2DIR5" end="5" id="P2DIR5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P2DIR6" end="6" id="P2DIR6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P2DIR7" end="7" id="P2DIR7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P2REN" description="Port 2 Resistor Enable" id="P2REN" offset=" 0x0207" width="8">
<bitfield begin="0" description="P2REN0" end="0" id="P2REN0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P2REN1" end="1" id="P2REN1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2REN2" end="2" id="P2REN2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P2REN3" end="3" id="P2REN3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P2REN4" end="4" id="P2REN4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P2REN5" end="5" id="P2REN5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P2REN6" end="6" id="P2REN6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P2REN7" end="7" id="P2REN7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P2DS" description="Port 2 Drive Strenght" id="P2DS" offset=" 0x0209" width="8">
<bitfield begin="0" description="P2DS0" end="0" id="P2DS0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P2DS1" end="1" id="P2DS1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2DS2" end="2" id="P2DS2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P2DS3" end="3" id="P2DS3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P2DS4" end="4" id="P2DS4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P2DS5" end="5" id="P2DS5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P2DS6" end="6" id="P2DS6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P2DS7" end="7" id="P2DS7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P2SEL" description="Port 2 Selection" id="P2SEL" offset=" 0x020B" width="8">
<bitfield begin="0" description="P2SEL0" end="0" id="P2SEL0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P2SEL1" end="1" id="P2SEL1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2SEL2" end="2" id="P2SEL2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P2SEL3" end="3" id="P2SEL3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P2SEL4" end="4" id="P2SEL4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P2SEL5" end="5" id="P2SEL5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P2SEL6" end="6" id="P2SEL6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P2SEL7" end="7" id="P2SEL7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P2IV" description="Port 2 Interrupt Vector Word" id="P2IV" offset=" 0x021E" width="16"></register>
<register acronym="P2IES" description="Port 2 Interrupt Edge Select" id="P2IES" offset=" 0x0219" width="8">
<bitfield begin="0" description="P2IES0" end="0" id="P2IES0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P2IES1" end="1" id="P2IES1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2IES2" end="2" id="P2IES2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P2IES3" end="3" id="P2IES3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P2IES4" end="4" id="P2IES4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P2IES5" end="5" id="P2IES5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P2IES6" end="6" id="P2IES6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P2IES7" end="7" id="P2IES7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P2IE" description="Port 2 Interrupt Enable" id="P2IE" offset=" 0x021B" width="8">
<bitfield begin="0" description="P2IE0" end="0" id="P2IE0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P2IE1" end="1" id="P2IE1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2IE2" end="2" id="P2IE2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P2IE3" end="3" id="P2IE3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P2IE4" end="4" id="P2IE4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P2IE5" end="5" id="P2IE5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P2IE6" end="6" id="P2IE6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P2IE7" end="7" id="P2IE7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P2IFG" description="Port 2 Interrupt Flag" id="P2IFG" offset=" 0x021D" width="8">
<bitfield begin="0" description="P2IFG0" end="0" id="P2IFG0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P2IFG1" end="1" id="P2IFG1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2IFG2" end="2" id="P2IFG2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P2IFG3" end="3" id="P2IFG3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P2IFG4" end="4" id="P2IFG4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P2IFG5" end="5" id="P2IFG5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P2IFG6" end="6" id="P2IFG6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P2IFG7" end="7" id="P2IFG7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
</module>