// Seed: 8318610
module module_0 (
    output uwire id_0
    , id_20,
    output uwire id_1,
    output tri id_2,
    input supply1 id_3,
    input tri id_4,
    input tri1 id_5,
    output tri id_6,
    input wor id_7,
    input uwire id_8,
    input wor id_9,
    output tri id_10,
    input tri id_11,
    output supply0 id_12,
    input uwire id_13,
    input wand id_14,
    output supply0 id_15,
    input wire id_16,
    input tri1 id_17,
    input uwire id_18
);
  wire id_21;
  ;
  assign module_1.id_0 = 0;
  always
    if (1)
      if (-1)
        @(posedge ('b0)) begin : LABEL_0
          #1 @(-1 or posedge id_11);
        end
  assign id_12 = -1;
  assign id_10 = id_13;
endmodule
module module_1 (
    input  wand id_0,
    input  wire id_1,
    output tri0 id_2
);
  wire id_4;
  wire [1 'h0 : 1] id_5;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_0,
      id_0,
      id_1,
      id_2,
      id_0,
      id_1,
      id_0,
      id_2,
      id_1,
      id_2,
      id_0,
      id_0,
      id_2,
      id_1,
      id_1,
      id_0
  );
endmodule
