--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 59165 paths analyzed, 7566 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.696ns.
--------------------------------------------------------------------------------
Slack:                  9.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_13_o_wide_mux_187_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.643ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.286 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f2_addrs[11]_X_13_o_wide_mux_187_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.CQ      Tcko                  0.476   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X10Y43.B4      net (fanout=14)       2.642   state_q_FSM_FFd3_5
    SLICE_X10Y43.B       Tilo                  0.235   state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X16Y23.A4      net (fanout=7)        3.076   f6_mems_SPI_busy
    SLICE_X16Y23.A       Tilo                  0.254   f1_din[31]
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X15Y35.A1      net (fanout=18)       1.863   Mmux_addr_d191
    SLICE_X15Y35.A       Tilo                  0.259   addr_d<13>_3
                                                       f2_mems_control/Mmux_addr_d151
    RAMB16_X1Y12.ADDRA8  net (fanout=4)        1.438   addr_d<8>_3
    RAMB16_X1Y12.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_13_o_wide_mux_187_OUT1
                                                       mems_rom/Mram_f2_addrs[11]_X_13_o_wide_mux_187_OUT1
    -------------------------------------------------  ---------------------------
    Total                                     10.643ns (1.624ns logic, 9.019ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  9.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_13_o_wide_mux_187_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.527ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.286 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f2_addrs[11]_X_13_o_wide_mux_187_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.CQ      Tcko                  0.476   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X10Y43.B4      net (fanout=14)       2.642   state_q_FSM_FFd3_5
    SLICE_X10Y43.B       Tilo                  0.235   state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X16Y23.A4      net (fanout=7)        3.076   f6_mems_SPI_busy
    SLICE_X16Y23.A       Tilo                  0.254   f1_din[31]
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X16Y33.A5      net (fanout=18)       1.146   Mmux_addr_d191
    SLICE_X16Y33.A       Tilo                  0.254   f5_din[7]
                                                       f2_mems_control/Mmux_addr_d21
    RAMB16_X1Y12.ADDRA10 net (fanout=4)        2.044   addr_d<10>_3
    RAMB16_X1Y12.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_13_o_wide_mux_187_OUT1
                                                       mems_rom/Mram_f2_addrs[11]_X_13_o_wide_mux_187_OUT1
    -------------------------------------------------  ---------------------------
    Total                                     10.527ns (1.619ns logic, 8.908ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  9.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_13_o_wide_mux_187_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.510ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.286 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f2_addrs[11]_X_13_o_wide_mux_187_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.CQ      Tcko                  0.476   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X10Y43.B4      net (fanout=14)       2.642   state_q_FSM_FFd3_5
    SLICE_X10Y43.B       Tilo                  0.235   state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X16Y23.A4      net (fanout=7)        3.076   f6_mems_SPI_busy
    SLICE_X16Y23.A       Tilo                  0.254   f1_din[31]
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X15Y35.B5      net (fanout=18)       1.559   Mmux_addr_d191
    SLICE_X15Y35.B       Tilo                  0.259   addr_d<13>_3
                                                       f2_mems_control/Mmux_addr_d51
    RAMB16_X1Y12.ADDRA13 net (fanout=4)        1.609   addr_d<13>_3
    RAMB16_X1Y12.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_13_o_wide_mux_187_OUT1
                                                       mems_rom/Mram_f2_addrs[11]_X_13_o_wide_mux_187_OUT1
    -------------------------------------------------  ---------------------------
    Total                                     10.510ns (1.624ns logic, 8.886ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack:                  9.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f5_addrs[11]_X_13_o_wide_mux_205_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.541ns (Levels of Logic = 3)
  Clock Path Skew:      0.037ns (0.653 - 0.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f5_addrs[11]_X_13_o_wide_mux_205_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.CQ      Tcko                  0.476   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X10Y43.B4      net (fanout=14)       2.642   state_q_FSM_FFd3_5
    SLICE_X10Y43.B       Tilo                  0.235   state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X16Y23.A4      net (fanout=7)        3.076   f6_mems_SPI_busy
    SLICE_X16Y23.A       Tilo                  0.254   f1_din[31]
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X14Y25.C3      net (fanout=18)       1.045   Mmux_addr_d191
    SLICE_X14Y25.C       Tilo                  0.235   addr_d<11>_0
                                                       f5_mems_control/Mmux_addr_d31
    RAMB16_X1Y4.ADDRA11  net (fanout=4)        2.178   addr_d<11>_0
    RAMB16_X1Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f5_addrs[11]_X_13_o_wide_mux_205_OUT2
                                                       mems_rom/Mram_f5_addrs[11]_X_13_o_wide_mux_205_OUT2
    -------------------------------------------------  ---------------------------
    Total                                     10.541ns (1.600ns logic, 8.941ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  9.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_tdc_control/addr_q_5 (FF)
  Destination:          f4_tdc_control/calib1_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.355ns (Levels of Logic = 3)
  Clock Path Skew:      -0.088ns (0.626 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_tdc_control/addr_q_5 to f4_tdc_control/calib1_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y54.DQ       Tcko                  0.525   f4_tdc_control/addr_q[5]
                                                       f4_tdc_control/addr_q_5
    SLICE_X3Y54.D2       net (fanout=8)        1.140   f4_tdc_control/addr_q[5]
    SLICE_X3Y54.D        Tilo                  0.259   f4_tdc_control/_n0400_inv1
                                                       f4_tdc_control/_n0400_inv11
    SLICE_X9Y38.C6       net (fanout=4)        2.573   f4_tdc_control/_n0400_inv1
    SLICE_X9Y38.C        Tilo                  0.259   f4_tdc_control/calib2_q[3]
                                                       f4_tdc_control/_n0400_inv21
    SLICE_X3Y58.C2       net (fanout=2)        2.593   f4_tdc_control/_n0400_inv2
    SLICE_X3Y58.C        Tilo                  0.259   f4_tdc_control/N242
                                                       f4_tdc_control/_n0400_inv1
    SLICE_X8Y36.CE       net (fanout=3)        2.434   f4_tdc_control/_n0400_inv
    SLICE_X8Y36.CLK      Tceck                 0.313   f4_tdc_control/calib1_q[14]
                                                       f4_tdc_control/calib1_q_8
    -------------------------------------------------  ---------------------------
    Total                                     10.355ns (1.615ns logic, 8.740ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  9.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_tdc_control/addr_q_5 (FF)
  Destination:          f4_tdc_control/calib1_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.330ns (Levels of Logic = 3)
  Clock Path Skew:      -0.088ns (0.626 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_tdc_control/addr_q_5 to f4_tdc_control/calib1_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y54.DQ       Tcko                  0.525   f4_tdc_control/addr_q[5]
                                                       f4_tdc_control/addr_q_5
    SLICE_X3Y54.D2       net (fanout=8)        1.140   f4_tdc_control/addr_q[5]
    SLICE_X3Y54.D        Tilo                  0.259   f4_tdc_control/_n0400_inv1
                                                       f4_tdc_control/_n0400_inv11
    SLICE_X9Y38.C6       net (fanout=4)        2.573   f4_tdc_control/_n0400_inv1
    SLICE_X9Y38.C        Tilo                  0.259   f4_tdc_control/calib2_q[3]
                                                       f4_tdc_control/_n0400_inv21
    SLICE_X3Y58.C2       net (fanout=2)        2.593   f4_tdc_control/_n0400_inv2
    SLICE_X3Y58.C        Tilo                  0.259   f4_tdc_control/N242
                                                       f4_tdc_control/_n0400_inv1
    SLICE_X8Y36.CE       net (fanout=3)        2.434   f4_tdc_control/_n0400_inv
    SLICE_X8Y36.CLK      Tceck                 0.288   f4_tdc_control/calib1_q[14]
                                                       f4_tdc_control/calib1_q_11
    -------------------------------------------------  ---------------------------
    Total                                     10.330ns (1.590ns logic, 8.740ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  9.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_tdc_control/addr_q_5 (FF)
  Destination:          f4_tdc_control/calib1_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.330ns (Levels of Logic = 3)
  Clock Path Skew:      -0.088ns (0.626 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_tdc_control/addr_q_5 to f4_tdc_control/calib1_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y54.DQ       Tcko                  0.525   f4_tdc_control/addr_q[5]
                                                       f4_tdc_control/addr_q_5
    SLICE_X3Y54.D2       net (fanout=8)        1.140   f4_tdc_control/addr_q[5]
    SLICE_X3Y54.D        Tilo                  0.259   f4_tdc_control/_n0400_inv1
                                                       f4_tdc_control/_n0400_inv11
    SLICE_X9Y38.C6       net (fanout=4)        2.573   f4_tdc_control/_n0400_inv1
    SLICE_X9Y38.C        Tilo                  0.259   f4_tdc_control/calib2_q[3]
                                                       f4_tdc_control/_n0400_inv21
    SLICE_X3Y58.C2       net (fanout=2)        2.593   f4_tdc_control/_n0400_inv2
    SLICE_X3Y58.C        Tilo                  0.259   f4_tdc_control/N242
                                                       f4_tdc_control/_n0400_inv1
    SLICE_X8Y36.CE       net (fanout=3)        2.434   f4_tdc_control/_n0400_inv
    SLICE_X8Y36.CLK      Tceck                 0.288   f4_tdc_control/calib1_q[14]
                                                       f4_tdc_control/calib1_q_9
    -------------------------------------------------  ---------------------------
    Total                                     10.330ns (1.590ns logic, 8.740ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  9.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_tdc_control/addr_q_5 (FF)
  Destination:          f4_tdc_control/calib1_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.326ns (Levels of Logic = 3)
  Clock Path Skew:      -0.088ns (0.626 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_tdc_control/addr_q_5 to f4_tdc_control/calib1_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y54.DQ       Tcko                  0.525   f4_tdc_control/addr_q[5]
                                                       f4_tdc_control/addr_q_5
    SLICE_X3Y54.D2       net (fanout=8)        1.140   f4_tdc_control/addr_q[5]
    SLICE_X3Y54.D        Tilo                  0.259   f4_tdc_control/_n0400_inv1
                                                       f4_tdc_control/_n0400_inv11
    SLICE_X9Y38.C6       net (fanout=4)        2.573   f4_tdc_control/_n0400_inv1
    SLICE_X9Y38.C        Tilo                  0.259   f4_tdc_control/calib2_q[3]
                                                       f4_tdc_control/_n0400_inv21
    SLICE_X3Y58.C2       net (fanout=2)        2.593   f4_tdc_control/_n0400_inv2
    SLICE_X3Y58.C        Tilo                  0.259   f4_tdc_control/N242
                                                       f4_tdc_control/_n0400_inv1
    SLICE_X8Y36.CE       net (fanout=3)        2.434   f4_tdc_control/_n0400_inv
    SLICE_X8Y36.CLK      Tceck                 0.284   f4_tdc_control/calib1_q[14]
                                                       f4_tdc_control/calib1_q_13
    -------------------------------------------------  ---------------------------
    Total                                     10.326ns (1.586ns logic, 8.740ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  9.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_tdc_control/addr_q_5 (FF)
  Destination:          f4_tdc_control/calib1_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.324ns (Levels of Logic = 3)
  Clock Path Skew:      -0.088ns (0.626 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_tdc_control/addr_q_5 to f4_tdc_control/calib1_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y54.DQ       Tcko                  0.525   f4_tdc_control/addr_q[5]
                                                       f4_tdc_control/addr_q_5
    SLICE_X3Y54.D2       net (fanout=8)        1.140   f4_tdc_control/addr_q[5]
    SLICE_X3Y54.D        Tilo                  0.259   f4_tdc_control/_n0400_inv1
                                                       f4_tdc_control/_n0400_inv11
    SLICE_X9Y38.C6       net (fanout=4)        2.573   f4_tdc_control/_n0400_inv1
    SLICE_X9Y38.C        Tilo                  0.259   f4_tdc_control/calib2_q[3]
                                                       f4_tdc_control/_n0400_inv21
    SLICE_X3Y58.C2       net (fanout=2)        2.593   f4_tdc_control/_n0400_inv2
    SLICE_X3Y58.C        Tilo                  0.259   f4_tdc_control/N242
                                                       f4_tdc_control/_n0400_inv1
    SLICE_X8Y36.CE       net (fanout=3)        2.434   f4_tdc_control/_n0400_inv
    SLICE_X8Y36.CLK      Tceck                 0.282   f4_tdc_control/calib1_q[14]
                                                       f4_tdc_control/calib1_q_15
    -------------------------------------------------  ---------------------------
    Total                                     10.324ns (1.584ns logic, 8.740ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  9.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_tdc_control/addr_q_5 (FF)
  Destination:          f4_tdc_control/calib1_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.311ns (Levels of Logic = 3)
  Clock Path Skew:      -0.088ns (0.626 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_tdc_control/addr_q_5 to f4_tdc_control/calib1_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y54.DQ       Tcko                  0.525   f4_tdc_control/addr_q[5]
                                                       f4_tdc_control/addr_q_5
    SLICE_X3Y54.D2       net (fanout=8)        1.140   f4_tdc_control/addr_q[5]
    SLICE_X3Y54.D        Tilo                  0.259   f4_tdc_control/_n0400_inv1
                                                       f4_tdc_control/_n0400_inv11
    SLICE_X9Y38.C6       net (fanout=4)        2.573   f4_tdc_control/_n0400_inv1
    SLICE_X9Y38.C        Tilo                  0.259   f4_tdc_control/calib2_q[3]
                                                       f4_tdc_control/_n0400_inv21
    SLICE_X3Y58.C2       net (fanout=2)        2.593   f4_tdc_control/_n0400_inv2
    SLICE_X3Y58.C        Tilo                  0.259   f4_tdc_control/N242
                                                       f4_tdc_control/_n0400_inv1
    SLICE_X8Y36.CE       net (fanout=3)        2.434   f4_tdc_control/_n0400_inv
    SLICE_X8Y36.CLK      Tceck                 0.269   f4_tdc_control/calib1_q[14]
                                                       f4_tdc_control/calib1_q_12
    -------------------------------------------------  ---------------------------
    Total                                     10.311ns (1.571ns logic, 8.740ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  9.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_tdc_control/addr_q_5 (FF)
  Destination:          f4_tdc_control/calib1_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.308ns (Levels of Logic = 3)
  Clock Path Skew:      -0.088ns (0.626 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_tdc_control/addr_q_5 to f4_tdc_control/calib1_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y54.DQ       Tcko                  0.525   f4_tdc_control/addr_q[5]
                                                       f4_tdc_control/addr_q_5
    SLICE_X3Y54.D2       net (fanout=8)        1.140   f4_tdc_control/addr_q[5]
    SLICE_X3Y54.D        Tilo                  0.259   f4_tdc_control/_n0400_inv1
                                                       f4_tdc_control/_n0400_inv11
    SLICE_X9Y38.C6       net (fanout=4)        2.573   f4_tdc_control/_n0400_inv1
    SLICE_X9Y38.C        Tilo                  0.259   f4_tdc_control/calib2_q[3]
                                                       f4_tdc_control/_n0400_inv21
    SLICE_X3Y58.C2       net (fanout=2)        2.593   f4_tdc_control/_n0400_inv2
    SLICE_X3Y58.C        Tilo                  0.259   f4_tdc_control/N242
                                                       f4_tdc_control/_n0400_inv1
    SLICE_X8Y36.CE       net (fanout=3)        2.434   f4_tdc_control/_n0400_inv
    SLICE_X8Y36.CLK      Tceck                 0.266   f4_tdc_control/calib1_q[14]
                                                       f4_tdc_control/calib1_q_14
    -------------------------------------------------  ---------------------------
    Total                                     10.308ns (1.568ns logic, 8.740ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  9.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f5_addrs[11]_X_13_o_wide_mux_205_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.428ns (Levels of Logic = 3)
  Clock Path Skew:      0.037ns (0.653 - 0.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f5_addrs[11]_X_13_o_wide_mux_205_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.CQ      Tcko                  0.476   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X10Y43.B4      net (fanout=14)       2.642   state_q_FSM_FFd3_5
    SLICE_X10Y43.B       Tilo                  0.235   state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X16Y23.A4      net (fanout=7)        3.076   f6_mems_SPI_busy
    SLICE_X16Y23.A       Tilo                  0.254   f1_din[31]
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X14Y25.B2      net (fanout=18)       1.200   Mmux_addr_d191
    SLICE_X14Y25.B       Tilo                  0.235   addr_d<11>_0
                                                       f5_mems_control/Mmux_addr_d21
    RAMB16_X1Y4.ADDRA10  net (fanout=4)        1.910   addr_d<10>_0
    RAMB16_X1Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f5_addrs[11]_X_13_o_wide_mux_205_OUT2
                                                       mems_rom/Mram_f5_addrs[11]_X_13_o_wide_mux_205_OUT2
    -------------------------------------------------  ---------------------------
    Total                                     10.428ns (1.600ns logic, 8.828ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  9.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_tdc_control/addr_q_5 (FF)
  Destination:          f4_tdc_control/calib1_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.295ns (Levels of Logic = 3)
  Clock Path Skew:      -0.088ns (0.626 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_tdc_control/addr_q_5 to f4_tdc_control/calib1_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y54.DQ       Tcko                  0.525   f4_tdc_control/addr_q[5]
                                                       f4_tdc_control/addr_q_5
    SLICE_X3Y54.D2       net (fanout=8)        1.140   f4_tdc_control/addr_q[5]
    SLICE_X3Y54.D        Tilo                  0.259   f4_tdc_control/_n0400_inv1
                                                       f4_tdc_control/_n0400_inv11
    SLICE_X9Y38.C6       net (fanout=4)        2.573   f4_tdc_control/_n0400_inv1
    SLICE_X9Y38.C        Tilo                  0.259   f4_tdc_control/calib2_q[3]
                                                       f4_tdc_control/_n0400_inv21
    SLICE_X3Y58.C2       net (fanout=2)        2.593   f4_tdc_control/_n0400_inv2
    SLICE_X3Y58.C        Tilo                  0.259   f4_tdc_control/N242
                                                       f4_tdc_control/_n0400_inv1
    SLICE_X8Y36.CE       net (fanout=3)        2.434   f4_tdc_control/_n0400_inv
    SLICE_X8Y36.CLK      Tceck                 0.253   f4_tdc_control/calib1_q[14]
                                                       f4_tdc_control/calib1_q_10
    -------------------------------------------------  ---------------------------
    Total                                     10.295ns (1.555ns logic, 8.740ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack:                  9.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_13_o_wide_mux_187_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.338ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.286 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f2_addrs[11]_X_13_o_wide_mux_187_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.CQ      Tcko                  0.476   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X10Y43.B4      net (fanout=14)       2.642   state_q_FSM_FFd3_5
    SLICE_X10Y43.B       Tilo                  0.235   state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X16Y23.A4      net (fanout=7)        3.076   f6_mems_SPI_busy
    SLICE_X16Y23.A       Tilo                  0.254   f1_din[31]
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X16Y33.B4      net (fanout=18)       1.208   Mmux_addr_d191
    SLICE_X16Y33.B       Tilo                  0.254   f5_din[7]
                                                       f2_mems_control/Mmux_addr_d31
    RAMB16_X1Y12.ADDRA11 net (fanout=4)        1.793   addr_d<11>_3
    RAMB16_X1Y12.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_13_o_wide_mux_187_OUT1
                                                       mems_rom/Mram_f2_addrs[11]_X_13_o_wide_mux_187_OUT1
    -------------------------------------------------  ---------------------------
    Total                                     10.338ns (1.619ns logic, 8.719ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  9.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_13_o_wide_mux_187_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.326ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.295 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f2_addrs[11]_X_13_o_wide_mux_187_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.CQ      Tcko                  0.476   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X10Y43.B4      net (fanout=14)       2.642   state_q_FSM_FFd3_5
    SLICE_X10Y43.B       Tilo                  0.235   state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X16Y23.A4      net (fanout=7)        3.076   f6_mems_SPI_busy
    SLICE_X16Y23.A       Tilo                  0.254   f1_din[31]
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X15Y35.A1      net (fanout=18)       1.863   Mmux_addr_d191
    SLICE_X15Y35.A       Tilo                  0.259   addr_d<13>_3
                                                       f2_mems_control/Mmux_addr_d151
    RAMB16_X1Y14.ADDRA8  net (fanout=4)        1.121   addr_d<8>_3
    RAMB16_X1Y14.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_13_o_wide_mux_187_OUT4
                                                       mems_rom/Mram_f2_addrs[11]_X_13_o_wide_mux_187_OUT4
    -------------------------------------------------  ---------------------------
    Total                                     10.326ns (1.624ns logic, 8.702ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  9.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f5_addrs[11]_X_13_o_wide_mux_205_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.362ns (Levels of Logic = 3)
  Clock Path Skew:      0.037ns (0.653 - 0.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f5_addrs[11]_X_13_o_wide_mux_205_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.CQ      Tcko                  0.476   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X10Y43.B4      net (fanout=14)       2.642   state_q_FSM_FFd3_5
    SLICE_X10Y43.B       Tilo                  0.235   state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X16Y23.A4      net (fanout=7)        3.076   f6_mems_SPI_busy
    SLICE_X16Y23.A       Tilo                  0.254   f1_din[31]
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X14Y24.D1      net (fanout=18)       0.982   Mmux_addr_d191
    SLICE_X14Y24.D       Tilo                  0.235   addr_d<12>_0
                                                       f5_mems_control/Mmux_addr_d41
    RAMB16_X1Y4.ADDRA12  net (fanout=4)        2.062   addr_d<12>_0
    RAMB16_X1Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f5_addrs[11]_X_13_o_wide_mux_205_OUT2
                                                       mems_rom/Mram_f5_addrs[11]_X_13_o_wide_mux_205_OUT2
    -------------------------------------------------  ---------------------------
    Total                                     10.362ns (1.600ns logic, 8.762ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  9.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_13_o_wide_mux_187_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.306ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.286 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f2_addrs[11]_X_13_o_wide_mux_187_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.CQ      Tcko                  0.476   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X10Y43.B4      net (fanout=14)       2.642   state_q_FSM_FFd3_5
    SLICE_X10Y43.B       Tilo                  0.235   state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X16Y23.A4      net (fanout=7)        3.076   f6_mems_SPI_busy
    SLICE_X16Y23.A       Tilo                  0.254   f1_din[31]
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X15Y33.B4      net (fanout=18)       1.468   Mmux_addr_d191
    SLICE_X15Y33.B       Tilo                  0.259   addr_d<9>_3
                                                       f2_mems_control/Mmux_addr_d41
    RAMB16_X1Y12.ADDRA12 net (fanout=4)        1.496   addr_d<12>_3
    RAMB16_X1Y12.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_13_o_wide_mux_187_OUT1
                                                       mems_rom/Mram_f2_addrs[11]_X_13_o_wide_mux_187_OUT1
    -------------------------------------------------  ---------------------------
    Total                                     10.306ns (1.624ns logic, 8.682ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  9.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f5_addrs[11]_X_13_o_wide_mux_205_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.303ns (Levels of Logic = 3)
  Clock Path Skew:      0.046ns (0.662 - 0.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f5_addrs[11]_X_13_o_wide_mux_205_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.CQ      Tcko                  0.476   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X10Y43.B4      net (fanout=14)       2.642   state_q_FSM_FFd3_5
    SLICE_X10Y43.B       Tilo                  0.235   state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X16Y23.A4      net (fanout=7)        3.076   f6_mems_SPI_busy
    SLICE_X16Y23.A       Tilo                  0.254   f1_din[31]
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X14Y25.C3      net (fanout=18)       1.045   Mmux_addr_d191
    SLICE_X14Y25.C       Tilo                  0.235   addr_d<11>_0
                                                       f5_mems_control/Mmux_addr_d31
    RAMB16_X1Y6.ADDRA11  net (fanout=4)        1.940   addr_d<11>_0
    RAMB16_X1Y6.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f5_addrs[11]_X_13_o_wide_mux_205_OUT4
                                                       mems_rom/Mram_f5_addrs[11]_X_13_o_wide_mux_205_OUT4
    -------------------------------------------------  ---------------------------
    Total                                     10.303ns (1.600ns logic, 8.703ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack:                  9.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_tdc_control/addr_q_5 (FF)
  Destination:          f4_tdc_control/calib1_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.143ns (Levels of Logic = 3)
  Clock Path Skew:      -0.094ns (0.620 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_tdc_control/addr_q_5 to f4_tdc_control/calib1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y54.DQ       Tcko                  0.525   f4_tdc_control/addr_q[5]
                                                       f4_tdc_control/addr_q_5
    SLICE_X3Y54.D2       net (fanout=8)        1.140   f4_tdc_control/addr_q[5]
    SLICE_X3Y54.D        Tilo                  0.259   f4_tdc_control/_n0400_inv1
                                                       f4_tdc_control/_n0400_inv11
    SLICE_X9Y38.C6       net (fanout=4)        2.573   f4_tdc_control/_n0400_inv1
    SLICE_X9Y38.C        Tilo                  0.259   f4_tdc_control/calib2_q[3]
                                                       f4_tdc_control/_n0400_inv21
    SLICE_X3Y58.C2       net (fanout=2)        2.593   f4_tdc_control/_n0400_inv2
    SLICE_X3Y58.C        Tilo                  0.259   f4_tdc_control/N242
                                                       f4_tdc_control/_n0400_inv1
    SLICE_X8Y38.CE       net (fanout=3)        2.222   f4_tdc_control/_n0400_inv
    SLICE_X8Y38.CLK      Tceck                 0.313   f4_tdc_control/calib1_q[3]
                                                       f4_tdc_control/calib1_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.143ns (1.615ns logic, 8.528ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  9.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_0_1 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_13_o_wide_mux_187_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.139ns (Levels of Logic = 4)
  Clock Path Skew:      -0.056ns (0.679 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_0_1 to mems_rom/Mram_f2_addrs[11]_X_13_o_wide_mux_187_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.AQ       Tcko                  0.525   addr_q_0_1
                                                       f6_mems_control/addr_q_0_1
    SLICE_X8Y40.D3       net (fanout=1)        1.308   addr_q_0_1
    SLICE_X8Y40.D        Tilo                  0.254   addr_q_0_1
                                                       f1_mems_control/addr_q[15]_GND_17_o_equal_15_o<15>2
    SLICE_X9Y43.A3       net (fanout=1)        0.757   f1_mems_control/addr_q[15]_GND_17_o_equal_15_o<15>1
    SLICE_X9Y43.A        Tilo                  0.259   f1_mems_control/addr_q[15]_GND_17_o_equal_15_o[15]
                                                       f1_mems_control/addr_q[15]_GND_17_o_equal_15_o<15>3
    SLICE_X16Y23.A1      net (fanout=10)       2.822   addr_q[15]_GND_17_o_equal_15_o
    SLICE_X16Y23.A       Tilo                  0.254   f1_din[31]
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X15Y35.A1      net (fanout=18)       1.863   Mmux_addr_d191
    SLICE_X15Y35.A       Tilo                  0.259   addr_d<13>_3
                                                       f2_mems_control/Mmux_addr_d151
    RAMB16_X1Y12.ADDRA8  net (fanout=4)        1.438   addr_d<8>_3
    RAMB16_X1Y12.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_13_o_wide_mux_187_OUT1
                                                       mems_rom/Mram_f2_addrs[11]_X_13_o_wide_mux_187_OUT1
    -------------------------------------------------  ---------------------------
    Total                                     10.139ns (1.951ns logic, 8.188ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  9.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_tdc_control/addr_q_5 (FF)
  Destination:          f4_tdc_control/calib1_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.099ns (Levels of Logic = 3)
  Clock Path Skew:      -0.094ns (0.620 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_tdc_control/addr_q_5 to f4_tdc_control/calib1_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y54.DQ       Tcko                  0.525   f4_tdc_control/addr_q[5]
                                                       f4_tdc_control/addr_q_5
    SLICE_X3Y54.D2       net (fanout=8)        1.140   f4_tdc_control/addr_q[5]
    SLICE_X3Y54.D        Tilo                  0.259   f4_tdc_control/_n0400_inv1
                                                       f4_tdc_control/_n0400_inv11
    SLICE_X9Y38.C6       net (fanout=4)        2.573   f4_tdc_control/_n0400_inv1
    SLICE_X9Y38.C        Tilo                  0.259   f4_tdc_control/calib2_q[3]
                                                       f4_tdc_control/_n0400_inv21
    SLICE_X3Y58.C2       net (fanout=2)        2.593   f4_tdc_control/_n0400_inv2
    SLICE_X3Y58.C        Tilo                  0.259   f4_tdc_control/N242
                                                       f4_tdc_control/_n0400_inv1
    SLICE_X8Y38.CE       net (fanout=3)        2.222   f4_tdc_control/_n0400_inv
    SLICE_X8Y38.CLK      Tceck                 0.269   f4_tdc_control/calib1_q[3]
                                                       f4_tdc_control/calib1_q_2
    -------------------------------------------------  ---------------------------
    Total                                     10.099ns (1.571ns logic, 8.528ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  9.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_tdc_control/addr_q_5 (FF)
  Destination:          f4_tdc_control/calib1_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.096ns (Levels of Logic = 3)
  Clock Path Skew:      -0.094ns (0.620 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_tdc_control/addr_q_5 to f4_tdc_control/calib1_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y54.DQ       Tcko                  0.525   f4_tdc_control/addr_q[5]
                                                       f4_tdc_control/addr_q_5
    SLICE_X3Y54.D2       net (fanout=8)        1.140   f4_tdc_control/addr_q[5]
    SLICE_X3Y54.D        Tilo                  0.259   f4_tdc_control/_n0400_inv1
                                                       f4_tdc_control/_n0400_inv11
    SLICE_X9Y38.C6       net (fanout=4)        2.573   f4_tdc_control/_n0400_inv1
    SLICE_X9Y38.C        Tilo                  0.259   f4_tdc_control/calib2_q[3]
                                                       f4_tdc_control/_n0400_inv21
    SLICE_X3Y58.C2       net (fanout=2)        2.593   f4_tdc_control/_n0400_inv2
    SLICE_X3Y58.C        Tilo                  0.259   f4_tdc_control/N242
                                                       f4_tdc_control/_n0400_inv1
    SLICE_X8Y38.CE       net (fanout=3)        2.222   f4_tdc_control/_n0400_inv
    SLICE_X8Y38.CLK      Tceck                 0.266   f4_tdc_control/calib1_q[3]
                                                       f4_tdc_control/calib1_q_3
    -------------------------------------------------  ---------------------------
    Total                                     10.096ns (1.568ns logic, 8.528ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack:                  9.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_tdc_control/addr_q_5 (FF)
  Destination:          f4_tdc_control/calib1_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.083ns (Levels of Logic = 3)
  Clock Path Skew:      -0.094ns (0.620 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_tdc_control/addr_q_5 to f4_tdc_control/calib1_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y54.DQ       Tcko                  0.525   f4_tdc_control/addr_q[5]
                                                       f4_tdc_control/addr_q_5
    SLICE_X3Y54.D2       net (fanout=8)        1.140   f4_tdc_control/addr_q[5]
    SLICE_X3Y54.D        Tilo                  0.259   f4_tdc_control/_n0400_inv1
                                                       f4_tdc_control/_n0400_inv11
    SLICE_X9Y38.C6       net (fanout=4)        2.573   f4_tdc_control/_n0400_inv1
    SLICE_X9Y38.C        Tilo                  0.259   f4_tdc_control/calib2_q[3]
                                                       f4_tdc_control/_n0400_inv21
    SLICE_X3Y58.C2       net (fanout=2)        2.593   f4_tdc_control/_n0400_inv2
    SLICE_X3Y58.C        Tilo                  0.259   f4_tdc_control/N242
                                                       f4_tdc_control/_n0400_inv1
    SLICE_X8Y38.CE       net (fanout=3)        2.222   f4_tdc_control/_n0400_inv
    SLICE_X8Y38.CLK      Tceck                 0.253   f4_tdc_control/calib1_q[3]
                                                       f4_tdc_control/calib1_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.083ns (1.555ns logic, 8.528ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  9.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_tdc_control/addr_q_1 (FF)
  Destination:          f4_tdc_control/calib1_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.058ns (Levels of Logic = 3)
  Clock Path Skew:      -0.086ns (0.626 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_tdc_control/addr_q_1 to f4_tdc_control/calib1_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y55.CQ       Tcko                  0.525   f4_tdc_control/addr_q[1]
                                                       f4_tdc_control/addr_q_1
    SLICE_X3Y54.D6       net (fanout=17)       0.843   f4_tdc_control/addr_q[1]
    SLICE_X3Y54.D        Tilo                  0.259   f4_tdc_control/_n0400_inv1
                                                       f4_tdc_control/_n0400_inv11
    SLICE_X9Y38.C6       net (fanout=4)        2.573   f4_tdc_control/_n0400_inv1
    SLICE_X9Y38.C        Tilo                  0.259   f4_tdc_control/calib2_q[3]
                                                       f4_tdc_control/_n0400_inv21
    SLICE_X3Y58.C2       net (fanout=2)        2.593   f4_tdc_control/_n0400_inv2
    SLICE_X3Y58.C        Tilo                  0.259   f4_tdc_control/N242
                                                       f4_tdc_control/_n0400_inv1
    SLICE_X8Y36.CE       net (fanout=3)        2.434   f4_tdc_control/_n0400_inv
    SLICE_X8Y36.CLK      Tceck                 0.313   f4_tdc_control/calib1_q[14]
                                                       f4_tdc_control/calib1_q_8
    -------------------------------------------------  ---------------------------
    Total                                     10.058ns (1.615ns logic, 8.443ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  9.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_13_o_wide_mux_187_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.124ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.286 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f2_addrs[11]_X_13_o_wide_mux_187_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.CQ      Tcko                  0.476   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X10Y43.B4      net (fanout=14)       2.642   state_q_FSM_FFd3_5
    SLICE_X10Y43.B       Tilo                  0.235   state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X16Y23.A4      net (fanout=7)        3.076   f6_mems_SPI_busy
    SLICE_X16Y23.A       Tilo                  0.254   f1_din[31]
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X15Y33.A3      net (fanout=18)       1.475   Mmux_addr_d191
    SLICE_X15Y33.A       Tilo                  0.259   addr_d<9>_3
                                                       f2_mems_control/Mmux_addr_d141
    RAMB16_X1Y12.ADDRA7  net (fanout=4)        1.307   addr_d<7>_3
    RAMB16_X1Y12.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_13_o_wide_mux_187_OUT1
                                                       mems_rom/Mram_f2_addrs[11]_X_13_o_wide_mux_187_OUT1
    -------------------------------------------------  ---------------------------
    Total                                     10.124ns (1.624ns logic, 8.500ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  9.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f5_addrs[11]_X_13_o_wide_mux_205_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.188ns (Levels of Logic = 3)
  Clock Path Skew:      0.046ns (0.662 - 0.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f5_addrs[11]_X_13_o_wide_mux_205_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.CQ      Tcko                  0.476   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X10Y43.B4      net (fanout=14)       2.642   state_q_FSM_FFd3_5
    SLICE_X10Y43.B       Tilo                  0.235   state_q_FSM_FFd2
                                                       f6_mems_spi_master/busy1
    SLICE_X16Y23.A4      net (fanout=7)        3.076   f6_mems_SPI_busy
    SLICE_X16Y23.A       Tilo                  0.254   f1_din[31]
                                                       f1_mems_control/Mmux_addr_d191_1
    SLICE_X14Y25.B2      net (fanout=18)       1.200   Mmux_addr_d191
    SLICE_X14Y25.B       Tilo                  0.235   addr_d<11>_0
                                                       f5_mems_control/Mmux_addr_d21
    RAMB16_X1Y6.ADDRA10  net (fanout=4)        1.670   addr_d<10>_0
    RAMB16_X1Y6.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f5_addrs[11]_X_13_o_wide_mux_205_OUT4
                                                       mems_rom/Mram_f5_addrs[11]_X_13_o_wide_mux_205_OUT4
    -------------------------------------------------  ---------------------------
    Total                                     10.188ns (1.600ns logic, 8.588ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  9.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_tdc_control/addr_q_1 (FF)
  Destination:          f4_tdc_control/calib1_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.033ns (Levels of Logic = 3)
  Clock Path Skew:      -0.086ns (0.626 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_tdc_control/addr_q_1 to f4_tdc_control/calib1_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y55.CQ       Tcko                  0.525   f4_tdc_control/addr_q[1]
                                                       f4_tdc_control/addr_q_1
    SLICE_X3Y54.D6       net (fanout=17)       0.843   f4_tdc_control/addr_q[1]
    SLICE_X3Y54.D        Tilo                  0.259   f4_tdc_control/_n0400_inv1
                                                       f4_tdc_control/_n0400_inv11
    SLICE_X9Y38.C6       net (fanout=4)        2.573   f4_tdc_control/_n0400_inv1
    SLICE_X9Y38.C        Tilo                  0.259   f4_tdc_control/calib2_q[3]
                                                       f4_tdc_control/_n0400_inv21
    SLICE_X3Y58.C2       net (fanout=2)        2.593   f4_tdc_control/_n0400_inv2
    SLICE_X3Y58.C        Tilo                  0.259   f4_tdc_control/N242
                                                       f4_tdc_control/_n0400_inv1
    SLICE_X8Y36.CE       net (fanout=3)        2.434   f4_tdc_control/_n0400_inv
    SLICE_X8Y36.CLK      Tceck                 0.288   f4_tdc_control/calib1_q[14]
                                                       f4_tdc_control/calib1_q_9
    -------------------------------------------------  ---------------------------
    Total                                     10.033ns (1.590ns logic, 8.443ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  9.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_tdc_control/addr_q_1 (FF)
  Destination:          f4_tdc_control/calib1_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.033ns (Levels of Logic = 3)
  Clock Path Skew:      -0.086ns (0.626 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_tdc_control/addr_q_1 to f4_tdc_control/calib1_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y55.CQ       Tcko                  0.525   f4_tdc_control/addr_q[1]
                                                       f4_tdc_control/addr_q_1
    SLICE_X3Y54.D6       net (fanout=17)       0.843   f4_tdc_control/addr_q[1]
    SLICE_X3Y54.D        Tilo                  0.259   f4_tdc_control/_n0400_inv1
                                                       f4_tdc_control/_n0400_inv11
    SLICE_X9Y38.C6       net (fanout=4)        2.573   f4_tdc_control/_n0400_inv1
    SLICE_X9Y38.C        Tilo                  0.259   f4_tdc_control/calib2_q[3]
                                                       f4_tdc_control/_n0400_inv21
    SLICE_X3Y58.C2       net (fanout=2)        2.593   f4_tdc_control/_n0400_inv2
    SLICE_X3Y58.C        Tilo                  0.259   f4_tdc_control/N242
                                                       f4_tdc_control/_n0400_inv1
    SLICE_X8Y36.CE       net (fanout=3)        2.434   f4_tdc_control/_n0400_inv
    SLICE_X8Y36.CLK      Tceck                 0.288   f4_tdc_control/calib1_q[14]
                                                       f4_tdc_control/calib1_q_11
    -------------------------------------------------  ---------------------------
    Total                                     10.033ns (1.590ns logic, 8.443ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  9.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_tdc_control/addr_q_1 (FF)
  Destination:          f4_tdc_control/calib1_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.029ns (Levels of Logic = 3)
  Clock Path Skew:      -0.086ns (0.626 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_tdc_control/addr_q_1 to f4_tdc_control/calib1_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y55.CQ       Tcko                  0.525   f4_tdc_control/addr_q[1]
                                                       f4_tdc_control/addr_q_1
    SLICE_X3Y54.D6       net (fanout=17)       0.843   f4_tdc_control/addr_q[1]
    SLICE_X3Y54.D        Tilo                  0.259   f4_tdc_control/_n0400_inv1
                                                       f4_tdc_control/_n0400_inv11
    SLICE_X9Y38.C6       net (fanout=4)        2.573   f4_tdc_control/_n0400_inv1
    SLICE_X9Y38.C        Tilo                  0.259   f4_tdc_control/calib2_q[3]
                                                       f4_tdc_control/_n0400_inv21
    SLICE_X3Y58.C2       net (fanout=2)        2.593   f4_tdc_control/_n0400_inv2
    SLICE_X3Y58.C        Tilo                  0.259   f4_tdc_control/N242
                                                       f4_tdc_control/_n0400_inv1
    SLICE_X8Y36.CE       net (fanout=3)        2.434   f4_tdc_control/_n0400_inv
    SLICE_X8Y36.CLK      Tceck                 0.284   f4_tdc_control/calib1_q[14]
                                                       f4_tdc_control/calib1_q_13
    -------------------------------------------------  ---------------------------
    Total                                     10.029ns (1.586ns logic, 8.443ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  9.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f4_tdc_control/addr_q_1 (FF)
  Destination:          f4_tdc_control/calib1_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.027ns (Levels of Logic = 3)
  Clock Path Skew:      -0.086ns (0.626 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f4_tdc_control/addr_q_1 to f4_tdc_control/calib1_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y55.CQ       Tcko                  0.525   f4_tdc_control/addr_q[1]
                                                       f4_tdc_control/addr_q_1
    SLICE_X3Y54.D6       net (fanout=17)       0.843   f4_tdc_control/addr_q[1]
    SLICE_X3Y54.D        Tilo                  0.259   f4_tdc_control/_n0400_inv1
                                                       f4_tdc_control/_n0400_inv11
    SLICE_X9Y38.C6       net (fanout=4)        2.573   f4_tdc_control/_n0400_inv1
    SLICE_X9Y38.C        Tilo                  0.259   f4_tdc_control/calib2_q[3]
                                                       f4_tdc_control/_n0400_inv21
    SLICE_X3Y58.C2       net (fanout=2)        2.593   f4_tdc_control/_n0400_inv2
    SLICE_X3Y58.C        Tilo                  0.259   f4_tdc_control/N242
                                                       f4_tdc_control/_n0400_inv1
    SLICE_X8Y36.CE       net (fanout=3)        2.434   f4_tdc_control/_n0400_inv
    SLICE_X8Y36.CLK      Tceck                 0.282   f4_tdc_control/calib1_q[14]
                                                       f4_tdc_control/calib1_q_15
    -------------------------------------------------  ---------------------------
    Total                                     10.027ns (1.584ns logic, 8.443ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_13_o_wide_mux_193_OUT1/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_13_o_wide_mux_193_OUT1/CLKA
  Location pin: RAMB16_X0Y12.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_13_o_wide_mux_193_OUT2/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_13_o_wide_mux_193_OUT2/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_13_o_wide_mux_193_OUT3/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_13_o_wide_mux_193_OUT3/CLKA
  Location pin: RAMB16_X0Y16.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_13_o_wide_mux_193_OUT4/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_13_o_wide_mux_193_OUT4/CLKA
  Location pin: RAMB16_X0Y10.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_13_o_wide_mux_187_OUT1/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_13_o_wide_mux_187_OUT1/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_13_o_wide_mux_187_OUT2/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_13_o_wide_mux_187_OUT2/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_13_o_wide_mux_187_OUT3/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_13_o_wide_mux_187_OUT3/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_13_o_wide_mux_187_OUT4/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_13_o_wide_mux_187_OUT4/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_13_o_wide_mux_199_OUT1/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_13_o_wide_mux_199_OUT1/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_13_o_wide_mux_199_OUT2/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_13_o_wide_mux_199_OUT2/CLKA
  Location pin: RAMB16_X1Y24.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_13_o_wide_mux_199_OUT3/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_13_o_wide_mux_199_OUT3/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_13_o_wide_mux_199_OUT4/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_13_o_wide_mux_199_OUT4/CLKA
  Location pin: RAMB16_X1Y26.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_13_o_wide_mux_211_OUT1/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_13_o_wide_mux_211_OUT1/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_13_o_wide_mux_211_OUT2/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_13_o_wide_mux_211_OUT2/CLKA
  Location pin: RAMB16_X0Y24.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_13_o_wide_mux_211_OUT3/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_13_o_wide_mux_211_OUT3/CLKA
  Location pin: RAMB16_X0Y22.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_13_o_wide_mux_211_OUT4/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_13_o_wide_mux_211_OUT4/CLKA
  Location pin: RAMB16_X0Y26.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_13_o_wide_mux_205_OUT1/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_13_o_wide_mux_205_OUT1/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_13_o_wide_mux_205_OUT2/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_13_o_wide_mux_205_OUT2/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_13_o_wide_mux_205_OUT3/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_13_o_wide_mux_205_OUT3/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_13_o_wide_mux_205_OUT4/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_13_o_wide_mux_205_OUT4/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f1_addrs[11]_X_13_o_wide_mux_182_OUT1/CLKA
  Logical resource: mems_rom/Mram_f1_addrs[11]_X_13_o_wide_mux_182_OUT1/CLKA
  Location pin: RAMB16_X0Y28.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f1_addrs[11]_X_13_o_wide_mux_182_OUT2/CLKA
  Logical resource: mems_rom/Mram_f1_addrs[11]_X_13_o_wide_mux_182_OUT2/CLKA
  Location pin: RAMB16_X1Y28.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f1_addrs[11]_X_13_o_wide_mux_182_OUT3/CLKA
  Logical resource: mems_rom/Mram_f1_addrs[11]_X_13_o_wide_mux_182_OUT3/CLKA
  Location pin: RAMB16_X1Y30.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f1_addrs[11]_X_13_o_wide_mux_182_OUT4/CLKA
  Logical resource: mems_rom/Mram_f1_addrs[11]_X_13_o_wide_mux_182_OUT4/CLKA
  Location pin: RAMB16_X0Y30.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_8/CLK0
  Logical resource: f5_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X1Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_10/CLK0
  Logical resource: f6_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X11Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_0/CLK0
  Logical resource: f1_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X11Y3.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_2/CLK0
  Logical resource: f2_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X12Y31.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_4/CLK0
  Logical resource: f3_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X0Y28.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.696|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 59165 paths, 0 nets, and 11044 connections

Design statistics:
   Minimum period:  10.696ns{1}   (Maximum frequency:  93.493MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Feb 17 00:11:40 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 442 MB



