<module HW_revision="" XML_version="1" description="System Clock FLLPLUS" id="System Clock FLLPLUS">
<register acronym="SCFI0" description="System Clock Frequency Integrator 0" id="SCFI0" offset=" 0x0050" width="8">
<bitfield begin="2" description="fDCOCLK =   1.4-12MHz" end="2" id="FN_2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="fDCOCLK =   2.2-17Mhz" end="3" id="FN_3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="fDCOCLK =   3.2-25Mhz" end="4" id="FN_4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="fDCOCLK =     5-40Mhz" end="5" id="FN_8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="Loop Divider Bit : 0" end="6" id="FLLD" range="" resetval="0" rwaccess="RW" width="2">
<bitenum description="Multiply Selected Loop Freq. By 1" id="FLLD_1" token="FLLD_1" value="1"></bitenum>
<bitenum description="Multiply Selected Loop Freq. By 2" id="FLLD_2" token="FLLD_2" value="2"></bitenum>
<bitenum description="Multiply Selected Loop Freq. By 4" id="FLLD_4" token="FLLD_4" value="4"></bitenum>
<bitenum description="Multiply Selected Loop Freq. By 8" id="FLLD_8" token="FLLD_8" value="8"></bitenum></bitfield></register>
<register acronym="SCFI1" description="System Clock Frequency Integrator 1" id="SCFI1" offset=" 0x0051" width="8"></register>
<register acronym="SCFQCTL" description="System Clock Frequency Control" id="SCFQCTL" offset=" 0x0052" width="8"></register>
<register acronym="FLL_CTL0" description="FLL+ Control 0" id="FLL_CTL0" offset=" 0x0053" width="8">
<bitfield begin="0" description="DCO Fault Flag" end="0" id="DCOF" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="Low Frequency Oscillator Fault Flag" end="1" id="LFOF" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="High Frequency Oscillator 1 Fault Flag" end="2" id="XT1OF" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="High Frequency Oscillator 2 Fault Flag" end="3" id="XT2OF" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="XIN/XOUT Cap 0" end="4" id="OSCCAP" range="" resetval="0" rwaccess="RW" width="2">
<bitenum description="XIN Cap = XOUT Cap: 0" id="OSCCAP_0" token="OSCCAP_0" value="0"></bitenum>
<bitenum description="XIN Cap = XOUT Cap: 1" id="OSCCAP_1" token="OSCCAP_1" value="1"></bitenum>
<bitenum description="XIN Cap = XOUT Cap: 2" id="OSCCAP_2" token="OSCCAP_2" value="2"></bitenum>
<bitenum description="XIN Cap = XOUT Cap: 3" id="OSCCAP_3" token="OSCCAP_3" value="3"></bitenum></bitfield>
<bitfield begin="6" description="1: Selects high-freq. oscillator" end="6" id="XTS_FLL" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="DCO+ Enable" end="7" id="DCOPLUS" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="FLL_CTL1" description="FLL+ Control 1" id="FLL_CTL1" offset=" 0x0054" width="8">
<bitfield begin="1" description="FLL+ Divide Px.x/ACLK 0" end="0" id="FLL_DIV" range="" resetval="0" rwaccess="RW" width="2">
<bitenum description="FLL+ Divide Px.x/ACLK By 1" id="FLL_DIV_1" token="FLL_DIV_1" value="1"></bitenum>
<bitenum description="FLL+ Divide Px.x/ACLK By 2" id="FLL_DIV_2" token="FLL_DIV_2" value="2"></bitenum>
<bitenum description="FLL+ Divide Px.x/ACLK By 4" id="FLL_DIV_4" token="FLL_DIV_4" value="4"></bitenum>
<bitenum description="FLL+ Divide Px.x/ACLK By 8" id="FLL_DIV_8" token="FLL_DIV_8" value="8"></bitenum></bitfield>
<bitfield begin="2" description="Peripheral Module Clock Source (0: DCO" end="2" id="SELS" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="MCLK Source Select 0" end="3" id="SELM0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="MCLK Source Select 1" end="4" id="SELM1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="High Frequency Oscillator 2 (XT2) disable" end="5" id="XT2OFF" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="Peripheral Module Clock (SMCLK) disable" end="6" id="SMCLKOFF" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="Enable Digital input for LF clock" end="7" id="LFXT1DIG" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="FLL_CTL2" description="FLL+ Control 2" id="FLL_CTL2" offset=" 0x0055" width="8">
<bitfield begin="7" description="Mode 0 for XT2" end="6" id="XT2S" range="" resetval="0" rwaccess="RW" width="2">
<bitenum description="Mode 0 for XT2 : 0.4 - 1 MHz" id="XT2S_0" token="XT2S_0" value="0"></bitenum>
<bitenum description="Mode 1 for XT2 : 1 - 4 MHz" id="XT2S_1" token="XT2S_1" value="1"></bitenum>
<bitenum description="Mode 2 for XT2 : 2 - 16 MHz" id="XT2S_2" token="XT2S_2" value="2"></bitenum>
<bitenum description="Mode 3 for XT2 : Digital input signal" id="XT2S_3" token="XT2S_3" value="3"></bitenum></bitfield></register>
</module>