Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> 
Reading design: CalculateVDD.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CalculateVDD.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CalculateVDD"
Output Format                      : NGC
Target Device                      : xc4vsx25-10-ff668

---- Source Options
Top Module Name                    : CalculateVDD
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 32
Number of Regional Clock Buffers   : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/user/workspace/mlx90640_fpga/p_fphdl_package3.vhd" in Library work.
WARNING:HDLParsers:523 - "/home/user/workspace/mlx90640_fpga/p_fphdl_package3.vhd" Line 84. The function ap_slv2int does not contain any return statement.
WARNING:HDLParsers:3350 - "/home/user/workspace/mlx90640_fpga/p_fphdl_package3.vhd" Line 112. Null range: -2 downto -1
WARNING:HDLParsers:3350 - "/home/user/workspace/mlx90640_fpga/p_fphdl_package3.vhd" Line 116. Null range: -2 downto 0
WARNING:HDLParsers:523 - "/home/user/workspace/mlx90640_fpga/p_fphdl_package3.vhd" Line 140. The function to_string_1 does not contain any return statement.
Architecture p_fphdl_package3 of Entity p_fphdl_package3 is up to date.
Compiling vhdl file "/home/user/workspace/mlx90640_fpga/ExtractVDDParameters_process_p0.vhd" in Library work.
Architecture behavioral of Entity extractvddparameters_process_p0 is up to date.
Compiling vhdl file "/home/user/workspace/mlx90640_fpga/CalculateVDD_process_p0.vhd" in Library work.
Entity <calculatevdd_process_p0> compiled.
Entity <calculatevdd_process_p0> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/user/workspace/mlx90640_fpga/CalculateVDD_pow2_2bit.vhd" in Library work.
Architecture behavioral of Entity calculatevdd_pow2_2bit is up to date.
Compiling vhdl file "/home/user/workspace/mlx90640_fpga/CalculateVDD.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_calculatevdd is up to date.
Architecture behavioral of Entity extractvddparameters_muser_calculatevdd is up to date.
Architecture behavioral of Entity calculatevdd is up to date.
Compiling vhdl file "/home/user/workspace/mlx90640_fpga/ExtractVDDParameters.vhf" in Library work.
Architecture behavioral of Entity extractvddparameters is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <CalculateVDD> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1_MXILINX_CalculateVDD> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CalculateVDD_process_p0> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CalculateVDD_pow2_2bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ExtractVDDParameters_MUSER_CalculateVDD> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ExtractVDDParameters_process_p0> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <CalculateVDD> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  MUX_i2c_ena_1325" for instance <MUX_i2c_ena> in unit <CalculateVDD>.
    Set user-defined property "HU_SET =  XLXI_14_0_1312" for instance <XLXI_14_0> in unit <CalculateVDD>.
    Set user-defined property "HU_SET =  XLXI_14_1_1311" for instance <XLXI_14_1> in unit <CalculateVDD>.
    Set user-defined property "HU_SET =  XLXI_14_2_1310" for instance <XLXI_14_2> in unit <CalculateVDD>.
    Set user-defined property "HU_SET =  XLXI_14_3_1309" for instance <XLXI_14_3> in unit <CalculateVDD>.
    Set user-defined property "HU_SET =  XLXI_14_4_1308" for instance <XLXI_14_4> in unit <CalculateVDD>.
    Set user-defined property "HU_SET =  XLXI_14_5_1307" for instance <XLXI_14_5> in unit <CalculateVDD>.
    Set user-defined property "HU_SET =  XLXI_14_6_1306" for instance <XLXI_14_6> in unit <CalculateVDD>.
    Set user-defined property "HU_SET =  XLXI_14_7_1305" for instance <XLXI_14_7> in unit <CalculateVDD>.
    Set user-defined property "HU_SET =  XLXI_16_0_1324" for instance <XLXI_16_0> in unit <CalculateVDD>.
    Set user-defined property "HU_SET =  XLXI_16_1_1323" for instance <XLXI_16_1> in unit <CalculateVDD>.
    Set user-defined property "HU_SET =  XLXI_16_2_1322" for instance <XLXI_16_2> in unit <CalculateVDD>.
    Set user-defined property "HU_SET =  XLXI_16_3_1321" for instance <XLXI_16_3> in unit <CalculateVDD>.
    Set user-defined property "HU_SET =  XLXI_16_4_1320" for instance <XLXI_16_4> in unit <CalculateVDD>.
    Set user-defined property "HU_SET =  XLXI_16_5_1319" for instance <XLXI_16_5> in unit <CalculateVDD>.
    Set user-defined property "HU_SET =  XLXI_16_6_1318" for instance <XLXI_16_6> in unit <CalculateVDD>.
    Set user-defined property "HU_SET =  XLXI_16_7_1317" for instance <XLXI_16_7> in unit <CalculateVDD>.
    Set user-defined property "HU_SET =  XLXI_16_8_1316" for instance <XLXI_16_8> in unit <CalculateVDD>.
    Set user-defined property "HU_SET =  XLXI_16_9_1315" for instance <XLXI_16_9> in unit <CalculateVDD>.
    Set user-defined property "HU_SET =  XLXI_16_10_1314" for instance <XLXI_16_10> in unit <CalculateVDD>.
    Set user-defined property "HU_SET =  XLXI_16_11_1313" for instance <XLXI_16_11> in unit <CalculateVDD>.
Entity <CalculateVDD> analyzed. Unit <CalculateVDD> generated.

Analyzing Entity <M2_1_MXILINX_CalculateVDD> in library <work> (Architecture <behavioral>).
Entity <M2_1_MXILINX_CalculateVDD> analyzed. Unit <M2_1_MXILINX_CalculateVDD> generated.

Analyzing Entity <CalculateVDD_process_p0> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <out_resolutionreg> in unit <CalculateVDD_process_p0> has a constant value of 10 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <addfpb> in unit <CalculateVDD_process_p0> has a constant value of 01000000010100110011001100110011 during circuit operation. The register is replaced by logic.
Entity <CalculateVDD_process_p0> analyzed. Unit <CalculateVDD_process_p0> generated.

Analyzing Entity <CalculateVDD_pow2_2bit> in library <work> (Architecture <behavioral>).
Entity <CalculateVDD_pow2_2bit> analyzed. Unit <CalculateVDD_pow2_2bit> generated.

Analyzing Entity <ExtractVDDParameters_MUSER_CalculateVDD> in library <work> (Architecture <behavioral>).
    Set user-defined property "DOA_REG =  0" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "DOB_REG =  0" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_00 =  4360000043400000432000004300000042c00000428000004200000000000000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_01 =  43f0000043e0000043d0000043c0000043b0000043a000004390000043800000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_02 =  4438000044300000442800004420000044180000441000004408000044000000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_03 =  4478000044700000446800004460000044580000445000004448000044400000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_04 =  449c0000449800004494000044900000448c0000448800004484000044800000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_05 =  44bc000044b8000044b4000044b0000044ac000044a8000044a4000044a00000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_06 =  44dc000044d8000044d4000044d0000044cc000044c8000044c4000044c00000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_07 =  44fc000044f8000044f4000044f0000044ec000044e8000044e4000044e00000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_08 =  450e0000450c0000450a00004508000045060000450400004502000045000000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_09 =  451e0000451c0000451a00004518000045160000451400004512000045100000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_0A =  452e0000452c0000452a00004528000045260000452400004522000045200000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_0B =  453e0000453c0000453a00004538000045360000453400004532000045300000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_0C =  454e0000454c0000454a00004548000045460000454400004542000045400000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_0D =  455e0000455c0000455a00004558000045560000455400004552000045500000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_0E =  456e0000456c0000456a00004568000045660000456400004562000045600000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_0F =  457e0000457c0000457a00004578000045760000457400004572000045700000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_10 =  c5720000c5740000c5760000c5780000c57a0000c57c0000c57e0000c5800000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_11 =  c5620000c5640000c5660000c5680000c56a0000c56c0000c56e0000c5700000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_12 =  c5520000c5540000c5560000c5580000c55a0000c55c0000c55e0000c5600000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_13 =  c5420000c5440000c5460000c5480000c54a0000c54c0000c54e0000c5500000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_14 =  c5320000c5340000c5360000c5380000c53a0000c53c0000c53e0000c5400000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_15 =  c5220000c5240000c5260000c5280000c52a0000c52c0000c52e0000c5300000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_16 =  c5120000c5140000c5160000c5180000c51a0000c51c0000c51e0000c5200000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_17 =  c5020000c5040000c5060000c5080000c50a0000c50c0000c50e0000c5100000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_18 =  c4e40000c4e80000c4ec0000c4f00000c4f40000c4f80000c4fc0000c5000000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_19 =  c4c40000c4c80000c4cc0000c4d00000c4d40000c4d80000c4dc0000c4e00000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_1A =  c4a40000c4a80000c4ac0000c4b00000c4b40000c4b80000c4bc0000c4c00000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_1B =  c4840000c4880000c48c0000c4900000c4940000c4980000c49c0000c4a00000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_1C =  c4480000c4500000c4580000c4600000c4680000c4700000c4780000c4800000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_1D =  c4080000c4100000c4180000c4200000c4280000c4300000c4380000c4400000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_1E =  c3900000c3a00000c3b00000c3c00000c3d00000c3e00000c3f00000c4000000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_1F =  c2000000c2800000c2c00000c3000000c3200000c3400000c3600000c3800000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_20 =  c67c8000c67d0000c67d8000c67e0000c67e8000c67f0000c67f8000c6800000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_21 =  c6788000c6790000c6798000c67a0000c67a8000c67b0000c67b8000c67c0000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_22 =  c6748000c6750000c6758000c6760000c6768000c6770000c6778000c6780000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_23 =  c6708000c6710000c6718000c6720000c6728000c6730000c6738000c6740000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_24 =  c66c8000c66d0000c66d8000c66e0000c66e8000c66f0000c66f8000c6700000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_25 =  c6688000c6690000c6698000c66a0000c66a8000c66b0000c66b8000c66c0000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_26 =  c6648000c6650000c6658000c6660000c6668000c6670000c6678000c6680000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_27 =  c6608000c6610000c6618000c6620000c6628000c6630000c6638000c6640000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_28 =  c65c8000c65d0000c65d8000c65e0000c65e8000c65f0000c65f8000c6600000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_29 =  c6588000c6590000c6598000c65a0000c65a8000c65b0000c65b8000c65c0000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_2A =  c6548000c6550000c6558000c6560000c6568000c6570000c6578000c6580000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_2B =  c6508000c6510000c6518000c6520000c6528000c6530000c6538000c6540000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_2C =  c64c8000c64d0000c64d8000c64e0000c64e8000c64f0000c64f8000c6500000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_2D =  c6488000c6490000c6498000c64a0000c64a8000c64b0000c64b8000c64c0000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_2E =  c6448000c6450000c6458000c6460000c6468000c6470000c6478000c6480000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_2F =  c6408000c6410000c6418000c6420000c6428000c6430000c6438000c6440000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_30 =  c63c8000c63d0000c63d8000c63e0000c63e8000c63f0000c63f8000c6400000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_31 =  c6388000c6390000c6398000c63a0000c63a8000c63b0000c63b8000c63c0000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_32 =  c6348000c6350000c6358000c6360000c6368000c6370000c6378000c6380000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_33 =  c6308000c6310000c6318000c6320000c6328000c6330000c6338000c6340000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_34 =  c62c8000c62d0000c62d8000c62e0000c62e8000c62f0000c62f8000c6300000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_35 =  c6288000c6290000c6298000c62a0000c62a8000c62b0000c62b8000c62c0000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_36 =  c6248000c6250000c6258000c6260000c6268000c6270000c6278000c6280000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_37 =  c6208000c6210000c6218000c6220000c6228000c6230000c6238000c6240000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_38 =  c61c8000c61d0000c61d8000c61e0000c61e8000c61f0000c61f8000c6200000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_39 =  c6188000c6190000c6198000c61a0000c61a8000c61b0000c61b8000c61c0000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_3A =  c6148000c6150000c6158000c6160000c6168000c6170000c6178000c6180000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_3B =  c6108000c6110000c6118000c6120000c6128000c6130000c6138000c6140000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_3C =  c60c8000c60d0000c60d8000c60e0000c60e8000c60f0000c60f8000c6100000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_3D =  c6088000c6090000c6098000c60a0000c60a8000c60b0000c60b8000c60c0000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_3E =  c6048000c6050000c6058000c6060000c6068000c6070000c6078000c6080000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_3F =  c6008000c6010000c6018000c6020000c6028000c6030000c6038000c6040000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_A =  000000000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_B =  000000000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INIT_FILE =  NONE" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INVERT_CLK_DOA_REG =  FALSE" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "INVERT_CLK_DOB_REG =  FALSE" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "RAM_EXTENSION_A =  NONE" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "RAM_EXTENSION_B =  NONE" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "READ_WIDTH_A =  36" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "READ_WIDTH_B =  36" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "SIM_COLLISION_CHECK =  NONE" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "SRVAL_A =  000000000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "SRVAL_B =  000000000" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "WRITE_WIDTH_A =  0" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Set user-defined property "WRITE_WIDTH_B =  0" for instance <MEM_KVDD_VDD25> in unit <ExtractVDDParameters_MUSER_CalculateVDD>.
Entity <ExtractVDDParameters_MUSER_CalculateVDD> analyzed. Unit <ExtractVDDParameters_MUSER_CalculateVDD> generated.

Analyzing Entity <ExtractVDDParameters_process_p0> in library <work> (Architecture <behavioral>).
Entity <ExtractVDDParameters_process_p0> analyzed. Unit <ExtractVDDParameters_process_p0> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CalculateVDD_process_p0>.
    Related source file is "/home/user/workspace/mlx90640_fpga/CalculateVDD_process_p0.vhd".
WARNING:Xst:647 - Input <addfprdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <subfprdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mulfprdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <divfprdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fixed2floatrdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <addfpond> equivalent to <addfpce> has been removed
    Register <divfpond> equivalent to <divfpce> has been removed
    Register <fixed2floatond> equivalent to <fixed2floatce> has been removed
    Register <mulfpond> equivalent to <mulfpce> has been removed
    Register <subfpond> equivalent to <subfpce> has been removed
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 24                                             |
    | Transitions        | 32                                             |
    | Inputs             | 7                                              |
    | Outputs            | 28                                             |
    | Clock              | i_clock                   (rising_edge)        |
    | Reset              | i_reset                   (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <mulfpce>.
    Found 2-bit register for signal <out_resolutionee>.
    Found 1-bit register for signal <ExtractVDDParameters_mux>.
    Found 1-bit register for signal <addfpsclr>.
    Found 1-bit register for signal <divfpsclr>.
    Found 32-bit register for signal <addfpa>.
    Found 1-bit register for signal <o_rdy>.
    Found 1-bit register for signal <fixed2floatsclr>.
    Found 1-bit register for signal <addfpce>.
    Found 1-bit register for signal <subfpce>.
    Found 32-bit register for signal <subfpa>.
    Found 32-bit register for signal <subfpb>.
    Found 1-bit register for signal <divfpce>.
    Found 32-bit register for signal <o_Vdd>.
    Found 32-bit register for signal <divfpa>.
    Found 32-bit register for signal <divfpb>.
    Found 1-bit register for signal <ExtractVDDParameters_run>.
    Found 32-bit register for signal <mulfpa>.
    Found 32-bit register for signal <mulfpb>.
    Found 1-bit register for signal <mulfpsclr>.
    Found 1-bit register for signal <fixed2floatce>.
    Found 64-bit register for signal <fixed2floata>.
    Found 1-bit register for signal <subfpsclr>.
    Found 1-bit register for signal <addfp_rdy>.
    Found 1-bit register for signal <addfp_run>.
    Found 4-bit up counter for signal <addfp_wait>.
    Found 1-bit register for signal <divfp_rdy>.
    Found 1-bit register for signal <divfp_run>.
    Found 5-bit up counter for signal <divfp_wait>.
    Found 1-bit register for signal <fi2fl_rdy>.
    Found 1-bit register for signal <fi2fl_run>.
    Found 3-bit up counter for signal <fi2fl_wait>.
    Found 32-bit register for signal <fttmp1>.
    Found 32-bit register for signal <fttmp2>.
    Found 12-bit register for signal <i2c_mem_addra_internal>.
    Found 1-bit register for signal <i2c_mem_ena_internal>.
    Found 1-bit register for signal <mulfp_rdy>.
    Found 1-bit register for signal <mulfp_run>.
    Found 4-bit up counter for signal <mulfp_wait>.
    Found 16-bit register for signal <ram072a>.
    Found 1-bit register for signal <subfp_rdy>.
    Found 1-bit register for signal <subfp_run>.
    Found 4-bit up counter for signal <subfp_wait>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   5 Counter(s).
	inferred 438 D-type flip-flop(s).
Unit <CalculateVDD_process_p0> synthesized.


Synthesizing Unit <CalculateVDD_pow2_2bit>.
    Related source file is "/home/user/workspace/mlx90640_fpga/CalculateVDD_pow2_2bit.vhd".
    Found 4x32-bit ROM for signal <pow2x>.
    Summary:
	inferred   1 ROM(s).
Unit <CalculateVDD_pow2_2bit> synthesized.


Synthesizing Unit <ExtractVDDParameters_process_p0>.
    Related source file is "/home/user/workspace/mlx90640_fpga/ExtractVDDParameters_process_p0.vhd".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 10                                             |
    | Inputs             | 1                                              |
    | Outputs            | 11                                             |
    | Clock              | i_clock                   (rising_edge)        |
    | Reset              | i_reset                   (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit register for signal <i2c_mem_addra>.
    Found 1-bit register for signal <o_rdy>.
    Found 15-bit register for signal <address_vdd25>.
    Found 32-bit register for signal <o_kvdd>.
    Found 1-bit register for signal <i2c_mem_ena>.
    Found 32-bit register for signal <o_vdd25>.
    Found 15-bit register for signal <address_kvdd>.
    Found 16-bit register for signal <ee2433>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 124 D-type flip-flop(s).
Unit <ExtractVDDParameters_process_p0> synthesized.


Synthesizing Unit <M2_1_MXILINX_CalculateVDD>.
    Related source file is "/home/user/workspace/mlx90640_fpga/CalculateVDD.vhf".
Unit <M2_1_MXILINX_CalculateVDD> synthesized.


Synthesizing Unit <ExtractVDDParameters_MUSER_CalculateVDD>.
    Related source file is "/home/user/workspace/mlx90640_fpga/CalculateVDD.vhf".
Unit <ExtractVDDParameters_MUSER_CalculateVDD> synthesized.


Synthesizing Unit <CalculateVDD>.
    Related source file is "/home/user/workspace/mlx90640_fpga/CalculateVDD.vhf".
Unit <CalculateVDD> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 4x32-bit ROM                                          : 2
# Counters                                             : 5
 3-bit up counter                                      : 1
 4-bit up counter                                      : 3
 5-bit up counter                                      : 1
# Registers                                            : 76
 1-bit register                                        : 58
 12-bit register                                       : 2
 15-bit register                                       : 2
 2-bit register                                        : 1
 32-bit register                                       : 12
 64-bit register                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <XLXI_6/XLXI_197/state/FSM> on signal <state[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 0000  | 000000001
 0001  | 000000010
 0010  | 000000100
 0011  | 000001000
 0100  | 000010000
 0101  | 000100000
 0110  | 001000000
 0111  | 010000000
 1000  | 100000000
--------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <XLXI_1/state/FSM> on signal <state[1:24]> with one-hot encoding.
-----------------------------------
 State | Encoding
-----------------------------------
 00000 | 000000000000000000000001
 00001 | 000000000000000000000010
 00010 | 000000000000000000000100
 00011 | 000000000000000000001000
 00100 | 000000000000000000010000
 00101 | 000000000000000000100000
 00110 | 000000000000000001000000
 00111 | 000000000000000010000000
 01000 | 000000000000000100000000
 01001 | 000000000000001000000000
 01010 | 000000000000010000000000
 01011 | 000000000000100000000000
 01100 | 000000000001000000000000
 01101 | 000000000010000000000000
 01110 | 000000000100000000000000
 01111 | 000000001000000000000000
 10000 | 000000010000000000000000
 10001 | 000000100000000000000000
 10010 | 000001000000000000000000
 10011 | 000010000000000000000000
 10100 | 000100000000000000000000
 10101 | 001000000000000000000000
 10110 | 010000000000000000000000
 10111 | 100000000000000000000000
-----------------------------------
INFO:Xst:2261 - The FF/Latch <fixed2floata_0> in Unit <XLXI_1> is equivalent to the following 28 FFs/Latches, which will be removed : <fixed2floata_1> <fixed2floata_2> <fixed2floata_3> <fixed2floata_4> <fixed2floata_5> <fixed2floata_6> <fixed2floata_7> <fixed2floata_8> <fixed2floata_9> <fixed2floata_10> <fixed2floata_11> <fixed2floata_12> <fixed2floata_13> <fixed2floata_14> <fixed2floata_15> <fixed2floata_16> <fixed2floata_17> <fixed2floata_18> <fixed2floata_19> <fixed2floata_20> <fixed2floata_21> <fixed2floata_22> <fixed2floata_23> <fixed2floata_24> <fixed2floata_25> <fixed2floata_26> <fixed2floata_27> <fixed2floata_28> 
INFO:Xst:2261 - The FF/Latch <fixed2floata_44> in Unit <XLXI_1> is equivalent to the following 19 FFs/Latches, which will be removed : <fixed2floata_45> <fixed2floata_46> <fixed2floata_47> <fixed2floata_48> <fixed2floata_49> <fixed2floata_50> <fixed2floata_51> <fixed2floata_52> <fixed2floata_53> <fixed2floata_54> <fixed2floata_55> <fixed2floata_56> <fixed2floata_57> <fixed2floata_58> <fixed2floata_59> <fixed2floata_60> <fixed2floata_61> <fixed2floata_62> <fixed2floata_63> 
INFO:Xst:2261 - The FF/Latch <address_kvdd_0> in Unit <XLXI_197> is equivalent to the following 12 FFs/Latches, which will be removed : <address_kvdd_1> <address_kvdd_2> <address_kvdd_3> <address_kvdd_4> <address_kvdd_13> <address_kvdd_14> <address_vdd25_0> <address_vdd25_1> <address_vdd25_2> <address_vdd25_3> <address_vdd25_4> <address_vdd25_14> 
WARNING:Xst:1710 - FF/Latch <i2c_mem_addra_internal_1> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_mem_addra_internal_3> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_mem_addra_internal_8> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_mem_addra_internal_9> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fixed2floata_0> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_mem_addra_3> (without init value) has a constant value of 0 in block <XLXI_197>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_mem_addra_4> (without init value) has a constant value of 0 in block <XLXI_197>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_mem_addra_7> (without init value) has a constant value of 0 in block <XLXI_197>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_mem_addra_8> (without init value) has a constant value of 0 in block <XLXI_197>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_mem_addra_9> (without init value) has a constant value of 0 in block <XLXI_197>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_mem_addra_10> (without init value) has a constant value of 0 in block <XLXI_197>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_mem_addra_11> (without init value) has a constant value of 0 in block <XLXI_197>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_kvdd_0> (without init value) has a constant value of 0 in block <XLXI_197>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <address_vdd25<14:14>> (without init value) have a constant value of 0 in block <ExtractVDDParameters_process_p0>.
WARNING:Xst:2404 -  FFs/Latches <address_kvdd<14:13>> (without init value) have a constant value of 0 in block <ExtractVDDParameters_process_p0>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 2
 4x32-bit ROM                                          : 2
# Counters                                             : 5
 3-bit up counter                                      : 1
 4-bit up counter                                      : 3
 5-bit up counter                                      : 1
# Registers                                            : 559
 Flip-Flops                                            : 559

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <fixed2floata_28> (without init value) has a constant value of 0 in block <CalculateVDD_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_27> (without init value) has a constant value of 0 in block <CalculateVDD_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_26> (without init value) has a constant value of 0 in block <CalculateVDD_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_25> (without init value) has a constant value of 0 in block <CalculateVDD_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_24> (without init value) has a constant value of 0 in block <CalculateVDD_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_23> (without init value) has a constant value of 0 in block <CalculateVDD_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_22> (without init value) has a constant value of 0 in block <CalculateVDD_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_21> (without init value) has a constant value of 0 in block <CalculateVDD_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_20> (without init value) has a constant value of 0 in block <CalculateVDD_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_19> (without init value) has a constant value of 0 in block <CalculateVDD_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_18> (without init value) has a constant value of 0 in block <CalculateVDD_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_17> (without init value) has a constant value of 0 in block <CalculateVDD_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_16> (without init value) has a constant value of 0 in block <CalculateVDD_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_15> (without init value) has a constant value of 0 in block <CalculateVDD_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_14> (without init value) has a constant value of 0 in block <CalculateVDD_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_13> (without init value) has a constant value of 0 in block <CalculateVDD_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_addra_internal_1> (without init value) has a constant value of 0 in block <CalculateVDD_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_addra_internal_3> (without init value) has a constant value of 0 in block <CalculateVDD_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_addra_internal_8> (without init value) has a constant value of 0 in block <CalculateVDD_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_addra_internal_9> (without init value) has a constant value of 0 in block <CalculateVDD_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_0> (without init value) has a constant value of 0 in block <CalculateVDD_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_1> (without init value) has a constant value of 0 in block <CalculateVDD_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_2> (without init value) has a constant value of 0 in block <CalculateVDD_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_3> (without init value) has a constant value of 0 in block <CalculateVDD_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_4> (without init value) has a constant value of 0 in block <CalculateVDD_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_5> (without init value) has a constant value of 0 in block <CalculateVDD_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_6> (without init value) has a constant value of 0 in block <CalculateVDD_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_7> (without init value) has a constant value of 0 in block <CalculateVDD_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_8> (without init value) has a constant value of 0 in block <CalculateVDD_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_9> (without init value) has a constant value of 0 in block <CalculateVDD_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_10> (without init value) has a constant value of 0 in block <CalculateVDD_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_11> (without init value) has a constant value of 0 in block <CalculateVDD_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_12> (without init value) has a constant value of 0 in block <CalculateVDD_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_vdd25_4> (without init value) has a constant value of 0 in block <ExtractVDDParameters_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_vdd25_3> (without init value) has a constant value of 0 in block <ExtractVDDParameters_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_vdd25_2> (without init value) has a constant value of 0 in block <ExtractVDDParameters_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_vdd25_1> (without init value) has a constant value of 0 in block <ExtractVDDParameters_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_vdd25_0> (without init value) has a constant value of 0 in block <ExtractVDDParameters_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_kvdd_4> (without init value) has a constant value of 0 in block <ExtractVDDParameters_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_kvdd_3> (without init value) has a constant value of 0 in block <ExtractVDDParameters_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_kvdd_2> (without init value) has a constant value of 0 in block <ExtractVDDParameters_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_kvdd_1> (without init value) has a constant value of 0 in block <ExtractVDDParameters_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_kvdd_0> (without init value) has a constant value of 0 in block <ExtractVDDParameters_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_addra_11> (without init value) has a constant value of 0 in block <ExtractVDDParameters_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_addra_10> (without init value) has a constant value of 0 in block <ExtractVDDParameters_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_addra_9> (without init value) has a constant value of 0 in block <ExtractVDDParameters_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_addra_8> (without init value) has a constant value of 0 in block <ExtractVDDParameters_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_addra_7> (without init value) has a constant value of 0 in block <ExtractVDDParameters_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_addra_4> (without init value) has a constant value of 0 in block <ExtractVDDParameters_process_p0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_addra_3> (without init value) has a constant value of 0 in block <ExtractVDDParameters_process_p0>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <fixed2floata_44> in Unit <CalculateVDD_process_p0> is equivalent to the following 19 FFs/Latches, which will be removed : <fixed2floata_45> <fixed2floata_46> <fixed2floata_47> <fixed2floata_48> <fixed2floata_49> <fixed2floata_50> <fixed2floata_51> <fixed2floata_52> <fixed2floata_53> <fixed2floata_54> <fixed2floata_55> <fixed2floata_56> <fixed2floata_57> <fixed2floata_58> <fixed2floata_59> <fixed2floata_60> <fixed2floata_61> <fixed2floata_62> <fixed2floata_63> 

Optimizing unit <CalculateVDD> ...

Optimizing unit <CalculateVDD_process_p0> ...

Optimizing unit <ExtractVDDParameters_process_p0> ...

Optimizing unit <M2_1_MXILINX_CalculateVDD> ...

Optimizing unit <ExtractVDDParameters_MUSER_CalculateVDD> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CalculateVDD, actual ratio is 3.
FlipFlop XLXI_1/state_FSM_FFd8 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 544
 Flip-Flops                                            : 544

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : CalculateVDD.ngr
Top Level Output File Name         : CalculateVDD
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 557

Cell Usage :
# BELS                             : 422
#      AND2                        : 21
#      AND2B1                      : 21
#      BUF                         : 30
#      GND                         : 1
#      INV                         : 6
#      LUT2                        : 34
#      LUT2_D                      : 2
#      LUT2_L                      : 2
#      LUT3                        : 18
#      LUT3_L                      : 30
#      LUT4                        : 186
#      LUT4_D                      : 7
#      LUT4_L                      : 32
#      MUXF5                       : 10
#      OR2                         : 21
#      VCC                         : 1
# FlipFlops/Latches                : 544
#      FDE                         : 358
#      FDR                         : 28
#      FDRE                        : 141
#      FDRS                        : 2
#      FDRSE                       : 8
#      FDS                         : 7
# RAMS                             : 1
#      RAMB16                      : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 552
#      IBUF                        : 171
#      OBUF                        : 381
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vsx25ff668-10 

 Number of Slices:                      376  out of  10240     3%  
 Number of Slice Flip Flops:            544  out of  20480     2%  
 Number of 4 input LUTs:                317  out of  20480     1%  
 Number of IOs:                         557
 Number of bonded IOBs:                 552  out of    320   172% (*) 
 Number of FIFO16/RAMB16s:                1  out of    128     0%  
    Number used as RAMB16s:               1
 Number of GCLKs:                         1  out of     32     3%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
i_clock                            | IBUF+BUFG              | 545   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+----------------------------+-------+
Control Signal                     | Buffer(FF name)            | Load  |
-----------------------------------+----------------------------+-------+
CONST0<0>(XST_GND:G)               | NONE(XLXI_6/MEM_KVDD_VDD25)| 2     |
-----------------------------------+----------------------------+-------+

Timing Summary:
---------------
Speed Grade: -10

   Minimum period: 3.984ns (Maximum Frequency: 250.998MHz)
   Minimum input arrival time before clock: 4.641ns
   Maximum output required time after clock: 7.107ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_clock'
  Clock period: 3.984ns (frequency: 250.998MHz)
  Total number of paths / destination ports: 3113 / 922
-------------------------------------------------------------------------
Delay:               3.984ns (Levels of Logic = 4)
  Source:            XLXI_1/subfp_wait_2 (FF)
  Destination:       XLXI_1/fttmp1_31 (FF)
  Source Clock:      i_clock rising
  Destination Clock: i_clock rising

  Data Path: XLXI_1/subfp_wait_2 to XLXI_1/fttmp1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.360   0.755  XLXI_1/subfp_wait_2 (XLXI_1/subfp_wait_2)
     LUT4:I0->O            8   0.195   0.608  XLXI_1/state_cmp_eq00031 (XLXI_1/state_cmp_eq0003)
     LUT4:I3->O            2   0.195   0.540  XLXI_1/fttmp1_mux0000<0>610 (XLXI_1/fttmp1_mux0000<0>610)
     LUT4_D:I3->O         15   0.195   0.919  XLXI_1/fttmp1_mux0000<0>659 (XLXI_1/N01)
     LUT4:I1->O            1   0.195   0.000  XLXI_1/fttmp1_mux0000<22>29 (XLXI_1/fttmp1_mux0000<22>)
     FDE:D                     0.022          XLXI_1/fttmp1_22
    ----------------------------------------
    Total                      3.984ns (1.162ns logic, 2.822ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_clock'
  Total number of paths / destination ports: 745 / 649
-------------------------------------------------------------------------
Offset:              4.641ns (Levels of Logic = 2)
  Source:            i_reset (PAD)
  Destination:       XLXI_1/divfpce (FF)
  Destination Clock: i_clock rising

  Data Path: i_reset to XLXI_1/divfpce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           184   0.965   1.522  i_reset_IBUF (i_reset_IBUF)
     INV:I->O            116   0.358   1.256  XLXI_6/XLXI_197/i_reset_inv1_INV_0 (XLXI_1/i_reset_inv)
     FDE:CE                    0.540          XLXI_1/ExtractVDDParameters_run
    ----------------------------------------
    Total                      4.641ns (1.863ns logic, 2.778ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_clock'
  Total number of paths / destination ports: 348 / 320
-------------------------------------------------------------------------
Offset:              7.107ns (Levels of Logic = 4)
  Source:            XLXI_1/ExtractVDDParameters_mux (FF)
  Destination:       i2c_mem_ena (PAD)
  Source Clock:      i_clock rising

  Data Path: XLXI_1/ExtractVDDParameters_mux to i2c_mem_ena
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             43   0.360   1.352  XLXI_1/ExtractVDDParameters_mux (XLXI_1/ExtractVDDParameters_mux)
     begin scope: 'XLXI_16_11'
     AND2B1:I0->O          1   0.195   0.688  I_36_7 (M0)
     OR2:I1->O             1   0.195   0.360  I_36_8 (O)
     end scope: 'XLXI_16_11'
     OBUF:I->O                 3.957          i2c_mem_addra_11_OBUF (i2c_mem_addra<11>)
    ----------------------------------------
    Total                      7.107ns (4.707ns logic, 2.400ns route)
                                       (66.2% logic, 33.8% route)

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.59 secs
 
--> 


Total memory usage is 569756 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   75 (   0 filtered)
Number of infos    :    6 (   0 filtered)

