$date
	Tue Jun 10 01:22:27 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_traffic_light $end
$var wire 1 ! green $end
$var wire 1 " red $end
$var wire 1 # yellow $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module uut $end
$var wire 1 & clk $end
$var wire 1 ' reset $end
$var reg 1 ( green $end
$var reg 2 ) next_state [1:0] $end
$var reg 1 * red $end
$var reg 2 + state [1:0] $end
$var reg 4 , timer [3:0] $end
$var reg 1 - yellow $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
b0 ,
b10 +
1*
b10 )
0(
1'
0&
1%
0$
0#
1"
0!
$end
#5000
1*
1"
b1 ,
1$
1&
0%
0'
#10000
0$
0&
#15000
1*
1"
b10 ,
1$
1&
#20000
0$
0&
#25000
1*
1"
b11 ,
1$
1&
#30000
0$
0&
#35000
1*
1"
b100 ,
1$
1&
#40000
0$
0&
#45000
1*
1"
b101 ,
1$
1&
#50000
0$
0&
#55000
1*
1"
b110 ,
1$
1&
#60000
0$
0&
#65000
1*
1"
b111 ,
1$
1&
#70000
0$
0&
#75000
1*
1"
b1000 ,
1$
1&
#80000
0$
0&
#85000
b0 )
1*
1"
b1001 ,
1$
1&
#90000
0$
0&
#95000
1(
1!
0*
0"
b0 ,
b0 +
1$
1&
#100000
0$
0&
#105000
1(
1!
b1 ,
1$
1&
#110000
0$
0&
#115000
1(
1!
b10 ,
1$
1&
#120000
0$
0&
#125000
1(
1!
b11 ,
1$
1&
#130000
0$
0&
#135000
1(
1!
b100 ,
1$
1&
#140000
0$
0&
#145000
1(
1!
b101 ,
1$
1&
#150000
0$
0&
#155000
1(
1!
b110 ,
1$
1&
#160000
0$
0&
#165000
1(
1!
b111 ,
1$
1&
#170000
0$
0&
#175000
1(
1!
b1000 ,
1$
1&
#180000
0$
0&
#185000
b1 )
1(
1!
b1001 ,
1$
1&
#190000
0$
0&
#195000
1-
1#
0(
0!
b0 ,
b1 +
1$
1&
#200000
0$
0&
