// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module radix_radix_Pipeline_VITIS_LOOP_68_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        icmp_ln71,
        vla13_address0,
        vla13_ce0,
        vla13_we0,
        vla13_d0,
        str
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [0:0] icmp_ln71;
output  [2:0] vla13_address0;
output   vla13_ce0;
output   vla13_we0;
output  [7:0] vla13_d0;
input  [7:0] str;

reg ap_idle;
reg vla13_ce0;
reg vla13_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] icmp_ln68_fu_87_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [63:0] zext_ln75_fu_102_p1;
wire   [0:0] icmp_ln71_read_read_fu_54_p2;
reg   [3:0] counter_fu_40;
wire   [3:0] add_ln72_fu_93_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_counter_1;
reg   [7:0] arr_counter_fu_44;
wire   [7:0] arr_counter_1_fu_107_p2;
reg   [7:0] ap_sig_allocacmp_arr_counter_load;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_done_reg = 1'b0;
end

radix_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_start_int == 1'b1) & (ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        if (((icmp_ln71_read_read_fu_54_p2 == 1'd0) & (icmp_ln68_fu_87_p2 == 1'd0))) begin
            arr_counter_fu_44 <= arr_counter_1_fu_107_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            arr_counter_fu_44 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        if ((icmp_ln68_fu_87_p2 == 1'd0)) begin
            counter_fu_40 <= add_ln72_fu_93_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            counter_fu_40 <= 4'd0;
        end
    end
end

always @ (*) begin
    if ((ap_start_int == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (icmp_ln68_fu_87_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_arr_counter_load = 8'd0;
    end else begin
        ap_sig_allocacmp_arr_counter_load = arr_counter_fu_44;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_counter_1 = 4'd0;
    end else begin
        ap_sig_allocacmp_counter_1 = counter_fu_40;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        vla13_ce0 = 1'b1;
    end else begin
        vla13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (icmp_ln71_read_read_fu_54_p2 == 1'd0) & (icmp_ln68_fu_87_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        vla13_we0 = 1'b1;
    end else begin
        vla13_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln72_fu_93_p2 = (ap_sig_allocacmp_counter_1 + 4'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign arr_counter_1_fu_107_p2 = (ap_sig_allocacmp_arr_counter_load + 8'd1);

assign icmp_ln68_fu_87_p2 = ((ap_sig_allocacmp_counter_1 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln71_read_read_fu_54_p2 = icmp_ln71;

assign vla13_address0 = zext_ln75_fu_102_p1;

assign vla13_d0 = str;

assign zext_ln75_fu_102_p1 = ap_sig_allocacmp_arr_counter_load;

endmodule //radix_radix_Pipeline_VITIS_LOOP_68_1
