# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../PAgarwal_lab0.srcs/sources_1/imports/PAgarwal_lab0/lab0_top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
