// Seed: 2476442150
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = "" + id_1;
endmodule
module module_1 (
    output logic id_0,
    output wor id_1,
    output wire id_2,
    input wire id_3,
    output wire id_4,
    output wire id_5,
    input tri0 id_6,
    output tri0 id_7,
    output supply1 id_8,
    input wor id_9,
    input supply1 id_10,
    input wand id_11,
    output wor id_12,
    output wor id_13,
    output uwire id_14,
    input supply1 id_15
);
  tri1 id_17;
  always id_0 = #1 "";
  tri0 id_18 = id_0++ ? id_17 : "" == id_17;
  nor (id_4, id_6, id_18, id_3, id_9, id_15, id_11, id_10, id_17);
  module_0(
      id_18, id_17, id_18, id_18, id_18, id_17, id_18
  );
endmodule
