

================================================================
== Vitis HLS Report for 'real_matmul'
================================================================
* Date:           Thu Feb  1 06:40:23 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        real_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  6350001|  6350001|  63.500 ms|  63.500 ms|  6350002|  6350002|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                 |                                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                             Instance                            |                        Module                        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210  |real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2  |      612|      612|  6.120 us|  6.120 us|  612|  612|       no|
        |grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221                  |real_matmul_Pipeline_VITIS_LOOP_56_5                  |      155|      155|  1.550 us|  1.550 us|  155|  155|       no|
        |grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230                  |real_matmul_Pipeline_VITIS_LOOP_63_6                  |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_1                   |  6350000|  6350000|      1270|          -|          -|  5000|        no|
        | + VITIS_LOOP_53_3_VITIS_LOOP_54_4  |      636|      636|       159|          -|          -|     4|        no|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    360|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    1|    1973|   2688|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    238|    -|
|Register         |        -|    -|     602|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    2|    2575|   3286|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   ~0|       2|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+
    |                             Instance                            |                        Module                        | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                                                  |control_s_axi                                         |        0|   0|  246|  424|    0|
    |mem_m_axi_U                                                      |mem_m_axi                                             |        2|   0|  855|  831|    0|
    |mul_2ns_9ns_9_1_1_U29                                            |mul_2ns_9ns_9_1_1                                     |        0|   0|    0|   51|    0|
    |mul_7ns_10ns_16_1_1_U28                                          |mul_7ns_10ns_16_1_1                                   |        0|   0|    0|   63|    0|
    |grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210  |real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2  |        0|   0|  581|  807|    0|
    |grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221                  |real_matmul_Pipeline_VITIS_LOOP_56_5                  |        0|   1|   98|  146|    0|
    |grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230                  |real_matmul_Pipeline_VITIS_LOOP_63_6                  |        0|   0|  193|  366|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                            |                                                      |        2|   1| 1973| 2688|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_6ns_9s_14ns_15_4_1_U30  |mac_muladd_6ns_9s_14ns_15_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |MatA_BRAM_U  |MatA_BRAM_RAM_AUTO_1R1W  |        1|  0|   0|    0|   300|   16|     1|         4800|
    |MatB_BRAM_U  |MatA_BRAM_RAM_AUTO_1R1W  |        1|  0|   0|    0|   300|   16|     1|         4800|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                         |        2|  0|   0|    0|   600|   32|     2|         9600|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln27_2_fu_402_p2        |         +|   0|  0|  14|          13|           1|
    |add_ln27_fu_283_p2          |         +|   0|  0|  33|          26|          14|
    |add_ln33_fu_332_p2          |         +|   0|  0|  71|          64|          64|
    |add_ln53_1_fu_362_p2        |         +|   0|  0|  11|           3|           1|
    |add_ln53_fu_368_p2          |         +|   0|  0|  10|           2|           1|
    |add_ln54_fu_447_p2          |         +|   0|  0|  10|           2|           1|
    |counter_2_fu_295_p2         |         +|   0|  0|  14|          13|           1|
    |icmp_ln27_1_fu_408_p2       |      icmp|   0|  0|  14|          13|           7|
    |icmp_ln27_fu_289_p2         |      icmp|   0|  0|  14|          13|          13|
    |icmp_ln53_fu_356_p2         |      icmp|   0|  0|  13|           3|           4|
    |icmp_ln54_fu_374_p2         |      icmp|   0|  0|  11|           2|           3|
    |MatC_BRAM_1_1_12_fu_456_p3  |    select|   0|  0|  16|           1|          16|
    |MatC_BRAM_1_1_13_fu_463_p3  |    select|   0|  0|  16|           1|          16|
    |MatC_BRAM_1_1_14_fu_477_p3  |    select|   0|  0|  16|           1|          16|
    |MatC_BRAM_1_1_15_fu_484_p3  |    select|   0|  0|  16|           1|          16|
    |MatC_BRAM_1_1_16_fu_491_p3  |    select|   0|  0|  16|           1|          16|
    |MatC_BRAM_1_1_17_fu_498_p3  |    select|   0|  0|  16|           1|          16|
    |MatC_BRAM_1_1_18_fu_505_p3  |    select|   0|  0|  16|           1|          16|
    |MatC_BRAM_1_1_fu_470_p3     |    select|   0|  0|  16|           1|          16|
    |select_ln27_fu_414_p3       |    select|   0|  0|  13|           1|          13|
    |select_ln53_1_fu_380_p3     |    select|   0|  0|   2|           1|           2|
    |select_ln53_fu_435_p3       |    select|   0|  0|   2|           1|           1|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 360|         165|         254|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |MatA_BRAM_address0       |  14|          3|    9|         27|
    |MatA_BRAM_ce0            |  14|          3|    1|          3|
    |MatA_BRAM_we0            |   9|          2|    1|          2|
    |MatB_BRAM_address0       |  14|          3|    9|         27|
    |MatB_BRAM_ce0            |  14|          3|    1|          3|
    |MatB_BRAM_we0            |   9|          2|    1|          2|
    |ap_NS_fsm                |  65|         14|    1|         14|
    |counter_1_fu_126         |   9|          2|   13|         26|
    |i_1_reg_187              |   9|          2|    2|          4|
    |indvar_flatten6_reg_176  |   9|          2|    3|          6|
    |j_reg_198                |   9|          2|    2|          4|
    |mem_ARVALID              |   9|          2|    1|          2|
    |mem_AWVALID              |   9|          2|    1|          2|
    |mem_BREADY               |   9|          2|    1|          2|
    |mem_RREADY               |   9|          2|    1|          2|
    |mem_WVALID               |   9|          2|    1|          2|
    |phi_mul_fu_122           |   9|          2|   26|         52|
    |phi_urem_fu_118          |   9|          2|   13|         26|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 238|         52|   87|        206|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                     | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |MatA_DRAM_read_reg_613                                                        |  64|   0|   64|          0|
    |MatB_DRAM_read_reg_608                                                        |  64|   0|   64|          0|
    |MatC_BRAM_1_1_10_fu_138                                                       |  16|   0|   16|          0|
    |MatC_BRAM_1_1_10_load_reg_741                                                 |  16|   0|   16|          0|
    |MatC_BRAM_1_1_11_fu_142                                                       |  16|   0|   16|          0|
    |MatC_BRAM_1_1_11_load_reg_746                                                 |  16|   0|   16|          0|
    |MatC_BRAM_1_1_1_fu_130                                                        |  16|   0|   16|          0|
    |MatC_BRAM_1_1_1_load_reg_731                                                  |  16|   0|   16|          0|
    |MatC_BRAM_1_1_9_fu_134                                                        |  16|   0|   16|          0|
    |MatC_BRAM_1_1_9_load_reg_736                                                  |  16|   0|   16|          0|
    |MatC_DRAM_read_reg_603                                                        |  64|   0|   64|          0|
    |add_ln27_reg_629                                                              |  26|   0|   26|          0|
    |add_ln33_1_reg_726                                                            |  15|   0|   15|          0|
    |add_ln53_1_reg_675                                                            |   3|   0|    3|          0|
    |add_ln54_reg_716                                                              |   2|   0|    2|          0|
    |ap_CS_fsm                                                                     |  13|   0|   13|          0|
    |counter_1_fu_126                                                              |  13|   0|   13|          0|
    |counter_2_reg_637                                                             |  13|   0|   13|          0|
    |counter_reg_624                                                               |  13|   0|   13|          0|
    |empty_reg_657                                                                 |   7|   0|    7|          0|
    |grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_ap_start_reg  |   1|   0|    1|          0|
    |grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221_ap_start_reg                  |   1|   0|    1|          0|
    |grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_ap_start_reg                  |   1|   0|    1|          0|
    |i_1_reg_187                                                                   |   2|   0|    2|          0|
    |icmp_ln54_reg_680                                                             |   1|   0|    1|          0|
    |indvar_flatten6_reg_176                                                       |   3|   0|    3|          0|
    |j_reg_198                                                                     |   2|   0|    2|          0|
    |mul_ln33_reg_652                                                              |  16|   0|   16|          0|
    |mul_ln53_reg_690                                                              |   9|   0|    9|          0|
    |phi_mul_fu_122                                                                |  26|   0|   26|          0|
    |phi_urem_fu_118                                                               |  13|   0|   13|          0|
    |select_ln53_1_reg_685                                                         |   2|   0|    2|          0|
    |select_ln53_reg_703                                                           |   2|   0|    2|          0|
    |shl_ln_reg_647                                                                |   6|   0|    7|          1|
    |tmp_2_reg_751                                                                 |  15|   0|   16|          1|
    |tmp_reg_642                                                                   |   6|   0|    6|          0|
    |trunc_ln53_reg_695                                                            |   1|   0|    1|          0|
    |trunc_ln55_reg_708                                                            |   1|   0|    1|          0|
    |trunc_ln_reg_662                                                              |  63|   0|   63|          0|
    |zext_ln33_reg_667                                                             |   6|   0|   15|          9|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                         | 602|   0|  613|         11|
    +------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|   real_matmul|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|   real_matmul|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|   real_matmul|  return value|
|m_axi_mem_AWVALID      |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWREADY      |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWADDR       |  out|   64|       m_axi|           mem|       pointer|
|m_axi_mem_AWID         |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWLEN        |  out|    8|       m_axi|           mem|       pointer|
|m_axi_mem_AWSIZE       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_AWBURST      |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_AWLOCK       |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_AWCACHE      |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWPROT       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_AWQOS        |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWREGION     |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWUSER       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WVALID       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WREADY       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WDATA        |  out|   32|       m_axi|           mem|       pointer|
|m_axi_mem_WSTRB        |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_WLAST        |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WID          |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WUSER        |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARVALID      |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARREADY      |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARADDR       |  out|   64|       m_axi|           mem|       pointer|
|m_axi_mem_ARID         |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARLEN        |  out|    8|       m_axi|           mem|       pointer|
|m_axi_mem_ARSIZE       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_ARBURST      |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_ARLOCK       |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_ARCACHE      |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARPROT       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_ARQOS        |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARREGION     |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARUSER       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RVALID       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RREADY       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RDATA        |   in|   32|       m_axi|           mem|       pointer|
|m_axi_mem_RLAST        |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RID          |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RUSER        |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RRESP        |   in|    2|       m_axi|           mem|       pointer|
|m_axi_mem_BVALID       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BREADY       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BRESP        |   in|    2|       m_axi|           mem|       pointer|
|m_axi_mem_BID          |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BUSER        |   in|    1|       m_axi|           mem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 9 
6 --> 7 
7 --> 8 
8 --> 5 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 14 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 15 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%counter_1 = alloca i32 1"   --->   Operation 16 'alloca' 'counter_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%MatC_BRAM_1_1_1 = alloca i32 1"   --->   Operation 17 'alloca' 'MatC_BRAM_1_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%MatC_BRAM_1_1_9 = alloca i32 1"   --->   Operation 18 'alloca' 'MatC_BRAM_1_1_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%MatC_BRAM_1_1_10 = alloca i32 1"   --->   Operation 19 'alloca' 'MatC_BRAM_1_1_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%MatC_BRAM_1_1_11 = alloca i32 1"   --->   Operation 20 'alloca' 'MatC_BRAM_1_1_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%MatC_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %MatC_DRAM"   --->   Operation 21 'read' 'MatC_DRAM_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%MatB_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %MatB_DRAM"   --->   Operation 22 'read' 'MatB_DRAM_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%MatA_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %MatA_DRAM"   --->   Operation 23 'read' 'MatA_DRAM_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%MatC_BRAM_1_0_loc = alloca i64 1"   --->   Operation 24 'alloca' 'MatC_BRAM_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%spectopmodule_ln16 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [real_matmul.cpp:16]   --->   Operation 25 'spectopmodule' 'spectopmodule_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 1, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %mem"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatA_DRAM, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatA_DRAM, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatB_DRAM, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatB_DRAM, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatC_DRAM, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatC_DRAM, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (3.25ns)   --->   "%MatA_BRAM = alloca i64 1" [real_matmul.cpp:38->real_matmul.cpp:28]   --->   Operation 35 'alloca' 'MatA_BRAM' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 36 [1/1] (3.25ns)   --->   "%MatB_BRAM = alloca i64 1" [real_matmul.cpp:39->real_matmul.cpp:28]   --->   Operation 36 'alloca' 'MatB_BRAM' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln27 = store i13 0, i13 %counter_1" [real_matmul.cpp:27]   --->   Operation 37 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln27 = store i26 0, i26 %phi_mul" [real_matmul.cpp:27]   --->   Operation 38 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln27 = store i13 0, i13 %phi_urem" [real_matmul.cpp:27]   --->   Operation 39 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc" [real_matmul.cpp:27]   --->   Operation 40 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.52>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%phi_mul_load = load i26 %phi_mul" [real_matmul.cpp:27]   --->   Operation 41 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%counter = load i13 %counter_1" [real_matmul.cpp:27]   --->   Operation 42 'load' 'counter' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.37ns)   --->   "%add_ln27 = add i26 %phi_mul_load, i26 10486" [real_matmul.cpp:27]   --->   Operation 43 'add' 'add_ln27' <Predicate = true> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.67ns)   --->   "%icmp_ln27 = icmp_eq  i13 %counter, i13 5000" [real_matmul.cpp:27]   --->   Operation 44 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.67ns)   --->   "%counter_2 = add i13 %counter, i13 1" [real_matmul.cpp:27]   --->   Operation 45 'add' 'counter_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc.split, void %for.end" [real_matmul.cpp:27]   --->   Operation 46 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = partselect i6 @_ssdm_op_PartSelect.i6.i26.i32.i32, i26 %phi_mul_load, i32 20, i32 25" [real_matmul.cpp:33->real_matmul.cpp:28]   --->   Operation 47 'partselect' 'tmp' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %tmp, i1 0" [real_matmul.cpp:33->real_matmul.cpp:28]   --->   Operation 48 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i7 %shl_ln" [real_matmul.cpp:33->real_matmul.cpp:28]   --->   Operation 49 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (4.52ns)   --->   "%mul_ln33 = mul i16 %zext_ln33_1, i16 300" [real_matmul.cpp:33->real_matmul.cpp:28]   --->   Operation 50 'mul' 'mul_ln33' <Predicate = (!icmp_ln27)> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln30 = ret" [real_matmul.cpp:30]   --->   Operation 51 'ret' 'ret_ln30' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.52>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%phi_urem_load = load i13 %phi_urem"   --->   Operation 52 'load' 'phi_urem_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i16 %mul_ln33" [real_matmul.cpp:33->real_matmul.cpp:28]   --->   Operation 53 'zext' 'zext_ln33_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (3.52ns)   --->   "%add_ln33 = add i64 %zext_ln33_2, i64 %MatA_DRAM_read" [real_matmul.cpp:33->real_matmul.cpp:28]   --->   Operation 54 'add' 'add_ln33' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%empty = trunc i13 %phi_urem_load"   --->   Operation 55 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln33, i32 1, i32 63" [real_matmul.cpp:45->real_matmul.cpp:28]   --->   Operation 56 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln45 = call void @real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2, i16 %mem, i7 %empty, i16 %MatA_BRAM, i16 %MatB_BRAM, i63 %trunc_ln, i64 %MatB_DRAM_read" [real_matmul.cpp:45->real_matmul.cpp:28]   --->   Operation 57 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5000, i64 5000, i64 5000" [real_matmul.cpp:27]   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [real_matmul.cpp:27]   --->   Operation 59 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i6 %tmp" [real_matmul.cpp:33->real_matmul.cpp:28]   --->   Operation 60 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln45 = call void @real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2, i16 %mem, i7 %empty, i16 %MatA_BRAM, i16 %MatB_BRAM, i63 %trunc_ln, i64 %MatB_DRAM_read" [real_matmul.cpp:45->real_matmul.cpp:28]   --->   Operation 61 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 62 [1/1] (1.58ns)   --->   "%br_ln42 = br void %VITIS_LOOP_56_5.i" [real_matmul.cpp:42->real_matmul.cpp:28]   --->   Operation 62 'br' 'br_ln42' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 6.90>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i3 %add_ln53_1, void %for.inc83.i, i3 0, void %for.inc.split" [real_matmul.cpp:53->real_matmul.cpp:28]   --->   Operation 63 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%i_1 = phi i2 %select_ln53_1, void %for.inc83.i, i2 0, void %for.inc.split" [real_matmul.cpp:53->real_matmul.cpp:28]   --->   Operation 64 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%j = phi i2 %add_ln54, void %for.inc83.i, i2 0, void %for.inc.split" [real_matmul.cpp:54->real_matmul.cpp:28]   --->   Operation 65 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.65ns)   --->   "%icmp_ln53 = icmp_eq  i3 %indvar_flatten6, i3 4" [real_matmul.cpp:53->real_matmul.cpp:28]   --->   Operation 66 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (1.65ns)   --->   "%add_ln53_1 = add i3 %indvar_flatten6, i3 1" [real_matmul.cpp:53->real_matmul.cpp:28]   --->   Operation 67 'add' 'add_ln53_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %for.inc83.i, void %VITIS_LOOP_63_6.i" [real_matmul.cpp:53->real_matmul.cpp:28]   --->   Operation 68 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.56ns)   --->   "%add_ln53 = add i2 %i_1, i2 1" [real_matmul.cpp:53->real_matmul.cpp:28]   --->   Operation 69 'add' 'add_ln53' <Predicate = (!icmp_ln53)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (1.56ns)   --->   "%icmp_ln54 = icmp_eq  i2 %j, i2 2" [real_matmul.cpp:54->real_matmul.cpp:28]   --->   Operation 70 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln53)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.99ns)   --->   "%select_ln53_1 = select i1 %icmp_ln54, i2 %add_ln53, i2 %i_1" [real_matmul.cpp:53->real_matmul.cpp:28]   --->   Operation 71 'select' 'select_ln53_1' <Predicate = (!icmp_ln53)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i2 %select_ln53_1" [real_matmul.cpp:53->real_matmul.cpp:28]   --->   Operation 72 'zext' 'zext_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (4.35ns)   --->   "%mul_ln53 = mul i9 %zext_ln53, i9 150" [real_matmul.cpp:53->real_matmul.cpp:28]   --->   Operation 73 'mul' 'mul_ln53' <Predicate = (!icmp_ln53)> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i2 %select_ln53_1" [real_matmul.cpp:53->real_matmul.cpp:28]   --->   Operation 74 'trunc' 'trunc_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%phi_urem_load_1 = load i13 %phi_urem" [real_matmul.cpp:27]   --->   Operation 75 'load' 'phi_urem_load_1' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 76 [3/3] (1.05ns) (grouped into DSP with root node add_ln33_1)   --->   "%mul_ln33_1 = mul i15 %zext_ln33, i15 32568" [real_matmul.cpp:33->real_matmul.cpp:28]   --->   Operation 76 'mul' 'mul_ln33_1' <Predicate = (icmp_ln53)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 77 [1/1] (1.67ns)   --->   "%add_ln27_2 = add i13 %phi_urem_load_1, i13 1" [real_matmul.cpp:27]   --->   Operation 77 'add' 'add_ln27_2' <Predicate = (icmp_ln53)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (1.67ns)   --->   "%icmp_ln27_1 = icmp_ult  i13 %add_ln27_2, i13 100" [real_matmul.cpp:27]   --->   Operation 78 'icmp' 'icmp_ln27_1' <Predicate = (icmp_ln53)> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.69ns)   --->   "%select_ln27 = select i1 %icmp_ln27_1, i13 %add_ln27_2, i13 0" [real_matmul.cpp:27]   --->   Operation 79 'select' 'select_ln27' <Predicate = (icmp_ln53)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln27 = store i13 %counter_2, i13 %counter_1" [real_matmul.cpp:27]   --->   Operation 80 'store' 'store_ln27' <Predicate = (icmp_ln53)> <Delay = 1.58>
ST_5 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln27 = store i26 %add_ln27, i26 %phi_mul" [real_matmul.cpp:27]   --->   Operation 81 'store' 'store_ln27' <Predicate = (icmp_ln53)> <Delay = 1.58>
ST_5 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln27 = store i13 %select_ln27, i13 %phi_urem" [real_matmul.cpp:27]   --->   Operation 82 'store' 'store_ln27' <Predicate = (icmp_ln53)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 6.07>
ST_6 : Operation 83 [1/1] (0.99ns)   --->   "%select_ln53 = select i1 %icmp_ln54, i2 0, i2 %j" [real_matmul.cpp:53->real_matmul.cpp:28]   --->   Operation 83 'select' 'select_ln53' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i2 %select_ln53" [real_matmul.cpp:55->real_matmul.cpp:28]   --->   Operation 84 'trunc' 'trunc_ln55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [2/2] (5.07ns)   --->   "%call_ln53 = call void @real_matmul_Pipeline_VITIS_LOOP_56_5, i9 %mul_ln53, i16 %MatA_BRAM, i2 %select_ln53, i16 %MatB_BRAM, i16 %MatC_BRAM_1_0_loc" [real_matmul.cpp:53->real_matmul.cpp:28]   --->   Operation 85 'call' 'call_ln53' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 86 [1/1] (1.56ns)   --->   "%add_ln54 = add i2 %select_ln53, i2 1" [real_matmul.cpp:54->real_matmul.cpp:28]   --->   Operation 86 'add' 'add_ln54' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 87 [1/2] (0.00ns)   --->   "%call_ln53 = call void @real_matmul_Pipeline_VITIS_LOOP_56_5, i9 %mul_ln53, i16 %MatA_BRAM, i2 %select_ln53, i16 %MatB_BRAM, i16 %MatC_BRAM_1_0_loc" [real_matmul.cpp:53->real_matmul.cpp:28]   --->   Operation 87 'call' 'call_ln53' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.80>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%MatC_BRAM_1_1_1_load_1 = load i16 %MatC_BRAM_1_1_1" [real_matmul.cpp:55->real_matmul.cpp:28]   --->   Operation 88 'load' 'MatC_BRAM_1_1_1_load_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%MatC_BRAM_1_1_9_load_1 = load i16 %MatC_BRAM_1_1_9" [real_matmul.cpp:55->real_matmul.cpp:28]   --->   Operation 89 'load' 'MatC_BRAM_1_1_9_load_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%MatC_BRAM_1_1_10_load_1 = load i16 %MatC_BRAM_1_1_10" [real_matmul.cpp:55->real_matmul.cpp:28]   --->   Operation 90 'load' 'MatC_BRAM_1_1_10_load_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%MatC_BRAM_1_1_11_load_1 = load i16 %MatC_BRAM_1_1_11" [real_matmul.cpp:55->real_matmul.cpp:28]   --->   Operation 91 'load' 'MatC_BRAM_1_1_11_load_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_53_3_VITIS_LOOP_54_4_str"   --->   Operation 92 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 93 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [real_matmul.cpp:54->real_matmul.cpp:28]   --->   Operation 94 'specloopname' 'specloopname_ln54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%MatC_BRAM_1_0_loc_load = load i16 %MatC_BRAM_1_0_loc"   --->   Operation 95 'load' 'MatC_BRAM_1_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node MatC_BRAM_1_1_15)   --->   "%MatC_BRAM_1_1_12 = select i1 %trunc_ln55, i16 %MatC_BRAM_1_0_loc_load, i16 %MatC_BRAM_1_1_11_load_1" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 96 'select' 'MatC_BRAM_1_1_12' <Predicate = (trunc_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node MatC_BRAM_1_1_16)   --->   "%MatC_BRAM_1_1_13 = select i1 %trunc_ln55, i16 %MatC_BRAM_1_1_10_load_1, i16 %MatC_BRAM_1_0_loc_load" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 97 'select' 'MatC_BRAM_1_1_13' <Predicate = (trunc_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node MatC_BRAM_1_1_17)   --->   "%MatC_BRAM_1_1 = select i1 %trunc_ln55, i16 %MatC_BRAM_1_0_loc_load, i16 %MatC_BRAM_1_1_9_load_1" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 98 'select' 'MatC_BRAM_1_1' <Predicate = (!trunc_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node MatC_BRAM_1_1_18)   --->   "%MatC_BRAM_1_1_14 = select i1 %trunc_ln55, i16 %MatC_BRAM_1_1_1_load_1, i16 %MatC_BRAM_1_0_loc_load" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 99 'select' 'MatC_BRAM_1_1_14' <Predicate = (!trunc_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.80ns) (out node of the LUT)   --->   "%MatC_BRAM_1_1_15 = select i1 %trunc_ln53, i16 %MatC_BRAM_1_1_12, i16 %MatC_BRAM_1_1_11_load_1" [real_matmul.cpp:55->real_matmul.cpp:28]   --->   Operation 100 'select' 'MatC_BRAM_1_1_15' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.80ns) (out node of the LUT)   --->   "%MatC_BRAM_1_1_16 = select i1 %trunc_ln53, i16 %MatC_BRAM_1_1_13, i16 %MatC_BRAM_1_1_10_load_1" [real_matmul.cpp:55->real_matmul.cpp:28]   --->   Operation 101 'select' 'MatC_BRAM_1_1_16' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.80ns) (out node of the LUT)   --->   "%MatC_BRAM_1_1_17 = select i1 %trunc_ln53, i16 %MatC_BRAM_1_1_9_load_1, i16 %MatC_BRAM_1_1" [real_matmul.cpp:55->real_matmul.cpp:28]   --->   Operation 102 'select' 'MatC_BRAM_1_1_17' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.80ns) (out node of the LUT)   --->   "%MatC_BRAM_1_1_18 = select i1 %trunc_ln53, i16 %MatC_BRAM_1_1_1_load_1, i16 %MatC_BRAM_1_1_14" [real_matmul.cpp:55->real_matmul.cpp:28]   --->   Operation 103 'select' 'MatC_BRAM_1_1_18' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%store_ln54 = store i16 %MatC_BRAM_1_1_15, i16 %MatC_BRAM_1_1_11" [real_matmul.cpp:54->real_matmul.cpp:28]   --->   Operation 104 'store' 'store_ln54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%store_ln54 = store i16 %MatC_BRAM_1_1_16, i16 %MatC_BRAM_1_1_10" [real_matmul.cpp:54->real_matmul.cpp:28]   --->   Operation 105 'store' 'store_ln54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%store_ln54 = store i16 %MatC_BRAM_1_1_17, i16 %MatC_BRAM_1_1_9" [real_matmul.cpp:54->real_matmul.cpp:28]   --->   Operation 106 'store' 'store_ln54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln54 = store i16 %MatC_BRAM_1_1_18, i16 %MatC_BRAM_1_1_1" [real_matmul.cpp:54->real_matmul.cpp:28]   --->   Operation 107 'store' 'store_ln54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln54 = br void %VITIS_LOOP_56_5.i" [real_matmul.cpp:54->real_matmul.cpp:28]   --->   Operation 108 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 1.05>
ST_9 : Operation 109 [2/3] (1.05ns) (grouped into DSP with root node add_ln33_1)   --->   "%mul_ln33_1 = mul i15 %zext_ln33, i15 32568" [real_matmul.cpp:33->real_matmul.cpp:28]   --->   Operation 109 'mul' 'mul_ln33_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 6> <Delay = 2.10>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln33_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %counter, i1 0" [real_matmul.cpp:33->real_matmul.cpp:28]   --->   Operation 110 'bitconcatenate' 'shl_ln33_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln33_3 = zext i14 %shl_ln33_1" [real_matmul.cpp:33->real_matmul.cpp:28]   --->   Operation 111 'zext' 'zext_ln33_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_1)   --->   "%mul_ln33_1 = mul i15 %zext_ln33, i15 32568" [real_matmul.cpp:33->real_matmul.cpp:28]   --->   Operation 112 'mul' 'mul_ln33_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 113 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33_1 = add i15 %mul_ln33_1, i15 %zext_ln33_3" [real_matmul.cpp:33->real_matmul.cpp:28]   --->   Operation 113 'add' 'add_ln33_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 7> <Delay = 2.10>
ST_11 : Operation 114 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33_1 = add i15 %mul_ln33_1, i15 %zext_ln33_3" [real_matmul.cpp:33->real_matmul.cpp:28]   --->   Operation 114 'add' 'add_ln33_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 8> <Delay = 6.39>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%MatC_BRAM_1_1_1_load = load i16 %MatC_BRAM_1_1_1"   --->   Operation 115 'load' 'MatC_BRAM_1_1_1_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%MatC_BRAM_1_1_9_load = load i16 %MatC_BRAM_1_1_9"   --->   Operation 116 'load' 'MatC_BRAM_1_1_9_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%MatC_BRAM_1_1_10_load = load i16 %MatC_BRAM_1_1_10"   --->   Operation 117 'load' 'MatC_BRAM_1_1_10_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%MatC_BRAM_1_1_11_load = load i16 %MatC_BRAM_1_1_11"   --->   Operation 118 'load' 'MatC_BRAM_1_1_11_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %add_ln33_1, i1 0" [real_matmul.cpp:33->real_matmul.cpp:28]   --->   Operation 119 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 120 [2/2] (6.39ns)   --->   "%call_ln33 = call void @real_matmul_Pipeline_VITIS_LOOP_63_6, i16 %mem, i7 %shl_ln, i64 %MatC_DRAM_read, i16 %tmp_2, i16 %MatC_BRAM_1_1_10_load, i16 %MatC_BRAM_1_1_1_load, i16 %MatC_BRAM_1_1_11_load, i16 %MatC_BRAM_1_1_9_load" [real_matmul.cpp:33->real_matmul.cpp:28]   --->   Operation 120 'call' 'call_ln33' <Predicate = true> <Delay = 6.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 9> <Delay = 0.00>
ST_13 : Operation 121 [1/2] (0.00ns)   --->   "%call_ln33 = call void @real_matmul_Pipeline_VITIS_LOOP_63_6, i16 %mem, i7 %shl_ln, i64 %MatC_DRAM_read, i16 %tmp_2, i16 %MatC_BRAM_1_1_10_load, i16 %MatC_BRAM_1_1_1_load, i16 %MatC_BRAM_1_1_11_load, i16 %MatC_BRAM_1_1_9_load" [real_matmul.cpp:33->real_matmul.cpp:28]   --->   Operation 121 'call' 'call_ln33' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc" [real_matmul.cpp:27]   --->   Operation 122 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ MatA_DRAM]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ MatB_DRAM]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ MatC_DRAM]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem                (alloca           ) [ 01111111111111]
phi_mul                 (alloca           ) [ 01111111111111]
counter_1               (alloca           ) [ 01111111111111]
MatC_BRAM_1_1_1         (alloca           ) [ 00111111111111]
MatC_BRAM_1_1_9         (alloca           ) [ 00111111111111]
MatC_BRAM_1_1_10        (alloca           ) [ 00111111111111]
MatC_BRAM_1_1_11        (alloca           ) [ 00111111111111]
MatC_DRAM_read          (read             ) [ 00111111111111]
MatB_DRAM_read          (read             ) [ 00111111111111]
MatA_DRAM_read          (read             ) [ 00111111111111]
MatC_BRAM_1_0_loc       (alloca           ) [ 00111111111111]
spectopmodule_ln16      (spectopmodule    ) [ 00000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000]
MatA_BRAM               (alloca           ) [ 00111111111111]
MatB_BRAM               (alloca           ) [ 00111111111111]
store_ln27              (store            ) [ 00000000000000]
store_ln27              (store            ) [ 00000000000000]
store_ln27              (store            ) [ 00000000000000]
br_ln27                 (br               ) [ 00000000000000]
phi_mul_load            (load             ) [ 00000000000000]
counter                 (load             ) [ 00011111111000]
add_ln27                (add              ) [ 00011111100000]
icmp_ln27               (icmp             ) [ 00111111111111]
counter_2               (add              ) [ 00011111100000]
br_ln27                 (br               ) [ 00000000000000]
tmp                     (partselect       ) [ 00011000000000]
shl_ln                  (bitconcatenate   ) [ 00011111111111]
zext_ln33_1             (zext             ) [ 00000000000000]
mul_ln33                (mul              ) [ 00010000000000]
ret_ln30                (ret              ) [ 00000000000000]
phi_urem_load           (load             ) [ 00000000000000]
zext_ln33_2             (zext             ) [ 00000000000000]
add_ln33                (add              ) [ 00000000000000]
empty                   (trunc            ) [ 00001000000000]
trunc_ln                (partselect       ) [ 00001000000000]
speclooptripcount_ln27  (speclooptripcount) [ 00000000000000]
specloopname_ln27       (specloopname     ) [ 00000000000000]
zext_ln33               (zext             ) [ 00000111111000]
call_ln45               (call             ) [ 00000000000000]
br_ln42                 (br               ) [ 00111111111111]
indvar_flatten6         (phi              ) [ 00000100000000]
i_1                     (phi              ) [ 00000100000000]
j                       (phi              ) [ 00000110000000]
icmp_ln53               (icmp             ) [ 00111111111111]
add_ln53_1              (add              ) [ 00111111111111]
br_ln53                 (br               ) [ 00000000000000]
add_ln53                (add              ) [ 00000000000000]
icmp_ln54               (icmp             ) [ 00000010000000]
select_ln53_1           (select           ) [ 00111111111111]
zext_ln53               (zext             ) [ 00000000000000]
mul_ln53                (mul              ) [ 00000011000000]
trunc_ln53              (trunc            ) [ 00000011100000]
phi_urem_load_1         (load             ) [ 00000000000000]
add_ln27_2              (add              ) [ 00000000000000]
icmp_ln27_1             (icmp             ) [ 00000000000000]
select_ln27             (select           ) [ 00000000000000]
store_ln27              (store            ) [ 00000000000000]
store_ln27              (store            ) [ 00000000000000]
store_ln27              (store            ) [ 00000000000000]
select_ln53             (select           ) [ 00000001000000]
trunc_ln55              (trunc            ) [ 00000001100000]
add_ln54                (add              ) [ 00111101111111]
call_ln53               (call             ) [ 00000000000000]
MatC_BRAM_1_1_1_load_1  (load             ) [ 00000000000000]
MatC_BRAM_1_1_9_load_1  (load             ) [ 00000000000000]
MatC_BRAM_1_1_10_load_1 (load             ) [ 00000000000000]
MatC_BRAM_1_1_11_load_1 (load             ) [ 00000000000000]
specloopname_ln0        (specloopname     ) [ 00000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 00000000000000]
specloopname_ln54       (specloopname     ) [ 00000000000000]
MatC_BRAM_1_0_loc_load  (load             ) [ 00000000000000]
MatC_BRAM_1_1_12        (select           ) [ 00000000000000]
MatC_BRAM_1_1_13        (select           ) [ 00000000000000]
MatC_BRAM_1_1           (select           ) [ 00000000000000]
MatC_BRAM_1_1_14        (select           ) [ 00000000000000]
MatC_BRAM_1_1_15        (select           ) [ 00000000000000]
MatC_BRAM_1_1_16        (select           ) [ 00000000000000]
MatC_BRAM_1_1_17        (select           ) [ 00000000000000]
MatC_BRAM_1_1_18        (select           ) [ 00000000000000]
store_ln54              (store            ) [ 00000000000000]
store_ln54              (store            ) [ 00000000000000]
store_ln54              (store            ) [ 00000000000000]
store_ln54              (store            ) [ 00000000000000]
br_ln54                 (br               ) [ 00111111111111]
shl_ln33_1              (bitconcatenate   ) [ 00000000000000]
zext_ln33_3             (zext             ) [ 00000000000100]
mul_ln33_1              (mul              ) [ 00000000000100]
add_ln33_1              (add              ) [ 00000000000010]
MatC_BRAM_1_1_1_load    (load             ) [ 00000000000001]
MatC_BRAM_1_1_9_load    (load             ) [ 00000000000001]
MatC_BRAM_1_1_10_load   (load             ) [ 00000000000001]
MatC_BRAM_1_1_11_load   (load             ) [ 00000000000001]
tmp_2                   (bitconcatenate   ) [ 00000000000001]
call_ln33               (call             ) [ 00000000000000]
br_ln27                 (br               ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="MatA_DRAM">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_DRAM"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="MatB_DRAM">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatB_DRAM"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="MatC_DRAM">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_DRAM"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_matmul_Pipeline_VITIS_LOOP_56_5"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_53_3_VITIS_LOOP_54_4_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i13.i1"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i15.i1"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_matmul_Pipeline_VITIS_LOOP_63_6"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="phi_urem_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="phi_mul_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="counter_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="counter_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="MatC_BRAM_1_1_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatC_BRAM_1_1_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="MatC_BRAM_1_1_9_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatC_BRAM_1_1_9/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="MatC_BRAM_1_1_10_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatC_BRAM_1_1_10/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="MatC_BRAM_1_1_11_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatC_BRAM_1_1_11/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="MatC_BRAM_1_0_loc_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatC_BRAM_1_0_loc/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="MatA_BRAM_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatA_BRAM/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="MatB_BRAM_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatB_BRAM/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="MatC_DRAM_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MatC_DRAM_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="MatB_DRAM_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MatB_DRAM_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="MatA_DRAM_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MatA_DRAM_read/1 "/>
</bind>
</comp>

<comp id="176" class="1005" name="indvar_flatten6_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="1"/>
<pin id="178" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten6 (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="indvar_flatten6_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="0"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="1" slack="1"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten6/5 "/>
</bind>
</comp>

<comp id="187" class="1005" name="i_1_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="1"/>
<pin id="189" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="i_1_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="2" slack="0"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="1" slack="1"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="198" class="1005" name="j_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="2" slack="1"/>
<pin id="200" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="j_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="2" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="1" slack="1"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="16" slack="0"/>
<pin id="213" dir="0" index="2" bw="7" slack="0"/>
<pin id="214" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="215" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="216" dir="0" index="5" bw="63" slack="0"/>
<pin id="217" dir="0" index="6" bw="64" slack="2"/>
<pin id="218" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln45/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="0" slack="0"/>
<pin id="223" dir="0" index="1" bw="9" slack="1"/>
<pin id="224" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="225" dir="0" index="3" bw="2" slack="0"/>
<pin id="226" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="227" dir="0" index="5" bw="16" slack="5"/>
<pin id="228" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln53/6 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="0" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="0"/>
<pin id="233" dir="0" index="2" bw="7" slack="7"/>
<pin id="234" dir="0" index="3" bw="64" slack="8"/>
<pin id="235" dir="0" index="4" bw="16" slack="0"/>
<pin id="236" dir="0" index="5" bw="16" slack="0"/>
<pin id="237" dir="0" index="6" bw="16" slack="0"/>
<pin id="238" dir="0" index="7" bw="16" slack="0"/>
<pin id="239" dir="0" index="8" bw="16" slack="0"/>
<pin id="240" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln33/12 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="13" slack="2"/>
<pin id="245" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem_load/3 phi_urem_load_1/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="7"/>
<pin id="248" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_BRAM_1_1_1_load_1/8 MatC_BRAM_1_1_1_load/12 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="7"/>
<pin id="252" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_BRAM_1_1_9_load_1/8 MatC_BRAM_1_1_9_load/12 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="7"/>
<pin id="256" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_BRAM_1_1_10_load_1/8 MatC_BRAM_1_1_10_load/12 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_load_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="7"/>
<pin id="260" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_BRAM_1_1_11_load_1/8 MatC_BRAM_1_1_11_load/12 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln27_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="13" slack="0"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln27_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="26" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln27_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="13" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="phi_mul_load_load_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="26" slack="1"/>
<pin id="279" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="counter_load_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="13" slack="1"/>
<pin id="282" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln27_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="26" slack="0"/>
<pin id="285" dir="0" index="1" bw="15" slack="0"/>
<pin id="286" dir="1" index="2" bw="26" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln27_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="13" slack="0"/>
<pin id="291" dir="0" index="1" bw="13" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="counter_2_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="13" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="counter_2/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="6" slack="0"/>
<pin id="303" dir="0" index="1" bw="26" slack="0"/>
<pin id="304" dir="0" index="2" bw="6" slack="0"/>
<pin id="305" dir="0" index="3" bw="6" slack="0"/>
<pin id="306" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="shl_ln_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="7" slack="0"/>
<pin id="313" dir="0" index="1" bw="6" slack="0"/>
<pin id="314" dir="0" index="2" bw="1" slack="0"/>
<pin id="315" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln33_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="7" slack="0"/>
<pin id="321" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_1/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="mul_ln33_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="7" slack="0"/>
<pin id="325" dir="0" index="1" bw="10" slack="0"/>
<pin id="326" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln33/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln33_2_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="1"/>
<pin id="331" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_2/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="add_ln33_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="0"/>
<pin id="334" dir="0" index="1" bw="64" slack="2"/>
<pin id="335" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="empty_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="13" slack="0"/>
<pin id="339" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="trunc_ln_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="63" slack="0"/>
<pin id="344" dir="0" index="1" bw="64" slack="0"/>
<pin id="345" dir="0" index="2" bw="1" slack="0"/>
<pin id="346" dir="0" index="3" bw="7" slack="0"/>
<pin id="347" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln33_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="6" slack="2"/>
<pin id="355" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="icmp_ln53_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="3" slack="0"/>
<pin id="358" dir="0" index="1" bw="3" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln53_1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="3" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_1/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln53_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="2" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="icmp_ln54_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="2" slack="0"/>
<pin id="376" dir="0" index="1" bw="2" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="select_ln53_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="2" slack="0"/>
<pin id="383" dir="0" index="2" bw="2" slack="0"/>
<pin id="384" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53_1/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln53_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="2" slack="0"/>
<pin id="390" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/5 "/>
</bind>
</comp>

<comp id="392" class="1004" name="mul_ln53_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="2" slack="0"/>
<pin id="394" dir="0" index="1" bw="9" slack="0"/>
<pin id="395" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln53/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="trunc_ln53_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="2" slack="0"/>
<pin id="400" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln53/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="add_ln27_2_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="13" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_2/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="icmp_ln27_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="13" slack="0"/>
<pin id="410" dir="0" index="1" bw="13" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_1/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="select_ln27_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="13" slack="0"/>
<pin id="417" dir="0" index="2" bw="13" slack="0"/>
<pin id="418" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln27_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="13" slack="3"/>
<pin id="424" dir="0" index="1" bw="13" slack="4"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="store_ln27_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="26" slack="3"/>
<pin id="428" dir="0" index="1" bw="26" slack="4"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="store_ln27_store_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="13" slack="0"/>
<pin id="432" dir="0" index="1" bw="13" slack="4"/>
<pin id="433" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="select_ln53_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="1"/>
<pin id="437" dir="0" index="1" bw="2" slack="0"/>
<pin id="438" dir="0" index="2" bw="2" slack="1"/>
<pin id="439" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53/6 "/>
</bind>
</comp>

<comp id="443" class="1004" name="trunc_ln55_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="2" slack="0"/>
<pin id="445" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55/6 "/>
</bind>
</comp>

<comp id="447" class="1004" name="add_ln54_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="2" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/6 "/>
</bind>
</comp>

<comp id="453" class="1004" name="MatC_BRAM_1_0_loc_load_load_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="16" slack="7"/>
<pin id="455" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_BRAM_1_0_loc_load/8 "/>
</bind>
</comp>

<comp id="456" class="1004" name="MatC_BRAM_1_1_12_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="2"/>
<pin id="458" dir="0" index="1" bw="16" slack="0"/>
<pin id="459" dir="0" index="2" bw="16" slack="0"/>
<pin id="460" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="MatC_BRAM_1_1_12/8 "/>
</bind>
</comp>

<comp id="463" class="1004" name="MatC_BRAM_1_1_13_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="2"/>
<pin id="465" dir="0" index="1" bw="16" slack="0"/>
<pin id="466" dir="0" index="2" bw="16" slack="0"/>
<pin id="467" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="MatC_BRAM_1_1_13/8 "/>
</bind>
</comp>

<comp id="470" class="1004" name="MatC_BRAM_1_1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="2"/>
<pin id="472" dir="0" index="1" bw="16" slack="0"/>
<pin id="473" dir="0" index="2" bw="16" slack="0"/>
<pin id="474" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="MatC_BRAM_1_1/8 "/>
</bind>
</comp>

<comp id="477" class="1004" name="MatC_BRAM_1_1_14_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="2"/>
<pin id="479" dir="0" index="1" bw="16" slack="0"/>
<pin id="480" dir="0" index="2" bw="16" slack="0"/>
<pin id="481" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="MatC_BRAM_1_1_14/8 "/>
</bind>
</comp>

<comp id="484" class="1004" name="MatC_BRAM_1_1_15_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="3"/>
<pin id="486" dir="0" index="1" bw="16" slack="0"/>
<pin id="487" dir="0" index="2" bw="16" slack="0"/>
<pin id="488" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="MatC_BRAM_1_1_15/8 "/>
</bind>
</comp>

<comp id="491" class="1004" name="MatC_BRAM_1_1_16_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="3"/>
<pin id="493" dir="0" index="1" bw="16" slack="0"/>
<pin id="494" dir="0" index="2" bw="16" slack="0"/>
<pin id="495" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="MatC_BRAM_1_1_16/8 "/>
</bind>
</comp>

<comp id="498" class="1004" name="MatC_BRAM_1_1_17_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="3"/>
<pin id="500" dir="0" index="1" bw="16" slack="0"/>
<pin id="501" dir="0" index="2" bw="16" slack="0"/>
<pin id="502" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="MatC_BRAM_1_1_17/8 "/>
</bind>
</comp>

<comp id="505" class="1004" name="MatC_BRAM_1_1_18_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="3"/>
<pin id="507" dir="0" index="1" bw="16" slack="0"/>
<pin id="508" dir="0" index="2" bw="16" slack="0"/>
<pin id="509" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="MatC_BRAM_1_1_18/8 "/>
</bind>
</comp>

<comp id="512" class="1004" name="store_ln54_store_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="16" slack="0"/>
<pin id="514" dir="0" index="1" bw="16" slack="7"/>
<pin id="515" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/8 "/>
</bind>
</comp>

<comp id="517" class="1004" name="store_ln54_store_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="16" slack="0"/>
<pin id="519" dir="0" index="1" bw="16" slack="7"/>
<pin id="520" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/8 "/>
</bind>
</comp>

<comp id="522" class="1004" name="store_ln54_store_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="16" slack="0"/>
<pin id="524" dir="0" index="1" bw="16" slack="7"/>
<pin id="525" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/8 "/>
</bind>
</comp>

<comp id="527" class="1004" name="store_ln54_store_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="16" slack="0"/>
<pin id="529" dir="0" index="1" bw="16" slack="7"/>
<pin id="530" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/8 "/>
</bind>
</comp>

<comp id="532" class="1004" name="shl_ln33_1_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="14" slack="0"/>
<pin id="534" dir="0" index="1" bw="13" slack="5"/>
<pin id="535" dir="0" index="2" bw="1" slack="0"/>
<pin id="536" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln33_1/10 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln33_3_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="14" slack="0"/>
<pin id="541" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_3/10 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_2_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="16" slack="0"/>
<pin id="545" dir="0" index="1" bw="15" slack="1"/>
<pin id="546" dir="0" index="2" bw="1" slack="0"/>
<pin id="547" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/12 "/>
</bind>
</comp>

<comp id="551" class="1007" name="grp_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="6" slack="1"/>
<pin id="553" dir="0" index="1" bw="9" slack="0"/>
<pin id="554" dir="0" index="2" bw="14" slack="0"/>
<pin id="555" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln33_1/5 add_ln33_1/10 "/>
</bind>
</comp>

<comp id="558" class="1005" name="phi_urem_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="13" slack="0"/>
<pin id="560" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem "/>
</bind>
</comp>

<comp id="565" class="1005" name="phi_mul_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="26" slack="0"/>
<pin id="567" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="572" class="1005" name="counter_1_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="13" slack="0"/>
<pin id="574" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="counter_1 "/>
</bind>
</comp>

<comp id="579" class="1005" name="MatC_BRAM_1_1_1_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="16" slack="7"/>
<pin id="581" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="MatC_BRAM_1_1_1 "/>
</bind>
</comp>

<comp id="585" class="1005" name="MatC_BRAM_1_1_9_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="16" slack="7"/>
<pin id="587" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="MatC_BRAM_1_1_9 "/>
</bind>
</comp>

<comp id="591" class="1005" name="MatC_BRAM_1_1_10_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="16" slack="7"/>
<pin id="593" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="MatC_BRAM_1_1_10 "/>
</bind>
</comp>

<comp id="597" class="1005" name="MatC_BRAM_1_1_11_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="16" slack="7"/>
<pin id="599" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="MatC_BRAM_1_1_11 "/>
</bind>
</comp>

<comp id="603" class="1005" name="MatC_DRAM_read_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="64" slack="8"/>
<pin id="605" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="MatC_DRAM_read "/>
</bind>
</comp>

<comp id="608" class="1005" name="MatB_DRAM_read_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="64" slack="2"/>
<pin id="610" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="MatB_DRAM_read "/>
</bind>
</comp>

<comp id="613" class="1005" name="MatA_DRAM_read_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="64" slack="2"/>
<pin id="615" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="MatA_DRAM_read "/>
</bind>
</comp>

<comp id="618" class="1005" name="MatC_BRAM_1_0_loc_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="16" slack="5"/>
<pin id="620" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="MatC_BRAM_1_0_loc "/>
</bind>
</comp>

<comp id="624" class="1005" name="counter_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="13" slack="5"/>
<pin id="626" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opset="counter "/>
</bind>
</comp>

<comp id="629" class="1005" name="add_ln27_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="26" slack="3"/>
<pin id="631" dir="1" index="1" bw="26" slack="3"/>
</pin_list>
<bind>
<opset="add_ln27 "/>
</bind>
</comp>

<comp id="637" class="1005" name="counter_2_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="13" slack="3"/>
<pin id="639" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="counter_2 "/>
</bind>
</comp>

<comp id="642" class="1005" name="tmp_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="6" slack="2"/>
<pin id="644" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="647" class="1005" name="shl_ln_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="7" slack="7"/>
<pin id="649" dir="1" index="1" bw="7" slack="7"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="652" class="1005" name="mul_ln33_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="16" slack="1"/>
<pin id="654" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln33 "/>
</bind>
</comp>

<comp id="657" class="1005" name="empty_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="7" slack="1"/>
<pin id="659" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="662" class="1005" name="trunc_ln_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="63" slack="1"/>
<pin id="664" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="667" class="1005" name="zext_ln33_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="15" slack="1"/>
<pin id="669" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln33 "/>
</bind>
</comp>

<comp id="675" class="1005" name="add_ln53_1_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="3" slack="0"/>
<pin id="677" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln53_1 "/>
</bind>
</comp>

<comp id="680" class="1005" name="icmp_ln54_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="1"/>
<pin id="682" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln54 "/>
</bind>
</comp>

<comp id="685" class="1005" name="select_ln53_1_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="2" slack="0"/>
<pin id="687" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln53_1 "/>
</bind>
</comp>

<comp id="690" class="1005" name="mul_ln53_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="9" slack="1"/>
<pin id="692" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln53 "/>
</bind>
</comp>

<comp id="695" class="1005" name="trunc_ln53_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="3"/>
<pin id="697" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln53 "/>
</bind>
</comp>

<comp id="703" class="1005" name="select_ln53_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="2" slack="1"/>
<pin id="705" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln53 "/>
</bind>
</comp>

<comp id="708" class="1005" name="trunc_ln55_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="2"/>
<pin id="710" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln55 "/>
</bind>
</comp>

<comp id="716" class="1005" name="add_ln54_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="2" slack="1"/>
<pin id="718" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln54 "/>
</bind>
</comp>

<comp id="721" class="1005" name="zext_ln33_3_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="15" slack="1"/>
<pin id="723" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln33_3 "/>
</bind>
</comp>

<comp id="726" class="1005" name="add_ln33_1_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="15" slack="1"/>
<pin id="728" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln33_1 "/>
</bind>
</comp>

<comp id="731" class="1005" name="MatC_BRAM_1_1_1_load_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="16" slack="1"/>
<pin id="733" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MatC_BRAM_1_1_1_load "/>
</bind>
</comp>

<comp id="736" class="1005" name="MatC_BRAM_1_1_9_load_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="16" slack="1"/>
<pin id="738" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MatC_BRAM_1_1_9_load "/>
</bind>
</comp>

<comp id="741" class="1005" name="MatC_BRAM_1_1_10_load_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="16" slack="1"/>
<pin id="743" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MatC_BRAM_1_1_10_load "/>
</bind>
</comp>

<comp id="746" class="1005" name="MatC_BRAM_1_1_11_load_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="16" slack="1"/>
<pin id="748" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MatC_BRAM_1_1_11_load "/>
</bind>
</comp>

<comp id="751" class="1005" name="tmp_2_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="16" slack="1"/>
<pin id="753" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="10" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="10" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="10" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="2" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="86" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="190"><net_src comp="88" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="201"><net_src comp="88" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="209"><net_src comp="202" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="219"><net_src comp="76" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="0" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="229"><net_src comp="104" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="241"><net_src comp="116" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="242"><net_src comp="0" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="249"><net_src comp="246" pin="1"/><net_sink comp="230" pin=6"/></net>

<net id="253"><net_src comp="250" pin="1"/><net_sink comp="230" pin=8"/></net>

<net id="257"><net_src comp="254" pin="1"/><net_sink comp="230" pin=5"/></net>

<net id="261"><net_src comp="258" pin="1"/><net_sink comp="230" pin=7"/></net>

<net id="266"><net_src comp="50" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="52" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="50" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="287"><net_src comp="277" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="54" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="280" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="56" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="280" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="58" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="307"><net_src comp="60" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="277" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="309"><net_src comp="62" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="310"><net_src comp="64" pin="0"/><net_sink comp="301" pin=3"/></net>

<net id="316"><net_src comp="66" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="301" pin="4"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="68" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="322"><net_src comp="311" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="319" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="70" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="336"><net_src comp="329" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="243" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="348"><net_src comp="72" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="332" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="350"><net_src comp="8" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="351"><net_src comp="74" pin="0"/><net_sink comp="342" pin=3"/></net>

<net id="352"><net_src comp="342" pin="4"/><net_sink comp="210" pin=5"/></net>

<net id="360"><net_src comp="180" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="90" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="180" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="92" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="191" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="94" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="202" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="96" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="385"><net_src comp="374" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="368" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="191" pin="4"/><net_sink comp="380" pin=2"/></net>

<net id="391"><net_src comp="380" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="388" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="98" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="401"><net_src comp="380" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="243" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="58" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="402" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="102" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="419"><net_src comp="408" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="402" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="50" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="434"><net_src comp="414" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="440"><net_src comp="88" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="441"><net_src comp="198" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="442"><net_src comp="435" pin="3"/><net_sink comp="221" pin=3"/></net>

<net id="446"><net_src comp="435" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="435" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="94" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="461"><net_src comp="453" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="462"><net_src comp="258" pin="1"/><net_sink comp="456" pin=2"/></net>

<net id="468"><net_src comp="254" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="469"><net_src comp="453" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="475"><net_src comp="453" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="476"><net_src comp="250" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="482"><net_src comp="246" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="483"><net_src comp="453" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="489"><net_src comp="456" pin="3"/><net_sink comp="484" pin=1"/></net>

<net id="490"><net_src comp="258" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="496"><net_src comp="463" pin="3"/><net_sink comp="491" pin=1"/></net>

<net id="497"><net_src comp="254" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="503"><net_src comp="250" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="504"><net_src comp="470" pin="3"/><net_sink comp="498" pin=2"/></net>

<net id="510"><net_src comp="246" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="511"><net_src comp="477" pin="3"/><net_sink comp="505" pin=2"/></net>

<net id="516"><net_src comp="484" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="521"><net_src comp="491" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="526"><net_src comp="498" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="531"><net_src comp="505" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="537"><net_src comp="112" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="68" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="542"><net_src comp="532" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="548"><net_src comp="114" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="68" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="550"><net_src comp="543" pin="3"/><net_sink comp="230" pin=4"/></net>

<net id="556"><net_src comp="100" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="557"><net_src comp="539" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="561"><net_src comp="118" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="563"><net_src comp="558" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="564"><net_src comp="558" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="568"><net_src comp="122" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="570"><net_src comp="565" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="571"><net_src comp="565" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="575"><net_src comp="126" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="577"><net_src comp="572" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="578"><net_src comp="572" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="582"><net_src comp="130" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="584"><net_src comp="579" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="588"><net_src comp="134" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="590"><net_src comp="585" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="594"><net_src comp="138" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="596"><net_src comp="591" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="600"><net_src comp="142" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="602"><net_src comp="597" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="606"><net_src comp="158" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="230" pin=3"/></net>

<net id="611"><net_src comp="164" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="210" pin=6"/></net>

<net id="616"><net_src comp="170" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="621"><net_src comp="146" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="221" pin=5"/></net>

<net id="623"><net_src comp="618" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="627"><net_src comp="280" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="632"><net_src comp="283" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="640"><net_src comp="295" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="645"><net_src comp="301" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="650"><net_src comp="311" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="655"><net_src comp="323" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="660"><net_src comp="337" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="665"><net_src comp="342" pin="4"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="210" pin=5"/></net>

<net id="670"><net_src comp="353" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="678"><net_src comp="362" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="683"><net_src comp="374" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="688"><net_src comp="380" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="693"><net_src comp="392" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="698"><net_src comp="398" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="700"><net_src comp="695" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="701"><net_src comp="695" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="702"><net_src comp="695" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="706"><net_src comp="435" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="221" pin=3"/></net>

<net id="711"><net_src comp="443" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="714"><net_src comp="708" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="715"><net_src comp="708" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="719"><net_src comp="447" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="724"><net_src comp="539" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="729"><net_src comp="551" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="734"><net_src comp="246" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="230" pin=6"/></net>

<net id="739"><net_src comp="250" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="230" pin=8"/></net>

<net id="744"><net_src comp="254" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="230" pin=5"/></net>

<net id="749"><net_src comp="258" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="230" pin=7"/></net>

<net id="754"><net_src comp="543" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="230" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {12 13 }
 - Input state : 
	Port: real_matmul : mem | {3 4 }
	Port: real_matmul : MatA_DRAM | {1 }
	Port: real_matmul : MatB_DRAM | {1 }
	Port: real_matmul : MatC_DRAM | {1 }
  - Chain level:
	State 1
		store_ln27 : 1
		store_ln27 : 1
		store_ln27 : 1
	State 2
		add_ln27 : 1
		icmp_ln27 : 1
		counter_2 : 1
		br_ln27 : 2
		tmp : 1
		shl_ln : 2
		zext_ln33_1 : 3
		mul_ln33 : 4
	State 3
		add_ln33 : 1
		empty : 1
		trunc_ln : 2
		call_ln45 : 3
	State 4
	State 5
		icmp_ln53 : 1
		add_ln53_1 : 1
		br_ln53 : 2
		add_ln53 : 1
		icmp_ln54 : 1
		select_ln53_1 : 2
		zext_ln53 : 3
		mul_ln53 : 4
		trunc_ln53 : 3
		add_ln27_2 : 1
		icmp_ln27_1 : 2
		select_ln27 : 3
		store_ln27 : 4
	State 6
		trunc_ln55 : 1
		call_ln53 : 1
		add_ln54 : 1
	State 7
	State 8
		MatC_BRAM_1_1_12 : 1
		MatC_BRAM_1_1_13 : 1
		MatC_BRAM_1_1 : 1
		MatC_BRAM_1_1_14 : 1
		MatC_BRAM_1_1_15 : 2
		MatC_BRAM_1_1_16 : 2
		MatC_BRAM_1_1_17 : 2
		MatC_BRAM_1_1_18 : 2
		store_ln54 : 3
		store_ln54 : 3
		store_ln54 : 3
		store_ln54 : 3
	State 9
	State 10
		zext_ln33_3 : 1
		add_ln33_1 : 2
	State 11
	State 12
		call_ln33 : 1
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                         Functional Unit                         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          | grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210 |    0    |    0    |   285   |   483   |
|   call   |         grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221         |    1    |  6.4713 |    91   |    99   |
|          |         grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230         |    0    |  1.588  |   262   |   257   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |                         add_ln27_fu_283                         |    0    |    0    |    0    |    33   |
|          |                         counter_2_fu_295                        |    0    |    0    |    0    |    14   |
|          |                         add_ln33_fu_332                         |    0    |    0    |    0    |    71   |
|    add   |                        add_ln53_1_fu_362                        |    0    |    0    |    0    |    11   |
|          |                         add_ln53_fu_368                         |    0    |    0    |    0    |    10   |
|          |                        add_ln27_2_fu_402                        |    0    |    0    |    0    |    14   |
|          |                         add_ln54_fu_447                         |    0    |    0    |    0    |    10   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |                       select_ln53_1_fu_380                      |    0    |    0    |    0    |    2    |
|          |                        select_ln27_fu_414                       |    0    |    0    |    0    |    13   |
|          |                        select_ln53_fu_435                       |    0    |    0    |    0    |    2    |
|          |                     MatC_BRAM_1_1_12_fu_456                     |    0    |    0    |    0    |    16   |
|          |                     MatC_BRAM_1_1_13_fu_463                     |    0    |    0    |    0    |    16   |
|  select  |                       MatC_BRAM_1_1_fu_470                      |    0    |    0    |    0    |    16   |
|          |                     MatC_BRAM_1_1_14_fu_477                     |    0    |    0    |    0    |    16   |
|          |                     MatC_BRAM_1_1_15_fu_484                     |    0    |    0    |    0    |    16   |
|          |                     MatC_BRAM_1_1_16_fu_491                     |    0    |    0    |    0    |    16   |
|          |                     MatC_BRAM_1_1_17_fu_498                     |    0    |    0    |    0    |    16   |
|          |                     MatC_BRAM_1_1_18_fu_505                     |    0    |    0    |    0    |    16   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                         mul_ln33_fu_323                         |    0    |    0    |    0    |    63   |
|          |                         mul_ln53_fu_392                         |    0    |    0    |    0    |    51   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |                         icmp_ln27_fu_289                        |    0    |    0    |    0    |    14   |
|   icmp   |                         icmp_ln53_fu_356                        |    0    |    0    |    0    |    11   |
|          |                         icmp_ln54_fu_374                        |    0    |    0    |    0    |    10   |
|          |                        icmp_ln27_1_fu_408                       |    0    |    0    |    0    |    14   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|  muladd  |                            grp_fu_551                           |    1    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |                    MatC_DRAM_read_read_fu_158                   |    0    |    0    |    0    |    0    |
|   read   |                    MatB_DRAM_read_read_fu_164                   |    0    |    0    |    0    |    0    |
|          |                    MatA_DRAM_read_read_fu_170                   |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                            tmp_fu_301                           |    0    |    0    |    0    |    0    |
|          |                         trunc_ln_fu_342                         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |                          shl_ln_fu_311                          |    0    |    0    |    0    |    0    |
|bitconcatenate|                        shl_ln33_1_fu_532                        |    0    |    0    |    0    |    0    |
|          |                           tmp_2_fu_543                          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |                        zext_ln33_1_fu_319                       |    0    |    0    |    0    |    0    |
|          |                        zext_ln33_2_fu_329                       |    0    |    0    |    0    |    0    |
|   zext   |                         zext_ln33_fu_353                        |    0    |    0    |    0    |    0    |
|          |                         zext_ln53_fu_388                        |    0    |    0    |    0    |    0    |
|          |                        zext_ln33_3_fu_539                       |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |                           empty_fu_337                          |    0    |    0    |    0    |    0    |
|   trunc  |                        trunc_ln53_fu_398                        |    0    |    0    |    0    |    0    |
|          |                        trunc_ln55_fu_443                        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                 |    2    |  8.0593 |   638   |   1310  |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|MatA_BRAM|    1   |    0   |    0   |    0   |
|MatB_BRAM|    1   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    2   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    MatA_DRAM_read_reg_613   |   64   |
|    MatB_DRAM_read_reg_608   |   64   |
|  MatC_BRAM_1_0_loc_reg_618  |   16   |
|MatC_BRAM_1_1_10_load_reg_741|   16   |
|   MatC_BRAM_1_1_10_reg_591  |   16   |
|MatC_BRAM_1_1_11_load_reg_746|   16   |
|   MatC_BRAM_1_1_11_reg_597  |   16   |
| MatC_BRAM_1_1_1_load_reg_731|   16   |
|   MatC_BRAM_1_1_1_reg_579   |   16   |
| MatC_BRAM_1_1_9_load_reg_736|   16   |
|   MatC_BRAM_1_1_9_reg_585   |   16   |
|    MatC_DRAM_read_reg_603   |   64   |
|       add_ln27_reg_629      |   26   |
|      add_ln33_1_reg_726     |   15   |
|      add_ln53_1_reg_675     |    3   |
|       add_ln54_reg_716      |    2   |
|      counter_1_reg_572      |   13   |
|      counter_2_reg_637      |   13   |
|       counter_reg_624       |   13   |
|        empty_reg_657        |    7   |
|         i_1_reg_187         |    2   |
|      icmp_ln54_reg_680      |    1   |
|   indvar_flatten6_reg_176   |    3   |
|          j_reg_198          |    2   |
|       mul_ln33_reg_652      |   16   |
|       mul_ln53_reg_690      |    9   |
|       phi_mul_reg_565       |   26   |
|       phi_urem_reg_558      |   13   |
|    select_ln53_1_reg_685    |    2   |
|     select_ln53_reg_703     |    2   |
|        shl_ln_reg_647       |    7   |
|        tmp_2_reg_751        |   16   |
|         tmp_reg_642         |    6   |
|      trunc_ln53_reg_695     |    1   |
|      trunc_ln55_reg_708     |    1   |
|       trunc_ln_reg_662      |   63   |
|     zext_ln33_3_reg_721     |   15   |
|      zext_ln33_reg_667      |   15   |
+-----------------------------+--------+
|            Total            |   628  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------------------|------|------|------|--------||---------||---------|
|                               Comp                              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------------------------|------|------|------|--------||---------||---------|
|                            j_reg_198                            |  p0  |   2  |   2  |    4   ||    9    |
| grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210 |  p2  |   2  |   7  |   14   ||    9    |
| grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210 |  p5  |   2  |  63  |   126  ||    9    |
|         grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221         |  p3  |   2  |   2  |    4   ||    9    |
|         grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230         |  p4  |   2  |  16  |   32   ||    9    |
|         grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230         |  p5  |   2  |  16  |   32   ||    9    |
|         grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230         |  p6  |   2  |  16  |   32   ||    9    |
|         grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230         |  p7  |   2  |  16  |   32   ||    9    |
|         grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230         |  p8  |   2  |  16  |   32   ||    9    |
|                            grp_fu_551                           |  p1  |   2  |   9  |   18   ||    9    |
|-----------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Total                              |      |      |      |   326  ||  15.88  ||    90   |
|-----------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    8   |   638  |  1310  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   15   |    -   |   90   |    -   |
|  Register |    -   |    -   |    -   |   628  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    2   |   23   |  1266  |  1400  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
